#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 17 18:24:45 2022
# Process ID: 24304
# Current directory: D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.runs/synth_1
# Command line: vivado.exe -log lab4_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_3.tcl
# Log file: D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.runs/synth_1/lab4_3.vds
# Journal file: D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab4_3.tcl -notrace
Command: synth_design -top lab4_3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11800 
WARNING: [Synth 8-2611] redeclaration of ansi port D is not allowed [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/segment7.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 953.715 ; gain = 238.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab4_3' [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
INFO: [Synth 8-6157] synthesizing module 'frequency_divider' [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/frequency_divider.v:28]
INFO: [Synth 8-6155] done synthesizing module 'frequency_divider' (1#1) [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/frequency_divider.v:28]
INFO: [Synth 8-6157] synthesizing module 'binary_down_1digit_counter' [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/binary_down_1digit_counter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'binary_down_1digit_counter' (2#1) [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/binary_down_1digit_counter.v:24]
INFO: [Synth 8-6157] synthesizing module 'segment7' [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/segment7.v:27]
INFO: [Synth 8-6155] done synthesizing module 'segment7' (3#1) [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/segment7.v:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v-28.7 with 1st driver pin 'lab4_3:/U2/P[0]' [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v-28.7 with 2nd driver pin 'GND' [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v-28.7 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v-28.7 with 1st driver pin 'lab4_3:/U2/P[1]' [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v-28.7 with 2nd driver pin 'VCC' [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v-28.7 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v-28.7 with 1st driver pin 'lab4_3:/U2/P[2]' [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v-28.7 with 2nd driver pin 'VCC' [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v-28.7 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v-28.7 with 1st driver pin 'lab4_3:/U2/P[3]' [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v-28.7 with 2nd driver pin 'VCC' [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v-28.7 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
INFO: [Synth 8-6155] done synthesizing module 'lab4_3' (4#1) [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/sources_1/new/lab4_3.v:28]
WARNING: [Synth 8-3917] design lab4_3 has port P[3] driven by constant 1
WARNING: [Synth 8-3917] design lab4_3 has port P[2] driven by constant 1
WARNING: [Synth 8-3917] design lab4_3 has port P[1] driven by constant 1
WARNING: [Synth 8-3917] design lab4_3 has port P[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.832 ; gain = 284.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.832 ; gain = 284.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.832 ; gain = 284.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/constrs_1/new/lab4_3.xdc]
Finished Parsing XDC File [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/constrs_1/new/lab4_3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.srcs/constrs_1/new/lab4_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab4_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab4_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1080.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1080.758 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1080.758 ; gain = 365.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1080.758 ; gain = 365.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1080.758 ; gain = 365.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1080.758 ; gain = 365.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frequency_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module binary_down_1digit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lab4_3 has port P[3] driven by constant 1
WARNING: [Synth 8-3917] design lab4_3 has port P[2] driven by constant 1
WARNING: [Synth 8-3917] design lab4_3 has port P[1] driven by constant 1
WARNING: [Synth 8-3917] design lab4_3 has port P[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[27]' (FDC) to 'U0/counter_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/counter_out_reg[28]' (FDC) to 'U0/counter_out_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/counter_out_reg[29] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1080.758 ; gain = 365.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|segment7    | D          | 32x8          | LUT            | 
|lab4_3      | U2/D       | 32x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1096.641 ; gain = 381.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1096.641 ; gain = 381.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1106.699 ; gain = 391.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1122.516 ; gain = 407.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1122.516 ; gain = 407.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1122.516 ; gain = 407.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1122.516 ; gain = 407.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1122.516 ; gain = 407.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1122.516 ; gain = 407.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT4   |    13|
|5     |LUT5   |     2|
|6     |LUT6   |    29|
|7     |FDCE   |    32|
|8     |IBUF   |     2|
|9     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------------+------+
|      |Instance |Module                     |Cells |
+------+---------+---------------------------+------+
|1     |top      |                           |   104|
|2     |  U0     |frequency_divider          |    70|
|3     |  U1     |binary_down_1digit_counter |    15|
+------+---------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1122.516 ; gain = 407.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1122.516 ; gain = 326.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1122.516 ; gain = 407.082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1134.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1137.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 9 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1137.539 ; gain = 712.820
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1137.539 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/data/logic_design_lab/labs/lab4/lab4_3/lab4_3.runs/synth_1/lab4_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab4_3_utilization_synth.rpt -pb lab4_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 18:25:28 2022...
