<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>case_3</TopModelName>
        <TargetClockPeriod>12.00</TargetClockPeriod>
        <ClockUncertainty>3.24</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.319</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3157</Best-caseLatency>
            <Average-caseLatency>3157</Average-caseLatency>
            <Worst-caseLatency>3157</Worst-caseLatency>
            <Best-caseRealTimeLatency>37.884 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>37.884 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>37.884 us</Worst-caseRealTimeLatency>
            <Interval-min>3158</Interval-min>
            <Interval-max>3158</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>case_3.cc:7</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>3</DSP>
            <FF>1611</FF>
            <LUT>4558</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>case_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>case_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>case_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>case_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>case_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>case_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_0_address0</name>
            <Object>in_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_0_ce0</name>
            <Object>in_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_0_q0</name>
            <Object>in_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_0_address1</name>
            <Object>in_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_0_ce1</name>
            <Object>in_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_0_q1</name>
            <Object>in_data_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_1_address0</name>
            <Object>in_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_1_ce0</name>
            <Object>in_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_1_we0</name>
            <Object>in_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_1_d0</name>
            <Object>in_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_1_q0</name>
            <Object>in_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_1_address1</name>
            <Object>in_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_1_ce1</name>
            <Object>in_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_1_we1</name>
            <Object>in_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_1_d1</name>
            <Object>in_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_1_q1</name>
            <Object>in_data_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_2_address0</name>
            <Object>in_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_2_ce0</name>
            <Object>in_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_2_q0</name>
            <Object>in_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_2_address1</name>
            <Object>in_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_2_ce1</name>
            <Object>in_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_2_q1</name>
            <Object>in_data_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_3_address0</name>
            <Object>in_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_3_ce0</name>
            <Object>in_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_3_we0</name>
            <Object>in_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_3_d0</name>
            <Object>in_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_3_q0</name>
            <Object>in_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_3_address1</name>
            <Object>in_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_3_ce1</name>
            <Object>in_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_3_we1</name>
            <Object>in_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_3_d1</name>
            <Object>in_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_3_q1</name>
            <Object>in_data_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_4_address0</name>
            <Object>in_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_4_ce0</name>
            <Object>in_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_4_q0</name>
            <Object>in_data_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_5_address0</name>
            <Object>in_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_5_ce0</name>
            <Object>in_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_5_we0</name>
            <Object>in_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_5_d0</name>
            <Object>in_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_5_q0</name>
            <Object>in_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_5_address1</name>
            <Object>in_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_5_ce1</name>
            <Object>in_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_5_we1</name>
            <Object>in_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_5_d1</name>
            <Object>in_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_5_q1</name>
            <Object>in_data_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_6_address0</name>
            <Object>in_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_6_ce0</name>
            <Object>in_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_6_q0</name>
            <Object>in_data_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_7_address0</name>
            <Object>in_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_7_ce0</name>
            <Object>in_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_7_we0</name>
            <Object>in_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_7_d0</name>
            <Object>in_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_7_q0</name>
            <Object>in_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_7_address1</name>
            <Object>in_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_7_ce1</name>
            <Object>in_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_7_we1</name>
            <Object>in_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_7_d1</name>
            <Object>in_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_7_q1</name>
            <Object>in_data_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_8_address0</name>
            <Object>in_data_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_8_ce0</name>
            <Object>in_data_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_8_q0</name>
            <Object>in_data_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_9_address0</name>
            <Object>in_data_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_9_ce0</name>
            <Object>in_data_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_9_we0</name>
            <Object>in_data_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_9_d0</name>
            <Object>in_data_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_9_q0</name>
            <Object>in_data_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_9_address1</name>
            <Object>in_data_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_9_ce1</name>
            <Object>in_data_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_9_we1</name>
            <Object>in_data_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_9_d1</name>
            <Object>in_data_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_9_q1</name>
            <Object>in_data_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_10_address0</name>
            <Object>in_data_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_10_ce0</name>
            <Object>in_data_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_10_q0</name>
            <Object>in_data_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_11_address0</name>
            <Object>in_data_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_11_ce0</name>
            <Object>in_data_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_11_we0</name>
            <Object>in_data_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_11_d0</name>
            <Object>in_data_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_11_q0</name>
            <Object>in_data_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_11_address1</name>
            <Object>in_data_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_11_ce1</name>
            <Object>in_data_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_11_we1</name>
            <Object>in_data_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_11_d1</name>
            <Object>in_data_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_11_q1</name>
            <Object>in_data_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_12_address0</name>
            <Object>in_data_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_12_ce0</name>
            <Object>in_data_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_12_q0</name>
            <Object>in_data_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_13_address0</name>
            <Object>in_data_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_13_ce0</name>
            <Object>in_data_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_13_we0</name>
            <Object>in_data_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_13_d0</name>
            <Object>in_data_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_13_q0</name>
            <Object>in_data_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_13_address1</name>
            <Object>in_data_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_13_ce1</name>
            <Object>in_data_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_13_we1</name>
            <Object>in_data_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_13_d1</name>
            <Object>in_data_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_13_q1</name>
            <Object>in_data_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_14_address0</name>
            <Object>in_data_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_14_ce0</name>
            <Object>in_data_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_14_q0</name>
            <Object>in_data_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_15_address0</name>
            <Object>in_data_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_15_ce0</name>
            <Object>in_data_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_15_we0</name>
            <Object>in_data_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_15_d0</name>
            <Object>in_data_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_15_q0</name>
            <Object>in_data_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_15_address1</name>
            <Object>in_data_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_15_ce1</name>
            <Object>in_data_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_15_we1</name>
            <Object>in_data_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_15_d1</name>
            <Object>in_data_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_data_15_q1</name>
            <Object>in_data_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_scalar_address0</name>
            <Object>in_scalar</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_scalar_ce0</name>
            <Object>in_scalar</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_scalar_q0</name>
            <Object>in_scalar</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_scalar_address1</name>
            <Object>in_scalar</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_scalar_ce1</name>
            <Object>in_scalar</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_scalar_q1</name>
            <Object>in_scalar</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_0</name>
            <Object>out_data_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_1</name>
            <Object>out_data_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_2</name>
            <Object>out_data_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_data_3</name>
            <Object>out_data_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>case_3</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321</InstName>
                    <ModuleName>case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>321</ID>
                    <BindInstances>icmp_ln100_fu_152_p2 add_ln100_fu_158_p2 icmp_ln101_fu_170_p2 xor_ln22_fu_176_p2 icmp_ln102_fu_182_p2 and_ln22_fu_188_p2 or_ln22_fu_194_p2 select_ln22_fu_200_p3 mul_8s_4s_12_1_1_U1 m27_fu_263_p2 add_ln102_fu_213_p2 add_ln101_fu_219_p2 select_ln101_fu_225_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332</InstName>
                    <ModuleName>case_3_Pipeline_L_n3_1_L_n3_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>332</ID>
                    <BindInstances>icmp_ln108_fu_322_p2 add_ln108_fu_328_p2 icmp_ln109_fu_337_p2 select_ln22_fu_343_p3 m37_fu_423_p2 m40_fu_436_p2 mul_5s_5s_5_1_1_U8 m47_fu_453_p2 add_ln128_fu_462_p2 add_ln128_1_fu_467_p2 add_ln128_2_fu_476_p2 add_ln128_5_fu_405_p2 add_ln128_6_fu_491_p2 m27_fu_549_p2 add_ln109_fu_359_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363</InstName>
                    <ModuleName>case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>363</ID>
                    <BindInstances>icmp_ln131_fu_174_p2 add_ln131_fu_180_p2 icmp_ln132_fu_192_p2 xor_ln22_fu_198_p2 icmp_ln133_fu_204_p2 and_ln22_fu_210_p2 or_ln22_fu_216_p2 select_ln22_fu_222_p3 m56_fu_274_p2 add_ln139_fu_287_p2 add_ln139_1_fu_295_p2 m27_fu_304_p2 add_ln133_fu_235_p2 add_ln132_fu_241_p2 select_ln132_fu_247_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376</InstName>
                    <ModuleName>case_3_Pipeline_L_n5_1_L_n5_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>376</ID>
                    <BindInstances>icmp_ln143_fu_117_p2 add_ln143_fu_123_p2 icmp_ln144_fu_132_p2 select_ln22_fu_138_p3 m27_fu_178_p2 add_ln144_fu_151_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385</InstName>
                    <ModuleName>case_3_Pipeline_L_m1_1_L_m1_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>385</ID>
                    <BindInstances>icmp_ln151_fu_255_p2 add_ln151_1_fu_261_p2 add_ln151_fu_273_p2 icmp_ln152_fu_279_p2 select_ln151_fu_285_p3 select_ln151_1_fu_293_p3 add338_fu_310_p2 add354_fu_394_p2 add370_fu_404_p2 xor_val143_fu_462_p2 add370_2_fu_479_p2 add370_3_fu_551_p2 add370_4_fu_561_p2 add_ln153_fu_574_p2 mul_8s_8s_11_1_1_U40 add_ln156_fu_342_p2 mul_8s_8s_11_1_1_U41 add_ln157_fu_434_p2 mul_8s_8s_11_1_1_U42 add_ln158_fu_444_p2 mul_8s_8s_11_1_1_U43 add_ln159_fu_654_p2 xor_ln158_fu_509_p2 mul_8s_8s_11_1_1_U44 add_ln159_3_fu_689_p2 add_ln158_1_fu_526_p2 mul_8s_8s_11_1_1_U45 add_ln159_6_fu_721_p2 add_ln158_2_fu_600_p2 mul_8s_8s_11_1_1_U46 add_ln159_9_fu_753_p2 add_ln158_3_fu_610_p2 mul_8s_8s_11_1_1_U47 add_ln159_12_fu_785_p2 add_ln159_15_fu_817_p2 add_ln159_18_fu_849_p2 add_ln159_21_fu_878_p2 add_ln159_24_fu_904_p2 add_ln159_25_fu_910_p2 add_ln159_27_fu_916_p2 add_ln159_28_fu_922_p2 add_ln159_29_fu_950_p2 add_ln152_fu_365_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_case_3_Pipeline_L_s1_1_fu_394</InstName>
                    <ModuleName>case_3_Pipeline_L_s1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>394</ID>
                    <BindInstances>icmp_ln163_fu_103_p2 add_ln163_fu_109_p2 add_ln165_1_fu_132_p2 add_ln165_fu_141_p2 m27_2_fu_151_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_case_3_Pipeline_L_s2_1_fu_403</InstName>
                    <ModuleName>case_3_Pipeline_L_s2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>403</ID>
                    <BindInstances>icmp_ln183_fu_101_p2 add_ln183_fu_107_p2 mul_7s_4s_7_1_1_U56 m27_1_fu_138_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412</InstName>
                    <ModuleName>case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>412</ID>
                    <BindInstances>icmp_ln192_fu_280_p2 add_ln192_fu_286_p2 icmp_ln193_fu_298_p2 xor_ln22_fu_304_p2 icmp_ln194_fu_310_p2 and_ln22_fu_316_p2 or_ln22_fu_322_p2 select_ln22_fu_328_p3 mul_5s_5s_5_1_1_U63 mul_7s_4s_11_1_1_U62 mul_9s_8s_13_1_1_U64 m101_fu_396_p2 mac_muladd_6s_4s_13s_14_4_1_U65 mac_muladd_6s_4s_13s_14_4_1_U65 add_ln214_fu_469_p2 mac_muladd_6s_4s_13s_14_4_1_U65 add_ln214_2_fu_477_p2 add_ln214_4_fu_454_p2 add_ln214_5_fu_460_p2 add_ln214_6_fu_497_p2 add_ln214_7_fu_507_p2 m27_6_fu_529_p2 add_ln194_fu_341_p2 add_ln193_fu_347_p2 select_ln193_fu_353_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435</InstName>
                    <ModuleName>case_3_Pipeline_L_n9_1_L_n9_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>435</ID>
                    <BindInstances>icmp_ln218_fu_116_p2 add_ln218_fu_122_p2 icmp_ln219_fu_131_p2 select_ln22_fu_137_p3 mul_8s_4s_10_1_1_U84 m27_4_fu_181_p2 add_ln219_fu_150_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444</InstName>
                    <ModuleName>case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>444</ID>
                    <BindInstances>icmp_ln225_fu_154_p2 add_ln225_fu_160_p2 icmp_ln226_fu_169_p2 select_ln22_fu_205_p3 xor_ln22_fu_212_p2 icmp_ln227_fu_217_p2 and_ln22_fu_223_p2 add_ln226_fu_229_p2 or_ln22_fu_235_p2 select_ln22_1_fu_240_p3 select_ln226_fu_248_p3 add_ln228_fu_272_p2 mul_15s_8s_15_1_1_U90 add_ln227_fu_283_p2 add_ln226_1_fu_175_p2 select_ln226_1_fu_181_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453</InstName>
                    <ModuleName>case_3_Pipeline_L_n11_1_L_n11_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>453</ID>
                    <BindInstances>icmp_ln234_fu_130_p2 add_ln234_fu_136_p2 icmp_ln235_fu_145_p2 select_ln22_fu_151_p3 mac_muladd_8s_4s_7s_12_4_1_U97 mac_muladd_8s_4s_7s_12_4_1_U97 m27_10_fu_190_p2 add_ln235_fu_164_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463</InstName>
                    <ModuleName>case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>463</ID>
                    <BindInstances>icmp_ln241_fu_218_p2 add_ln241_fu_224_p2 icmp_ln242_fu_236_p2 xor_ln22_fu_242_p2 icmp_ln243_fu_248_p2 and_ln22_fu_254_p2 or_ln22_fu_260_p2 select_ln22_fu_266_p3 mul_8s_7s_9_1_1_U104 m126_fu_332_p2 add_ln262_fu_341_p2 add_ln262_2_fu_346_p2 add_ln262_3_fu_354_p2 m27_8_fu_384_p2 add_ln243_fu_280_p2 add_ln242_fu_286_p2 select_ln242_fu_292_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>m64_U mul_4s_4s_8_1_1_U116 m43_fu_524_p2 m55_fu_542_p2 mul_5s_3s_5_1_1_U117 m27_fu_591_p2 m93_fu_640_p2 m99_fu_650_p2 m114_fu_605_p2 m120_fu_697_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3</Name>
            <Loops>
                <L_n2_1_L_n2_2_L_n2_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.00</TargetClockPeriod>
                    <ClockUncertainty>3.24</ClockUncertainty>
                    <EstimatedClockPeriod>7.850</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>515</Best-caseLatency>
                    <Average-caseLatency>515</Average-caseLatency>
                    <Worst-caseLatency>515</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_n2_1_L_n2_2_L_n2_3>
                        <Name>L_n2_1_L_n2_2_L_n2_3</Name>
                        <Slack>8.76</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>513</Latency>
                        <AbsoluteTimeLatency>6.156 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </L_n2_1_L_n2_2_L_n2_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>case_3.cc:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L_n2_1_L_n2_2_L_n2_3>
                            <Name>L_n2_1_L_n2_2_L_n2_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>case_3.cc:100</SourceLocation>
                        </L_n2_1_L_n2_2_L_n2_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>76</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>246</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n2_1_L_n2_2_L_n2_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln100_fu_152_p2" SOURCE="case_3.cc:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n2_1_L_n2_2_L_n2_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_158_p2" SOURCE="case_3.cc:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n2_1_L_n2_2_L_n2_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_fu_170_p2" SOURCE="case_3.cc:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n2_1_L_n2_2_L_n2_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln22_fu_176_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n2_1_L_n2_2_L_n2_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_fu_182_p2" SOURCE="case_3.cc:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n2_1_L_n2_2_L_n2_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln22_fu_188_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n2_1_L_n2_2_L_n2_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln22_fu_194_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n2_1_L_n2_2_L_n2_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_200_p3" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n2_1_L_n2_2_L_n2_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_4s_12_1_1_U1" SOURCE="case_3.cc:103" STORAGESUBTYPE="" URAM="0" VARIABLE="m34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n2_1_L_n2_2_L_n2_3" OPTYPE="add" PRAGMA="" RTLNAME="m27_fu_263_p2" SOURCE="case_3.cc:104" STORAGESUBTYPE="" URAM="0" VARIABLE="m27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n2_1_L_n2_2_L_n2_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_213_p2" SOURCE="case_3.cc:102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n2_1_L_n2_2_L_n2_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_219_p2" SOURCE="case_3.cc:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n2_1_L_n2_2_L_n2_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_fu_225_p3" SOURCE="case_3.cc:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>case_3_Pipeline_L_n3_1_L_n3_2</Name>
            <Loops>
                <L_n3_1_L_n3_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.00</TargetClockPeriod>
                    <ClockUncertainty>3.24</ClockUncertainty>
                    <EstimatedClockPeriod>7.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.816 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.816 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.816 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_n3_1_L_n3_2>
                        <Name>L_n3_1_L_n3_2</Name>
                        <Slack>8.76</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>66</Latency>
                        <AbsoluteTimeLatency>0.792 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </L_n3_1_L_n3_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>case_3.cc:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L_n3_1_L_n3_2>
                            <Name>L_n3_1_L_n3_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>case_3.cc:108</SourceLocation>
                        </L_n3_1_L_n3_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>155</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>313</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_fu_322_p2" SOURCE="case_3.cc:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_328_p2" SOURCE="case_3.cc:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_337_p2" SOURCE="case_3.cc:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_343_p3" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="add" PRAGMA="" RTLNAME="m37_fu_423_p2" SOURCE="case_3.cc:110" STORAGESUBTYPE="" URAM="0" VARIABLE="m37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="add" PRAGMA="" RTLNAME="m40_fu_436_p2" SOURCE="case_3.cc:113" STORAGESUBTYPE="" URAM="0" VARIABLE="m40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_5s_5_1_1_U8" SOURCE="case_3.cc:122" STORAGESUBTYPE="" URAM="0" VARIABLE="m46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="add" PRAGMA="" RTLNAME="m47_fu_453_p2" SOURCE="case_3.cc:124" STORAGESUBTYPE="" URAM="0" VARIABLE="m47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_462_p2" SOURCE="case_3.cc:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_1_fu_467_p2" SOURCE="case_3.cc:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_2_fu_476_p2" SOURCE="case_3.cc:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_5_fu_405_p2" SOURCE="case_3.cc:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_6_fu_491_p2" SOURCE="case_3.cc:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="add" PRAGMA="" RTLNAME="m27_fu_549_p2" SOURCE="case_3.cc:128" STORAGESUBTYPE="" URAM="0" VARIABLE="m27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n3_1_L_n3_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_359_p2" SOURCE="case_3.cc:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3</Name>
            <Loops>
                <L_n4_1_L_n4_2_L_n4_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.00</TargetClockPeriod>
                    <ClockUncertainty>3.24</ClockUncertainty>
                    <EstimatedClockPeriod>7.850</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>515</Best-caseLatency>
                    <Average-caseLatency>515</Average-caseLatency>
                    <Worst-caseLatency>515</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_n4_1_L_n4_2_L_n4_3>
                        <Name>L_n4_1_L_n4_2_L_n4_3</Name>
                        <Slack>8.76</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>513</Latency>
                        <AbsoluteTimeLatency>6.156 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </L_n4_1_L_n4_2_L_n4_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>case_3.cc:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L_n4_1_L_n4_2_L_n4_3>
                            <Name>L_n4_1_L_n4_2_L_n4_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>case_3.cc:131</SourceLocation>
                        </L_n4_1_L_n4_2_L_n4_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>246</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln131_fu_174_p2" SOURCE="case_3.cc:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_180_p2" SOURCE="case_3.cc:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln132_fu_192_p2" SOURCE="case_3.cc:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln22_fu_198_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_fu_204_p2" SOURCE="case_3.cc:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln22_fu_210_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln22_fu_216_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_222_p3" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="add" PRAGMA="" RTLNAME="m56_fu_274_p2" SOURCE="case_3.cc:138" STORAGESUBTYPE="" URAM="0" VARIABLE="m56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_287_p2" SOURCE="case_3.cc:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_1_fu_295_p2" SOURCE="case_3.cc:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="add" PRAGMA="" RTLNAME="m27_fu_304_p2" SOURCE="case_3.cc:139" STORAGESUBTYPE="" URAM="0" VARIABLE="m27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_235_p2" SOURCE="case_3.cc:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_241_p2" SOURCE="case_3.cc:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n4_1_L_n4_2_L_n4_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln132_fu_247_p3" SOURCE="case_3.cc:132" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln132" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>case_3_Pipeline_L_n5_1_L_n5_2</Name>
            <Loops>
                <L_n5_1_L_n5_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.00</TargetClockPeriod>
                    <ClockUncertainty>3.24</ClockUncertainty>
                    <EstimatedClockPeriod>7.670</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.792 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.792 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.792 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_n5_1_L_n5_2>
                        <Name>L_n5_1_L_n5_2</Name>
                        <Slack>8.76</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.768 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </L_n5_1_L_n5_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>case_3.cc:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L_n5_1_L_n5_2>
                            <Name>L_n5_1_L_n5_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>case_3.cc:143</SourceLocation>
                        </L_n5_1_L_n5_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>33</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>147</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n5_1_L_n5_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_fu_117_p2" SOURCE="case_3.cc:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n5_1_L_n5_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_123_p2" SOURCE="case_3.cc:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n5_1_L_n5_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln144_fu_132_p2" SOURCE="case_3.cc:144" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n5_1_L_n5_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_138_p3" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n5_1_L_n5_2" OPTYPE="add" PRAGMA="" RTLNAME="m27_fu_178_p2" SOURCE="case_3.cc:148" STORAGESUBTYPE="" URAM="0" VARIABLE="m27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n5_1_L_n5_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_151_p2" SOURCE="case_3.cc:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>case_3_Pipeline_L_m1_1_L_m1_2</Name>
            <Loops>
                <L_m1_1_L_m1_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.00</TargetClockPeriod>
                    <ClockUncertainty>3.24</ClockUncertainty>
                    <EstimatedClockPeriod>8.319</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>260</Best-caseLatency>
                    <Average-caseLatency>260</Average-caseLatency>
                    <Worst-caseLatency>260</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_m1_1_L_m1_2>
                        <Name>L_m1_1_L_m1_2</Name>
                        <Slack>8.76</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>258</Latency>
                        <AbsoluteTimeLatency>3.096 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </L_m1_1_L_m1_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>case_3.cc:152</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L_m1_1_L_m1_2>
                            <Name>L_m1_1_L_m1_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>case_3.cc:151</SourceLocation>
                        </L_m1_1_L_m1_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>189</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1193</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_fu_255_p2" SOURCE="case_3.cc:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_1_fu_261_p2" SOURCE="case_3.cc:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_273_p2" SOURCE="case_3.cc:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_fu_279_p2" SOURCE="case_3.cc:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_fu_285_p3" SOURCE="case_3.cc:151" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_1_fu_293_p3" SOURCE="case_3.cc:151" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln151_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add338_fu_310_p2" SOURCE="case_3.cc:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add338" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add354_fu_394_p2" SOURCE="case_3.cc:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add354" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add370_fu_404_p2" SOURCE="case_3.cc:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add370" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_val143_fu_462_p2" SOURCE="case_3.cc:151" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_val143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add370_2_fu_479_p2" SOURCE="case_3.cc:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add370_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add370_3_fu_551_p2" SOURCE="case_3.cc:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add370_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add370_4_fu_561_p2" SOURCE="case_3.cc:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add370_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_574_p2" SOURCE="case_3.cc:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_11_1_1_U40" SOURCE="case_3.cc:155" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_342_p2" SOURCE="case_3.cc:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_11_1_1_U41" SOURCE="case_3.cc:156" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_434_p2" SOURCE="case_3.cc:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_11_1_1_U42" SOURCE="case_3.cc:157" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_444_p2" SOURCE="case_3.cc:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_11_1_1_U43" SOURCE="case_3.cc:158" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_654_p2" SOURCE="case_3.cc:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln158_fu_509_p2" SOURCE="case_3.cc:158" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_11_1_1_U44" SOURCE="case_3.cc:158" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln158_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_3_fu_689_p2" SOURCE="case_3.cc:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_1_fu_526_p2" SOURCE="case_3.cc:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_11_1_1_U45" SOURCE="case_3.cc:158" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln158_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_6_fu_721_p2" SOURCE="case_3.cc:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_2_fu_600_p2" SOURCE="case_3.cc:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_11_1_1_U46" SOURCE="case_3.cc:158" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln158_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_9_fu_753_p2" SOURCE="case_3.cc:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_3_fu_610_p2" SOURCE="case_3.cc:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_11_1_1_U47" SOURCE="case_3.cc:158" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln158_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_12_fu_785_p2" SOURCE="case_3.cc:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_15_fu_817_p2" SOURCE="case_3.cc:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_18_fu_849_p2" SOURCE="case_3.cc:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_21_fu_878_p2" SOURCE="case_3.cc:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_24_fu_904_p2" SOURCE="case_3.cc:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_25_fu_910_p2" SOURCE="case_3.cc:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_27_fu_916_p2" SOURCE="case_3.cc:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_28_fu_922_p2" SOURCE="case_3.cc:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_29_fu_950_p2" SOURCE="case_3.cc:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_m1_1_L_m1_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_365_p2" SOURCE="case_3.cc:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>case_3_Pipeline_L_s1_1</Name>
            <Loops>
                <L_s1_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.00</TargetClockPeriod>
                    <ClockUncertainty>3.24</ClockUncertainty>
                    <EstimatedClockPeriod>7.902</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_s1_1>
                        <Name>L_s1_1</Name>
                        <Slack>8.76</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>96.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </L_s1_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>case_3.cc:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L_s1_1>
                            <Name>L_s1_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>case_3.cc:163</SourceLocation>
                        </L_s1_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>123</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_s1_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln163_fu_103_p2" SOURCE="case_3.cc:163" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_s1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_109_p2" SOURCE="case_3.cc:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_s1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_1_fu_132_p2" SOURCE="case_3.cc:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_s1_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_141_p2" SOURCE="case_3.cc:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_s1_1" OPTYPE="add" PRAGMA="" RTLNAME="m27_2_fu_151_p2" SOURCE="case_3.cc:165" STORAGESUBTYPE="" URAM="0" VARIABLE="m27_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>case_3_Pipeline_L_s2_1</Name>
            <Loops>
                <L_s2_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.00</TargetClockPeriod>
                    <ClockUncertainty>3.24</ClockUncertainty>
                    <EstimatedClockPeriod>6.062</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_s2_1>
                        <Name>L_s2_1</Name>
                        <Slack>8.76</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>0.108 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </L_s2_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>case_3.cc:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L_s2_1>
                            <Name>L_s2_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>case_3.cc:183</SourceLocation>
                        </L_s2_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>40</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>129</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_s2_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln183_fu_101_p2" SOURCE="case_3.cc:183" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_s2_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_107_p2" SOURCE="case_3.cc:183" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln183" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_s2_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_4s_7_1_1_U56" SOURCE="case_3.cc:184" STORAGESUBTYPE="" URAM="0" VARIABLE="m81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_s2_1" OPTYPE="add" PRAGMA="" RTLNAME="m27_1_fu_138_p2" SOURCE="case_3.cc:188" STORAGESUBTYPE="" URAM="0" VARIABLE="m27_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3</Name>
            <Loops>
                <L_n8_1_L_n8_2_L_n8_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.00</TargetClockPeriod>
                    <ClockUncertainty>3.24</ClockUncertainty>
                    <EstimatedClockPeriod>7.850</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>519</Best-caseLatency>
                    <Average-caseLatency>519</Average-caseLatency>
                    <Worst-caseLatency>519</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.228 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.228 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.228 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_n8_1_L_n8_2_L_n8_3>
                        <Name>L_n8_1_L_n8_2_L_n8_3</Name>
                        <Slack>8.76</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>517</Latency>
                        <AbsoluteTimeLatency>6.204 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </L_n8_1_L_n8_2_L_n8_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>case_3.cc:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L_n8_1_L_n8_2_L_n8_3>
                            <Name>L_n8_1_L_n8_2_L_n8_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>case_3.cc:192</SourceLocation>
                        </L_n8_1_L_n8_2_L_n8_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>461</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>565</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln192_fu_280_p2" SOURCE="case_3.cc:192" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_286_p2" SOURCE="case_3.cc:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln193_fu_298_p2" SOURCE="case_3.cc:193" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln22_fu_304_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln194_fu_310_p2" SOURCE="case_3.cc:194" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln22_fu_316_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln22_fu_322_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_328_p3" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_5s_5_1_1_U63" SOURCE="case_3.cc:197" STORAGESUBTYPE="" URAM="0" VARIABLE="m90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7s_4s_11_1_1_U62" SOURCE="case_3.cc:202" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln202" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_13_1_1_U64" SOURCE="case_3.cc:205" STORAGESUBTYPE="" URAM="0" VARIABLE="m96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="add" PRAGMA="" RTLNAME="m101_fu_396_p2" SOURCE="case_3.cc:212" STORAGESUBTYPE="" URAM="0" VARIABLE="m101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6s_4s_13s_14_4_1_U65" SOURCE="case_3.cc:213" STORAGESUBTYPE="" URAM="0" VARIABLE="m102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_6s_4s_13s_14_4_1_U65" SOURCE="case_3.cc:214" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln214_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_469_p2" SOURCE="case_3.cc:214" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln214" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6s_4s_13s_14_4_1_U65" SOURCE="case_3.cc:214" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln214_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_2_fu_477_p2" SOURCE="case_3.cc:214" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln214_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_4_fu_454_p2" SOURCE="case_3.cc:214" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln214_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_5_fu_460_p2" SOURCE="case_3.cc:214" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln214_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_6_fu_497_p2" SOURCE="case_3.cc:214" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln214_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_7_fu_507_p2" SOURCE="case_3.cc:214" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln214_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="add" PRAGMA="" RTLNAME="m27_6_fu_529_p2" SOURCE="case_3.cc:214" STORAGESUBTYPE="" URAM="0" VARIABLE="m27_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_341_p2" SOURCE="case_3.cc:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_347_p2" SOURCE="case_3.cc:193" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n8_1_L_n8_2_L_n8_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_fu_353_p3" SOURCE="case_3.cc:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>case_3_Pipeline_L_n9_1_L_n9_2</Name>
            <Loops>
                <L_n9_1_L_n9_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.00</TargetClockPeriod>
                    <ClockUncertainty>3.24</ClockUncertainty>
                    <EstimatedClockPeriod>7.670</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.804 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.804 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.804 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_n9_1_L_n9_2>
                        <Name>L_n9_1_L_n9_2</Name>
                        <Slack>8.76</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.780 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </L_n9_1_L_n9_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>case_3.cc:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L_n9_1_L_n9_2>
                            <Name>L_n9_1_L_n9_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>case_3.cc:218</SourceLocation>
                        </L_n9_1_L_n9_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>53</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>188</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n9_1_L_n9_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln218_fu_116_p2" SOURCE="case_3.cc:218" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n9_1_L_n9_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln218_fu_122_p2" SOURCE="case_3.cc:218" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln218" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n9_1_L_n9_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln219_fu_131_p2" SOURCE="case_3.cc:219" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n9_1_L_n9_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_137_p3" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n9_1_L_n9_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_4s_10_1_1_U84" SOURCE="case_3.cc:220" STORAGESUBTYPE="" URAM="0" VARIABLE="m105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n9_1_L_n9_2" OPTYPE="add" PRAGMA="" RTLNAME="m27_4_fu_181_p2" SOURCE="case_3.cc:222" STORAGESUBTYPE="" URAM="0" VARIABLE="m27_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n9_1_L_n9_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_150_p2" SOURCE="case_3.cc:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3</Name>
            <Loops>
                <L_n10_1_L_n10_2_L_n10_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.00</TargetClockPeriod>
                    <ClockUncertainty>3.24</ClockUncertainty>
                    <EstimatedClockPeriod>7.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.192 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.192 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.192 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_n10_1_L_n10_2_L_n10_3>
                        <Name>L_n10_1_L_n10_2_L_n10_3</Name>
                        <Slack>8.76</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>6.168 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </L_n10_1_L_n10_2_L_n10_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>case_3.cc:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L_n10_1_L_n10_2_L_n10_3>
                            <Name>L_n10_1_L_n10_2_L_n10_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>case_3.cc:225</SourceLocation>
                        </L_n10_1_L_n10_2_L_n10_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>98</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>255</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln225_fu_154_p2" SOURCE="case_3.cc:225" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln225" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_160_p2" SOURCE="case_3.cc:225" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln225" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln226_fu_169_p2" SOURCE="case_3.cc:226" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_205_p3" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln22_fu_212_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_fu_217_p2" SOURCE="case_3.cc:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln22_fu_223_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_229_p2" SOURCE="case_3.cc:226" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln226" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln22_fu_235_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_1_fu_240_p3" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln226_fu_248_p3" SOURCE="case_3.cc:226" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln228_fu_272_p2" SOURCE="case_3.cc:228" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln228" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15s_8s_15_1_1_U90" SOURCE="case_3.cc:228" STORAGESUBTYPE="" URAM="0" VARIABLE="m110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_283_p2" SOURCE="case_3.cc:227" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln227" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_1_fu_175_p2" SOURCE="case_3.cc:226" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln226_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n10_1_L_n10_2_L_n10_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln226_1_fu_181_p3" SOURCE="case_3.cc:226" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln226_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>case_3_Pipeline_L_n11_1_L_n11_2</Name>
            <Loops>
                <L_n11_1_L_n11_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.00</TargetClockPeriod>
                    <ClockUncertainty>3.24</ClockUncertainty>
                    <EstimatedClockPeriod>7.670</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>69</Best-caseLatency>
                    <Average-caseLatency>69</Average-caseLatency>
                    <Worst-caseLatency>69</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.828 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.828 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.828 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_n11_1_L_n11_2>
                        <Name>L_n11_1_L_n11_2</Name>
                        <Slack>8.76</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>67</Latency>
                        <AbsoluteTimeLatency>0.804 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </L_n11_1_L_n11_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>case_3.cc:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L_n11_1_L_n11_2>
                            <Name>L_n11_1_L_n11_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>case_3.cc:234</SourceLocation>
                        </L_n11_1_L_n11_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>125</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>179</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n11_1_L_n11_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln234_fu_130_p2" SOURCE="case_3.cc:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n11_1_L_n11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_136_p2" SOURCE="case_3.cc:234" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln234" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n11_1_L_n11_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln235_fu_145_p2" SOURCE="case_3.cc:235" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln235" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n11_1_L_n11_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_151_p3" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L_n11_1_L_n11_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_7s_12_4_1_U97" SOURCE="case_3.cc:237" STORAGESUBTYPE="" URAM="0" VARIABLE="m115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L_n11_1_L_n11_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_7s_12_4_1_U97" SOURCE="case_3.cc:238" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln238" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n11_1_L_n11_2" OPTYPE="add" PRAGMA="" RTLNAME="m27_10_fu_190_p2" SOURCE="case_3.cc:238" STORAGESUBTYPE="" URAM="0" VARIABLE="m27_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n11_1_L_n11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_164_p2" SOURCE="case_3.cc:235" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln235" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3</Name>
            <Loops>
                <L_n12_1_L_n12_2_L_n12_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.00</TargetClockPeriod>
                    <ClockUncertainty>3.24</ClockUncertainty>
                    <EstimatedClockPeriod>8.315</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>515</Best-caseLatency>
                    <Average-caseLatency>515</Average-caseLatency>
                    <Worst-caseLatency>515</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_n12_1_L_n12_2_L_n12_3>
                        <Name>L_n12_1_L_n12_2_L_n12_3</Name>
                        <Slack>8.76</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>513</Latency>
                        <AbsoluteTimeLatency>6.156 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </L_n12_1_L_n12_2_L_n12_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>case_3.cc:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L_n12_1_L_n12_2_L_n12_3>
                            <Name>L_n12_1_L_n12_2_L_n12_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>case_3.cc:241</SourceLocation>
                        </L_n12_1_L_n12_2_L_n12_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>115</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>322</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln241_fu_218_p2" SOURCE="case_3.cc:241" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln241" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_224_p2" SOURCE="case_3.cc:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln242_fu_236_p2" SOURCE="case_3.cc:242" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln22_fu_242_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln243_fu_248_p2" SOURCE="case_3.cc:243" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln22_fu_254_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln22_fu_260_p2" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_266_p3" SOURCE="case_3.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_7s_9_1_1_U104" SOURCE="case_3.cc:247" STORAGESUBTYPE="" URAM="0" VARIABLE="m122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="add" PRAGMA="" RTLNAME="m126_fu_332_p2" SOURCE="case_3.cc:254" STORAGESUBTYPE="" URAM="0" VARIABLE="m126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_fu_341_p2" SOURCE="case_3.cc:262" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln262" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_2_fu_346_p2" SOURCE="case_3.cc:262" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln262_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln262_3_fu_354_p2" SOURCE="case_3.cc:262" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln262_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="add" PRAGMA="" RTLNAME="m27_8_fu_384_p2" SOURCE="case_3.cc:262" STORAGESUBTYPE="" URAM="0" VARIABLE="m27_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln243_fu_280_p2" SOURCE="case_3.cc:243" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_286_p2" SOURCE="case_3.cc:242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln242" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L_n12_1_L_n12_2_L_n12_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln242_fu_292_p3" SOURCE="case_3.cc:242" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln242" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>case_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>12.00</TargetClockPeriod>
                    <ClockUncertainty>3.24</ClockUncertainty>
                    <EstimatedClockPeriod>8.319</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3157</Best-caseLatency>
                    <Average-caseLatency>3157</Average-caseLatency>
                    <Worst-caseLatency>3157</Worst-caseLatency>
                    <Best-caseRealTimeLatency>37.884 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>37.884 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>37.884 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3158</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>case_3.cc:7</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1611</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>4558</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="m64_U" SOURCE="case_3.cc:45" STORAGESIZE="15 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="m64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4s_4s_8_1_1_U116" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="m38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m43_fu_524_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="m43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m55_fu_542_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="m55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_3s_5_1_1_U117" SOURCE="case_3.cc:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i3155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m27_fu_591_p2" SOURCE="case_3.cc:167" STORAGESUBTYPE="" URAM="0" VARIABLE="m27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m93_fu_640_p2" SOURCE="case_3.cc:113" STORAGESUBTYPE="" URAM="0" VARIABLE="m93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m99_fu_650_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="m99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m114_fu_605_p2" SOURCE="case_3.cc:110" STORAGESUBTYPE="" URAM="0" VARIABLE="m114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m120_fu_697_p2" SOURCE="case_3.cc:202" STORAGESUBTYPE="" URAM="0" VARIABLE="m120" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in_data" index="0" direction="in" srcType="ap_int&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="in_data_0_address0" name="in_data_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_0_ce0" name="in_data_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_0_q0" name="in_data_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_0_address1" name="in_data_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_0_ce1" name="in_data_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_0_q1" name="in_data_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_1_address0" name="in_data_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_1_ce0" name="in_data_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_1_we0" name="in_data_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_1_d0" name="in_data_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_1_q0" name="in_data_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_1_address1" name="in_data_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_1_ce1" name="in_data_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_1_we1" name="in_data_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_1_d1" name="in_data_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_1_q1" name="in_data_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_2_address0" name="in_data_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_2_ce0" name="in_data_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_2_q0" name="in_data_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_2_address1" name="in_data_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_2_ce1" name="in_data_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_2_q1" name="in_data_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_3_address0" name="in_data_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_3_ce0" name="in_data_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_3_we0" name="in_data_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_3_d0" name="in_data_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_3_q0" name="in_data_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_3_address1" name="in_data_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_3_ce1" name="in_data_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_3_we1" name="in_data_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_3_d1" name="in_data_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_3_q1" name="in_data_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_4_address0" name="in_data_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_4_ce0" name="in_data_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_4_q0" name="in_data_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_5_address0" name="in_data_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_5_ce0" name="in_data_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_5_we0" name="in_data_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_5_d0" name="in_data_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_5_q0" name="in_data_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_5_address1" name="in_data_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_5_ce1" name="in_data_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_5_we1" name="in_data_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_5_d1" name="in_data_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_5_q1" name="in_data_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_6_address0" name="in_data_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_6_ce0" name="in_data_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_6_q0" name="in_data_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_7_address0" name="in_data_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_7_ce0" name="in_data_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_7_we0" name="in_data_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_7_d0" name="in_data_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_7_q0" name="in_data_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_7_address1" name="in_data_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_7_ce1" name="in_data_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_7_we1" name="in_data_7_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_7_d1" name="in_data_7_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_7_q1" name="in_data_7_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_8_address0" name="in_data_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_8_ce0" name="in_data_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_8_q0" name="in_data_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_9_address0" name="in_data_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_9_ce0" name="in_data_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_9_we0" name="in_data_9_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_9_d0" name="in_data_9_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_9_q0" name="in_data_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_9_address1" name="in_data_9_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_9_ce1" name="in_data_9_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_9_we1" name="in_data_9_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_9_d1" name="in_data_9_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_9_q1" name="in_data_9_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_10_address0" name="in_data_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_10_ce0" name="in_data_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_10_q0" name="in_data_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_11_address0" name="in_data_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_11_ce0" name="in_data_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_11_we0" name="in_data_11_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_11_d0" name="in_data_11_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_11_q0" name="in_data_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_11_address1" name="in_data_11_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_11_ce1" name="in_data_11_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_11_we1" name="in_data_11_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_11_d1" name="in_data_11_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_11_q1" name="in_data_11_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_12_address0" name="in_data_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_12_ce0" name="in_data_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_12_q0" name="in_data_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_13_address0" name="in_data_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_13_ce0" name="in_data_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_13_we0" name="in_data_13_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_13_d0" name="in_data_13_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_13_q0" name="in_data_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_13_address1" name="in_data_13_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_13_ce1" name="in_data_13_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_13_we1" name="in_data_13_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_13_d1" name="in_data_13_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_13_q1" name="in_data_13_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_14_address0" name="in_data_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_14_ce0" name="in_data_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_14_q0" name="in_data_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_15_address0" name="in_data_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_15_ce0" name="in_data_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_15_we0" name="in_data_15_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_15_d0" name="in_data_15_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_15_q0" name="in_data_15_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_data_15_address1" name="in_data_15_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_data_15_ce1" name="in_data_15_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_15_we1" name="in_data_15_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_data_15_d1" name="in_data_15_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="in_data_15_q1" name="in_data_15_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in_scalar" index="1" direction="in" srcType="ap_int&lt;4&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="in_scalar_address0" name="in_scalar_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_scalar_ce0" name="in_scalar_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_scalar_q0" name="in_scalar_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_scalar_address1" name="in_scalar_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_scalar_ce1" name="in_scalar_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_scalar_q1" name="in_scalar_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_data" index="2" direction="out" srcType="ap_int&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="out_data_0" name="out_data_0" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_1" name="out_data_1" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_2" name="out_data_2" usage="data" direction="out"/>
                <hwRef type="port" interface="out_data_3" name="out_data_3" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_data_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_7_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_7_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_7_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_9_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_9_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_9_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_9_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_9_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_9_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_9_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_9_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_9_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_9_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_9_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_9_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_11_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_11_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_11_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_11_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_11_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_11_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_11_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_11_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_11_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_11_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_11_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_11_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_13_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_13_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_13_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_13_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_13_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_13_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_13_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_13_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_13_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_13_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_13_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_13_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_15_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_15_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_15_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_15_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_data_15_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_15_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_15_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_15_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_15_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_data_15_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_data_15_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_data_15_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_scalar_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="in_scalar_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_scalar_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_scalar"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_scalar_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_scalar_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_scalar_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_scalar"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_scalar_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="in_scalar_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_scalar_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_scalar"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_scalar_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="in_scalar_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_scalar_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in_scalar"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_0" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_data_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_1" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_data_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_2" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_data_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_data_3" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="out_data_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_data_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out_data"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="in_data_0_address0">out, 4</column>
                    <column name="in_data_0_address1">out, 4</column>
                    <column name="in_data_0_q0">in, 8</column>
                    <column name="in_data_0_q1">in, 8</column>
                    <column name="in_data_10_address0">out, 4</column>
                    <column name="in_data_10_q0">in, 8</column>
                    <column name="in_data_11_address0">out, 4</column>
                    <column name="in_data_11_address1">out, 4</column>
                    <column name="in_data_11_d0">out, 8</column>
                    <column name="in_data_11_d1">out, 8</column>
                    <column name="in_data_11_q0">in, 8</column>
                    <column name="in_data_11_q1">in, 8</column>
                    <column name="in_data_12_address0">out, 4</column>
                    <column name="in_data_12_q0">in, 8</column>
                    <column name="in_data_13_address0">out, 4</column>
                    <column name="in_data_13_address1">out, 4</column>
                    <column name="in_data_13_d0">out, 8</column>
                    <column name="in_data_13_d1">out, 8</column>
                    <column name="in_data_13_q0">in, 8</column>
                    <column name="in_data_13_q1">in, 8</column>
                    <column name="in_data_14_address0">out, 4</column>
                    <column name="in_data_14_q0">in, 8</column>
                    <column name="in_data_15_address0">out, 4</column>
                    <column name="in_data_15_address1">out, 4</column>
                    <column name="in_data_15_d0">out, 8</column>
                    <column name="in_data_15_d1">out, 8</column>
                    <column name="in_data_15_q0">in, 8</column>
                    <column name="in_data_15_q1">in, 8</column>
                    <column name="in_data_1_address0">out, 4</column>
                    <column name="in_data_1_address1">out, 4</column>
                    <column name="in_data_1_d0">out, 8</column>
                    <column name="in_data_1_d1">out, 8</column>
                    <column name="in_data_1_q0">in, 8</column>
                    <column name="in_data_1_q1">in, 8</column>
                    <column name="in_data_2_address0">out, 4</column>
                    <column name="in_data_2_address1">out, 4</column>
                    <column name="in_data_2_q0">in, 8</column>
                    <column name="in_data_2_q1">in, 8</column>
                    <column name="in_data_3_address0">out, 4</column>
                    <column name="in_data_3_address1">out, 4</column>
                    <column name="in_data_3_d0">out, 8</column>
                    <column name="in_data_3_d1">out, 8</column>
                    <column name="in_data_3_q0">in, 8</column>
                    <column name="in_data_3_q1">in, 8</column>
                    <column name="in_data_4_address0">out, 4</column>
                    <column name="in_data_4_q0">in, 8</column>
                    <column name="in_data_5_address0">out, 4</column>
                    <column name="in_data_5_address1">out, 4</column>
                    <column name="in_data_5_d0">out, 8</column>
                    <column name="in_data_5_d1">out, 8</column>
                    <column name="in_data_5_q0">in, 8</column>
                    <column name="in_data_5_q1">in, 8</column>
                    <column name="in_data_6_address0">out, 4</column>
                    <column name="in_data_6_q0">in, 8</column>
                    <column name="in_data_7_address0">out, 4</column>
                    <column name="in_data_7_address1">out, 4</column>
                    <column name="in_data_7_d0">out, 8</column>
                    <column name="in_data_7_d1">out, 8</column>
                    <column name="in_data_7_q0">in, 8</column>
                    <column name="in_data_7_q1">in, 8</column>
                    <column name="in_data_8_address0">out, 4</column>
                    <column name="in_data_8_q0">in, 8</column>
                    <column name="in_data_9_address0">out, 4</column>
                    <column name="in_data_9_address1">out, 4</column>
                    <column name="in_data_9_d0">out, 8</column>
                    <column name="in_data_9_d1">out, 8</column>
                    <column name="in_data_9_q0">in, 8</column>
                    <column name="in_data_9_q1">in, 8</column>
                    <column name="in_scalar_address0">out, 5</column>
                    <column name="in_scalar_address1">out, 5</column>
                    <column name="in_scalar_q0">in, 4</column>
                    <column name="in_scalar_q1">in, 4</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="out_data_0">ap_none, out, 8</column>
                    <column name="out_data_1">ap_none, out, 8</column>
                    <column name="out_data_2">ap_none, out, 8</column>
                    <column name="out_data_3">ap_none, out, 8</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_data">in, ap_int&lt;8&gt;*</column>
                    <column name="in_scalar">in, ap_int&lt;4&gt;*</column>
                    <column name="out_data">out, ap_int&lt;8&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="in_data">in_data_0_address0, port, offset</column>
                    <column name="in_data">in_data_0_ce0, port, </column>
                    <column name="in_data">in_data_0_q0, port, </column>
                    <column name="in_data">in_data_0_address1, port, offset</column>
                    <column name="in_data">in_data_0_ce1, port, </column>
                    <column name="in_data">in_data_0_q1, port, </column>
                    <column name="in_data">in_data_1_address0, port, offset</column>
                    <column name="in_data">in_data_1_ce0, port, </column>
                    <column name="in_data">in_data_1_we0, port, </column>
                    <column name="in_data">in_data_1_d0, port, </column>
                    <column name="in_data">in_data_1_q0, port, </column>
                    <column name="in_data">in_data_1_address1, port, offset</column>
                    <column name="in_data">in_data_1_ce1, port, </column>
                    <column name="in_data">in_data_1_we1, port, </column>
                    <column name="in_data">in_data_1_d1, port, </column>
                    <column name="in_data">in_data_1_q1, port, </column>
                    <column name="in_data">in_data_2_address0, port, offset</column>
                    <column name="in_data">in_data_2_ce0, port, </column>
                    <column name="in_data">in_data_2_q0, port, </column>
                    <column name="in_data">in_data_2_address1, port, offset</column>
                    <column name="in_data">in_data_2_ce1, port, </column>
                    <column name="in_data">in_data_2_q1, port, </column>
                    <column name="in_data">in_data_3_address0, port, offset</column>
                    <column name="in_data">in_data_3_ce0, port, </column>
                    <column name="in_data">in_data_3_we0, port, </column>
                    <column name="in_data">in_data_3_d0, port, </column>
                    <column name="in_data">in_data_3_q0, port, </column>
                    <column name="in_data">in_data_3_address1, port, offset</column>
                    <column name="in_data">in_data_3_ce1, port, </column>
                    <column name="in_data">in_data_3_we1, port, </column>
                    <column name="in_data">in_data_3_d1, port, </column>
                    <column name="in_data">in_data_3_q1, port, </column>
                    <column name="in_data">in_data_4_address0, port, offset</column>
                    <column name="in_data">in_data_4_ce0, port, </column>
                    <column name="in_data">in_data_4_q0, port, </column>
                    <column name="in_data">in_data_5_address0, port, offset</column>
                    <column name="in_data">in_data_5_ce0, port, </column>
                    <column name="in_data">in_data_5_we0, port, </column>
                    <column name="in_data">in_data_5_d0, port, </column>
                    <column name="in_data">in_data_5_q0, port, </column>
                    <column name="in_data">in_data_5_address1, port, offset</column>
                    <column name="in_data">in_data_5_ce1, port, </column>
                    <column name="in_data">in_data_5_we1, port, </column>
                    <column name="in_data">in_data_5_d1, port, </column>
                    <column name="in_data">in_data_5_q1, port, </column>
                    <column name="in_data">in_data_6_address0, port, offset</column>
                    <column name="in_data">in_data_6_ce0, port, </column>
                    <column name="in_data">in_data_6_q0, port, </column>
                    <column name="in_data">in_data_7_address0, port, offset</column>
                    <column name="in_data">in_data_7_ce0, port, </column>
                    <column name="in_data">in_data_7_we0, port, </column>
                    <column name="in_data">in_data_7_d0, port, </column>
                    <column name="in_data">in_data_7_q0, port, </column>
                    <column name="in_data">in_data_7_address1, port, offset</column>
                    <column name="in_data">in_data_7_ce1, port, </column>
                    <column name="in_data">in_data_7_we1, port, </column>
                    <column name="in_data">in_data_7_d1, port, </column>
                    <column name="in_data">in_data_7_q1, port, </column>
                    <column name="in_data">in_data_8_address0, port, offset</column>
                    <column name="in_data">in_data_8_ce0, port, </column>
                    <column name="in_data">in_data_8_q0, port, </column>
                    <column name="in_data">in_data_9_address0, port, offset</column>
                    <column name="in_data">in_data_9_ce0, port, </column>
                    <column name="in_data">in_data_9_we0, port, </column>
                    <column name="in_data">in_data_9_d0, port, </column>
                    <column name="in_data">in_data_9_q0, port, </column>
                    <column name="in_data">in_data_9_address1, port, offset</column>
                    <column name="in_data">in_data_9_ce1, port, </column>
                    <column name="in_data">in_data_9_we1, port, </column>
                    <column name="in_data">in_data_9_d1, port, </column>
                    <column name="in_data">in_data_9_q1, port, </column>
                    <column name="in_data">in_data_10_address0, port, offset</column>
                    <column name="in_data">in_data_10_ce0, port, </column>
                    <column name="in_data">in_data_10_q0, port, </column>
                    <column name="in_data">in_data_11_address0, port, offset</column>
                    <column name="in_data">in_data_11_ce0, port, </column>
                    <column name="in_data">in_data_11_we0, port, </column>
                    <column name="in_data">in_data_11_d0, port, </column>
                    <column name="in_data">in_data_11_q0, port, </column>
                    <column name="in_data">in_data_11_address1, port, offset</column>
                    <column name="in_data">in_data_11_ce1, port, </column>
                    <column name="in_data">in_data_11_we1, port, </column>
                    <column name="in_data">in_data_11_d1, port, </column>
                    <column name="in_data">in_data_11_q1, port, </column>
                    <column name="in_data">in_data_12_address0, port, offset</column>
                    <column name="in_data">in_data_12_ce0, port, </column>
                    <column name="in_data">in_data_12_q0, port, </column>
                    <column name="in_data">in_data_13_address0, port, offset</column>
                    <column name="in_data">in_data_13_ce0, port, </column>
                    <column name="in_data">in_data_13_we0, port, </column>
                    <column name="in_data">in_data_13_d0, port, </column>
                    <column name="in_data">in_data_13_q0, port, </column>
                    <column name="in_data">in_data_13_address1, port, offset</column>
                    <column name="in_data">in_data_13_ce1, port, </column>
                    <column name="in_data">in_data_13_we1, port, </column>
                    <column name="in_data">in_data_13_d1, port, </column>
                    <column name="in_data">in_data_13_q1, port, </column>
                    <column name="in_data">in_data_14_address0, port, offset</column>
                    <column name="in_data">in_data_14_ce0, port, </column>
                    <column name="in_data">in_data_14_q0, port, </column>
                    <column name="in_data">in_data_15_address0, port, offset</column>
                    <column name="in_data">in_data_15_ce0, port, </column>
                    <column name="in_data">in_data_15_we0, port, </column>
                    <column name="in_data">in_data_15_d0, port, </column>
                    <column name="in_data">in_data_15_q0, port, </column>
                    <column name="in_data">in_data_15_address1, port, offset</column>
                    <column name="in_data">in_data_15_ce1, port, </column>
                    <column name="in_data">in_data_15_we1, port, </column>
                    <column name="in_data">in_data_15_d1, port, </column>
                    <column name="in_data">in_data_15_q1, port, </column>
                    <column name="in_scalar">in_scalar_address0, port, offset</column>
                    <column name="in_scalar">in_scalar_ce0, port, </column>
                    <column name="in_scalar">in_scalar_q0, port, </column>
                    <column name="in_scalar">in_scalar_address1, port, offset</column>
                    <column name="in_scalar">in_scalar_ce1, port, </column>
                    <column name="in_scalar">in_scalar_q1, port, </column>
                    <column name="out_data">out_data_0, port, </column>
                    <column name="out_data">out_data_1, port, </column>
                    <column name="out_data">out_data_2, port, </column>
                    <column name="out_data">out_data_3, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="case_3.cc:13" status="valid" parentFunction="case_3" variable="in_data" isDirective="0" options="variable=in_data complete dim=1"/>
        <Pragma type="array_partition" location="case_3.cc:14" status="valid" parentFunction="case_3" variable="out_data" isDirective="0" options="variable=out_data complete"/>
        <Pragma type="interface" location="case_3.cc:15" status="valid" parentFunction="case_3" variable="in_data" isDirective="0" options="ap_none port=in_data"/>
        <Pragma type="interface" location="case_3.cc:16" status="valid" parentFunction="case_3" variable="in_scalar" isDirective="0" options="ap_none port=in_scalar"/>
        <Pragma type="interface" location="case_3.cc:17" status="valid" parentFunction="case_3" variable="out_data" isDirective="0" options="ap_none port=out_data"/>
        <Pragma type="interface" location="case_3.cc:18" status="valid" parentFunction="case_3" variable="return" isDirective="0" options="ap_ctrl_hs port=return"/>
    </PragmaReport>
</profile>

