Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Jan  6 17:06:47 2025
| Host              : bhashni-Vivobook-ASUSLaptop-X1502ZA-X1502ZA running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file Kintex_Golden_wrapper_timing_summary_routed.rpt -pb Kintex_Golden_wrapper_timing_summary_routed.pb -rpx Kintex_Golden_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Kintex_Golden_wrapper
| Device            : xcku11p-ffva1156
| Speed File        : -2  PRODUCTION 1.28 02-27-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (481)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (970)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (481)
--------------------------
 There are 481 register/latch pins with no clock driven by root clock pin: diff_clock_rtl_1_clk_p[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (970)
--------------------------------------------------
 There are 970 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.247        0.000                      0                73784        0.010        0.000                      0                73784        0.000        0.000                       0                 27423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                                                        ------------         ----------      --------------
Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                        {0.000 16.666}       33.333          30.000          
  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                                                                                                                                                                                                                                                                              {0.000 16.666}       33.333          30.000          
  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                                                                                                                                                                                                                                                                            {0.000 33.333}       66.666          15.000          
Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                   {0.000 2.000}        4.000           250.000         
  axi_bram_ctrl_0_BRAM_PORTA1_CLK                                                                                                                                                                                                                                                                                                                                                                                                            {0.000 4.000}        8.000           125.000         
Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}        8.000           125.000         
Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                              {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                                                                                                                                                                                                                                                                                                   15.238        0.000                      0                  228        0.015        0.000                      0                  228       16.134        0.000                       0                   234  
  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                                                                                                                                                                                                                                                                                                 30.941        0.000                      0                   47        0.084        0.000                      0                   47       33.058        0.000                       0                    41  
Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                         1.247        0.000                      0                 5307        0.010        0.000                      0                 5307        0.000        0.000                       0                  2339  
  axi_bram_ctrl_0_BRAM_PORTA1_CLK                                                                                                                                                                                                                                                                                                                                                                                                                  2.662        0.000                      0                65379        0.010        0.000                      0                65379        0.000        0.000                       0                 24765  
Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.915        0.000                      0                   50        0.048        0.000                      0                   50        3.725        0.000                       0                    31  
Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                                  999.188        0.000                      0                   20        0.045        0.000                      0                   20      499.725        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                                                                                                                                                                                                                                                                                  To Clock                                                                                                                                                                                                                                                                                                                                                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                                  --------                                                                                                                                                                                                                                                                                                                                                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_bram_ctrl_0_BRAM_PORTA1_CLK                                                                                                                                                                                                                                                                                                                                                                                             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK        2.688        0.000                      0                  268        0.029        0.000                      0                  268  
Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  axi_bram_ctrl_0_BRAM_PORTA1_CLK                                                                                                                                                                                                                                                                                                                                                                                                   2.017        0.000                      0                 1179        0.055        0.000                      0                 1179  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                                                   From Clock                                                                                                                                                                                                                                                                                                                                                                                                                                   To Clock                                                                                                                                                                                                                                                                                                                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                                                   ----------                                                                                                                                                                                                                                                                                                                                                                                                                                   --------                                                                                                                                                                                                                                                                                                                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                         3.105        0.000                      0                    4        0.225        0.000                      0                    4  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                            axi_bram_ctrl_0_BRAM_PORTA1_CLK                                                                                                                                                                                                                                                                                                                                                                                                              Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                         2.254        0.000                      0                   98        0.100        0.000                      0                   98  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.270        0.000                      0                   18        0.186        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                   axi_bram_ctrl_0_BRAM_PORTA1_CLK                                                                                                                                                                                                                                                                                                                                                                                                                    6.168        0.000                      0                    1        0.593        0.000                      0                    1  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                            axi_bram_ctrl_0_BRAM_PORTA1_CLK                                                                                                                                                                                                                                                                                                                                                                                                              axi_bram_ctrl_0_BRAM_PORTA1_CLK                                                                                                                                                                                                                                                                                                                                                                                                                    5.082        0.000                      0                 1980        0.119        0.000                      0                 1980  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.238ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.109ns  (logic 0.262ns (23.625%)  route 0.847ns (76.375%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 35.944 - 33.333 ) 
    Source Clock Delay      (SCD):    8.681ns = ( 25.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.961ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.358ns (routing 0.511ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.467ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.395    23.962    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.990 f  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.358    25.347    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X75Y138        FDRE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.427 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.198    25.625    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X74Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    25.660 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.600    26.260    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X72Y137        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    26.408 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.049    26.457    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X72Y137        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.952    34.750    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.774 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.170    35.944    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X72Y137        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              5.961    41.905    
                         clock uncertainty           -0.235    41.670    
    SLICE_X72Y137        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    41.695    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         41.695    
                         arrival time                         -26.457    
  -------------------------------------------------------------------
                         slack                                 15.238    

Slack (MET) :             15.252ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.095ns  (logic 0.279ns (25.479%)  route 0.816ns (74.521%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 35.944 - 33.333 ) 
    Source Clock Delay      (SCD):    8.681ns = ( 25.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.961ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.358ns (routing 0.511ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.170ns (routing 0.467ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.395    23.962    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.990 f  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.358    25.347    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X75Y138        FDRE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.427 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.198    25.625    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X74Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    25.660 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.600    26.260    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X72Y137        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165    26.425 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.018    26.443    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X72Y137        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.952    34.750    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.774 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.170    35.944    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X72Y137        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              5.961    41.905    
                         clock uncertainty           -0.235    41.670    
    SLICE_X72Y137        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    41.695    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         41.695    
                         arrival time                         -26.442    
  -------------------------------------------------------------------
                         slack                                 15.252    

Slack (MET) :             15.297ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.056ns  (logic 0.264ns (25.000%)  route 0.792ns (75.000%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 35.950 - 33.333 ) 
    Source Clock Delay      (SCD):    8.681ns = ( 25.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.961ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.358ns (routing 0.511ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.467ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.395    23.962    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.990 f  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.358    25.347    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X75Y138        FDRE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.427 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.198    25.625    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X74Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    25.660 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.543    26.202    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X72Y138        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150    26.352 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.051    26.403    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X72Y138        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.952    34.750    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.774 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.176    35.950    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X72Y138        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              5.961    41.911    
                         clock uncertainty           -0.235    41.676    
    SLICE_X72Y138        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025    41.701    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.701    
                         arrival time                         -26.403    
  -------------------------------------------------------------------
                         slack                                 15.297    

Slack (MET) :             15.325ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.028ns  (logic 0.272ns (26.459%)  route 0.756ns (73.541%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 35.950 - 33.333 ) 
    Source Clock Delay      (SCD):    8.681ns = ( 25.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.961ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.358ns (routing 0.511ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.467ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.395    23.962    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.990 f  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.358    25.347    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X75Y138        FDRE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.427 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.198    25.625    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X74Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    25.660 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.543    26.202    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X72Y138        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158    26.361 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.015    26.375    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X72Y138        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.952    34.750    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.774 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.176    35.950    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X72Y138        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              5.961    41.911    
                         clock uncertainty           -0.235    41.676    
    SLICE_X72Y138        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    41.701    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         41.701    
                         arrival time                         -26.375    
  -------------------------------------------------------------------
                         slack                                 15.325    

Slack (MET) :             15.368ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.983ns  (logic 0.210ns (21.363%)  route 0.773ns (78.637%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns = ( 35.948 - 33.333 ) 
    Source Clock Delay      (SCD):    8.681ns = ( 25.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.961ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.358ns (routing 0.511ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.467ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.395    23.962    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.990 f  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.358    25.347    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X75Y138        FDRE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.427 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.198    25.625    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X74Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    25.660 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.525    26.184    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X72Y138        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    26.281 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.050    26.330    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X72Y138        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.952    34.750    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.774 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.174    35.948    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X72Y138        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              5.961    41.909    
                         clock uncertainty           -0.235    41.674    
    SLICE_X72Y138        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    41.699    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         41.699    
                         arrival time                         -26.330    
  -------------------------------------------------------------------
                         slack                                 15.368    

Slack (MET) :             15.388ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.963ns  (logic 0.224ns (23.261%)  route 0.739ns (76.739%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns = ( 35.948 - 33.333 ) 
    Source Clock Delay      (SCD):    8.681ns = ( 25.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.961ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.358ns (routing 0.511ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.467ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.395    23.962    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.990 f  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.358    25.347    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X75Y138        FDRE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.427 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.198    25.625    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X74Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    25.660 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.525    26.184    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X72Y138        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110    26.295 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.016    26.311    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X72Y138        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.952    34.750    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.774 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.174    35.948    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X72Y138        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              5.961    41.909    
                         clock uncertainty           -0.235    41.674    
    SLICE_X72Y138        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    41.699    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         41.699    
                         arrival time                         -26.310    
  -------------------------------------------------------------------
                         slack                                 15.388    

Slack (MET) :             15.430ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.921ns  (logic 0.150ns (16.287%)  route 0.771ns (83.713%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns = ( 35.948 - 33.333 ) 
    Source Clock Delay      (SCD):    8.681ns = ( 25.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.961ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.358ns (routing 0.511ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.467ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.395    23.962    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.990 f  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.358    25.347    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X75Y138        FDRE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.427 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.198    25.625    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X74Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    25.660 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.524    26.184    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X72Y138        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    26.219 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.049    26.268    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X72Y138        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.952    34.750    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.774 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.174    35.948    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X72Y138        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              5.961    41.909    
                         clock uncertainty           -0.235    41.674    
    SLICE_X72Y138        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    41.699    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         41.699    
                         arrival time                         -26.268    
  -------------------------------------------------------------------
                         slack                                 15.430    

Slack (MET) :             15.431ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.920ns  (logic 0.149ns (16.196%)  route 0.771ns (83.804%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.615ns = ( 35.948 - 33.333 ) 
    Source Clock Delay      (SCD):    8.681ns = ( 25.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    5.961ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.358ns (routing 0.511ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.467ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.395    23.962    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.990 f  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.358    25.347    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X75Y138        FDRE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.427 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.198    25.625    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X74Y135        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    25.660 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.525    26.184    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X72Y138        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    26.219 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.048    26.267    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X72Y138        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.952    34.750    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.774 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.174    35.948    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X72Y138        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              5.961    41.909    
                         clock uncertainty           -0.235    41.674    
    SLICE_X72Y138        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025    41.699    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         41.699    
                         arrival time                         -26.267    
  -------------------------------------------------------------------
                         slack                                 15.431    

Slack (MET) :             15.626ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.238ns (33.711%)  route 0.468ns (66.289%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 19.306 - 16.667 ) 
    Source Clock Delay      (SCD):    8.693ns
    Clock Pessimism Removal (CPR):    6.015ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.370ns (routing 0.511ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.467ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.395     7.295    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.323 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.370     8.693    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X75Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     8.772 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.239     9.011    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl_reg[0]_0[5]
    SLICE_X75Y137        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     9.135 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.039     9.174    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X75Y137        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     9.209 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.190     9.399    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X75Y138        FDRE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.952    18.083    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    18.108 f  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.198    19.306    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X75Y138        FDRE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              6.015    25.320    
                         clock uncertainty           -0.235    25.085    
    SLICE_X75Y138        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    25.025    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                 15.626    

Slack (MET) :             15.691ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.668ns  (logic 0.227ns (33.982%)  route 0.441ns (66.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 35.987 - 33.333 ) 
    Source Clock Delay      (SCD):    8.681ns = ( 25.347 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.015ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.358ns (routing 0.511ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.467ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    16.667 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.395    23.962    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.990 f  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.358    25.347    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X75Y138        FDRE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    25.427 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.166    25.593    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X75Y135        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    25.741 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.count[0]_i_1/O
                         net (fo=2, routed)           0.275    26.016    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X75Y134        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.952    34.750    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    34.774 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.213    35.987    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X75Y134        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/C
                         clock pessimism              6.015    42.002    
                         clock uncertainty           -0.235    41.766    
    SLICE_X75Y134        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    41.706    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]
  -------------------------------------------------------------------
                         required time                         41.706    
                         arrival time                         -26.016    
  -------------------------------------------------------------------
                         slack                                 15.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.061ns (31.937%)  route 0.130ns (68.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.713ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    5.961ns
  Clock Net Delay (Source):      1.197ns (routing 0.467ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.511ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.952     1.417    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.441 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.197     2.638    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X74Y134        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.699 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/Q
                         net (fo=3, routed)           0.130     2.829    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[14]
    SLICE_X75Y134        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.395     7.295    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.323 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.390     8.713    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X75Y134        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
                         clock pessimism             -5.961     2.752    
    SLICE_X75Y134        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.814    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_27/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_28/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.738ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    5.768ns
  Clock Net Delay (Source):      0.744ns (routing 0.280ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.312ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     1.203    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.220 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.744     1.964    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X73Y134        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.003 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_27/Q
                         net (fo=1, routed)           0.038     2.041    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_27_n_0
    SLICE_X73Y134        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_28/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.972     6.872    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.891 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.847     7.738    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X73Y134        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_28/C
                         clock pessimism             -5.768     1.970    
    SLICE_X73Y134        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.017    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_28
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.752ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    5.769ns
  Clock Net Delay (Source):      0.757ns (routing 0.280ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.312ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     1.203    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.220 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.757     1.977    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X75Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y137        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.016 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.039     2.055    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X75Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.972     6.872    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.891 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.861     7.752    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X75Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                         clock pessimism             -5.769     1.983    
    SLICE_X75Y137        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.030    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.733ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    5.768ns
  Clock Net Delay (Source):      0.739ns (routing 0.280ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.312ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     1.203    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.220 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.739     1.959    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X73Y136        FDPE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.996 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.041     2.037    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X73Y136        FDPE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.972     6.872    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.891 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.842     7.733    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X73Y136        FDPE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -5.768     1.965    
    SLICE_X73Y136        FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.012    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.089ns  (logic 0.059ns (66.292%)  route 0.030ns (33.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.762ns
    Source Clock Delay      (SCD):    1.986ns
    Clock Pessimism Removal (CPR):    5.770ns
  Clock Net Delay (Source):      0.766ns (routing 0.280ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.312ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     1.203    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.220 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.766     1.986    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X76Y134        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.025 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/Q
                         net (fo=1, routed)           0.024     2.049    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[12]
    SLICE_X76Y134        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     2.069 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1/O
                         net (fo=1, routed)           0.006     2.075    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[11]
    SLICE_X76Y134        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.972     6.872    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.891 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.871     7.762    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X76Y134        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
                         clock pessimism             -5.770     1.992    
    SLICE_X76Y134        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.039    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.060ns (65.217%)  route 0.032ns (34.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.728ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    5.768ns
  Clock Net Delay (Source):      0.734ns (routing 0.280ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.312ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     1.203    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.220 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.734     1.954    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X72Y137        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.993 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/Q
                         net (fo=4, routed)           0.025     2.018    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/sel0[2]
    SLICE_X72Y137        LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     2.039 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.007     2.046    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X72Y137        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.972     6.872    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.891 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.837     7.728    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X72Y137        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism             -5.768     1.960    
    SLICE_X72Y137        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.007    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.059ns (37.342%)  route 0.099ns (62.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.718ns
    Source Clock Delay      (SCD):    2.647ns
    Clock Pessimism Removal (CPR):    6.014ns
  Clock Net Delay (Source):      1.206ns (routing 0.467ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.511ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.952     1.417    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.441 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.206     2.647    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X75Y135        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y135        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.706 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/Q
                         net (fo=3, routed)           0.099     2.805    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun
    SLICE_X75Y134        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.395     7.295    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.323 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         1.395     8.718    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X75Y134        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                         clock pessimism             -6.014     2.704    
    SLICE_X75Y134        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.766    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.038ns (41.304%)  route 0.054ns (58.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.727ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    5.769ns
  Clock Net Delay (Source):      0.732ns (routing 0.280ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.312ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     1.203    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.220 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.732     1.952    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X65Y129        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.990 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.054     2.044    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X65Y129        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.972     6.872    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.891 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.836     7.727    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X65Y129        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/C
                         clock pessimism             -5.769     1.958    
    SLICE_X65Y129        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.004    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.059ns (63.441%)  route 0.034ns (36.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.753ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    5.768ns
  Clock Net Delay (Source):      0.759ns (routing 0.280ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.862ns (routing 0.312ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     1.203    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.220 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.759     1.979    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X76Y133        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y133        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.018 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/Q
                         net (fo=3, routed)           0.028     2.046    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]
    SLICE_X76Y133        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.066 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]__0_i_2/O
                         net (fo=1, routed)           0.006     2.072    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[5]
    SLICE_X76Y133        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.972     6.872    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.891 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.862     7.753    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X76Y133        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
                         clock pessimism             -5.768     1.985    
    SLICE_X76Y133        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.032    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.735ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    5.761ns
  Clock Net Delay (Source):      0.740ns (routing 0.280ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.312ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     1.203    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.220 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.740     1.960    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X69Y133        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.999 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.063     2.062    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X68Y133        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.972     6.872    Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.891 r  Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X3Y2 (CLOCK_ROOT)    net (fo=233, routed)         0.844     7.735    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X68Y133        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -5.761     1.974    
    SLICE_X68Y133        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.021    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         33.333      32.043     BUFGCE_X0Y50   Kintex_Golden_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X78Y136  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X78Y136  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X78Y136  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X78Y136  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X73Y133  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_27/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X73Y133  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X73Y133  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_18/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X73Y137  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         33.333      32.269     SLICE_X73Y137  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X78Y136  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X78Y136  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X78Y136  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X78Y136  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X73Y133  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_27/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X73Y133  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X73Y133  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_18/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X73Y137  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X73Y137  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X73Y137  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X73Y133  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_27/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X73Y133  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         16.666      16.134     SLICE_X73Y133  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_18/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X73Y137  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X73Y137  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X73Y137  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X73Y137  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X73Y137  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X73Y137  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         16.667      16.135     SLICE_X73Y137  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       30.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.941ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.994ns  (logic 0.421ns (21.113%)  route 1.573ns (78.887%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 69.309 - 66.666 ) 
    Source Clock Delay      (SCD):    7.930ns = ( 41.263 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.185ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.361ns (routing 0.526ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.482ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.441    39.874    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    39.902 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.361    41.263    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X76Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.342 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.278    41.620    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X74Y139        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    41.766 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.517    42.283    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X72Y139        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123    42.406 f  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.138    42.544    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X72Y136        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    42.617 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.640    43.257    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X67Y139        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.974    68.105    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.129 r  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.180    69.309    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X67Y139        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              5.185    74.494    
                         clock uncertainty           -0.235    74.259    
    SLICE_X67Y139        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    74.198    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         74.198    
                         arrival time                         -43.257    
  -------------------------------------------------------------------
                         slack                                 30.941    

Slack (MET) :             31.044ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.892ns  (logic 0.421ns (22.252%)  route 1.471ns (77.748%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 69.309 - 66.666 ) 
    Source Clock Delay      (SCD):    7.930ns = ( 41.263 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.185ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.361ns (routing 0.526ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.482ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.441    39.874    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    39.902 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.361    41.263    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X76Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.342 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.278    41.620    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X74Y139        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    41.766 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.517    42.283    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X72Y139        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123    42.406 f  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.138    42.544    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X72Y136        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    42.617 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.538    43.155    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X66Y139        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.974    68.105    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.129 r  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.180    69.309    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X66Y139        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              5.185    74.494    
                         clock uncertainty           -0.235    74.259    
    SLICE_X66Y139        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    74.199    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         74.199    
                         arrival time                         -43.155    
  -------------------------------------------------------------------
                         slack                                 31.044    

Slack (MET) :             31.046ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.898ns  (logic 0.421ns (22.181%)  route 1.477ns (77.819%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 69.318 - 66.666 ) 
    Source Clock Delay      (SCD):    7.930ns = ( 41.263 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.185ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.361ns (routing 0.526ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.482ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.441    39.874    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    39.902 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.361    41.263    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X76Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.342 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.278    41.620    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X74Y139        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    41.766 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.517    42.283    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X72Y139        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123    42.406 f  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.138    42.544    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X72Y136        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    42.617 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.544    43.161    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X65Y136        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.974    68.105    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.129 r  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.189    69.318    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X65Y136        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              5.185    74.503    
                         clock uncertainty           -0.235    74.268    
    SLICE_X65Y136        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    74.207    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         74.207    
                         arrival time                         -43.161    
  -------------------------------------------------------------------
                         slack                                 31.046    

Slack (MET) :             31.046ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.898ns  (logic 0.421ns (22.181%)  route 1.477ns (77.819%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 69.317 - 66.666 ) 
    Source Clock Delay      (SCD):    7.930ns = ( 41.263 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.185ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.361ns (routing 0.526ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.482ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.441    39.874    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    39.902 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.361    41.263    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X76Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.342 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.278    41.620    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X74Y139        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    41.766 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.517    42.283    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X72Y139        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123    42.406 f  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.138    42.544    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X72Y136        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    42.617 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.544    43.161    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X66Y136        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.974    68.105    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.129 r  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.188    69.317    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X66Y136        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              5.185    74.502    
                         clock uncertainty           -0.235    74.267    
    SLICE_X66Y136        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    74.207    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         74.207    
                         arrival time                         -43.161    
  -------------------------------------------------------------------
                         slack                                 31.046    

Slack (MET) :             31.079ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.861ns  (logic 0.421ns (22.622%)  route 1.440ns (77.378%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 69.313 - 66.666 ) 
    Source Clock Delay      (SCD):    7.930ns = ( 41.263 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.185ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.361ns (routing 0.526ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.482ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.441    39.874    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    39.902 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.361    41.263    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X76Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.342 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.278    41.620    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X74Y139        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    41.766 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.517    42.283    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X72Y139        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123    42.406 f  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.138    42.544    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X72Y136        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    42.617 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.507    43.124    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X66Y135        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.974    68.105    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.129 r  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.184    69.313    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X66Y135        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              5.185    74.498    
                         clock uncertainty           -0.235    74.263    
    SLICE_X66Y135        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    74.203    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         74.203    
                         arrival time                         -43.124    
  -------------------------------------------------------------------
                         slack                                 31.079    

Slack (MET) :             31.079ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.861ns  (logic 0.421ns (22.622%)  route 1.440ns (77.378%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 69.313 - 66.666 ) 
    Source Clock Delay      (SCD):    7.930ns = ( 41.263 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.185ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.361ns (routing 0.526ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.482ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.441    39.874    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    39.902 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.361    41.263    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X76Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.342 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.278    41.620    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X74Y139        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    41.766 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.517    42.283    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X72Y139        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123    42.406 f  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.138    42.544    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X72Y136        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    42.617 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.507    43.124    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X66Y135        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.974    68.105    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.129 r  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.184    69.313    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X66Y135        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              5.185    74.498    
                         clock uncertainty           -0.235    74.263    
    SLICE_X66Y135        FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    74.203    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         74.203    
                         arrival time                         -43.124    
  -------------------------------------------------------------------
                         slack                                 31.079    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.859ns  (logic 0.421ns (22.647%)  route 1.438ns (77.353%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 69.313 - 66.666 ) 
    Source Clock Delay      (SCD):    7.930ns = ( 41.263 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.185ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.361ns (routing 0.526ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.482ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.441    39.874    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    39.902 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.361    41.263    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X76Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.342 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.278    41.620    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X74Y139        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    41.766 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.517    42.283    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X72Y139        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123    42.406 f  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.138    42.544    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X72Y136        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    42.617 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.505    43.122    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X66Y135        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.974    68.105    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.129 r  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.184    69.313    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X66Y135        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              5.185    74.498    
                         clock uncertainty           -0.235    74.263    
    SLICE_X66Y135        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    74.203    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         74.203    
                         arrival time                         -43.122    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.859ns  (logic 0.421ns (22.647%)  route 1.438ns (77.353%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 69.313 - 66.666 ) 
    Source Clock Delay      (SCD):    7.930ns = ( 41.263 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.185ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.361ns (routing 0.526ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.482ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.441    39.874    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    39.902 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.361    41.263    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X76Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.342 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.278    41.620    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X74Y139        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    41.766 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.517    42.283    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X72Y139        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123    42.406 f  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.138    42.544    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X72Y136        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    42.617 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.505    43.122    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X66Y135        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.974    68.105    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.129 r  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.184    69.313    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X66Y135        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              5.185    74.498    
                         clock uncertainty           -0.235    74.263    
    SLICE_X66Y135        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    74.203    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         74.203    
                         arrival time                         -43.122    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.081ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.859ns  (logic 0.421ns (22.647%)  route 1.438ns (77.353%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 69.313 - 66.666 ) 
    Source Clock Delay      (SCD):    7.930ns = ( 41.263 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.185ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.361ns (routing 0.526ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.482ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.441    39.874    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    39.902 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.361    41.263    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X76Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.342 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.278    41.620    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X74Y139        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    41.766 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.517    42.283    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X72Y139        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123    42.406 f  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.138    42.544    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X72Y136        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073    42.617 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.505    43.122    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X66Y135        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.974    68.105    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.129 r  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.184    69.313    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X66Y135        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              5.185    74.498    
                         clock uncertainty           -0.235    74.263    
    SLICE_X66Y135        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    74.203    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         74.203    
                         arrival time                         -43.122    
  -------------------------------------------------------------------
                         slack                                 31.081    

Slack (MET) :             31.258ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.679ns  (logic 0.458ns (27.278%)  route 1.221ns (72.722%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 69.310 - 66.666 ) 
    Source Clock Delay      (SCD):    7.930ns = ( 41.263 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.185ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.361ns (routing 0.526ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.482ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.441    39.874    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    39.902 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.361    41.263    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X76Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    41.342 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.278    41.620    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X74Y139        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146    41.766 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.517    42.283    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X72Y139        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123    42.406 f  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.145    42.551    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X72Y136        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110    42.661 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.281    42.942    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X72Y135        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    66.666 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.974    68.105    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.129 r  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          1.181    69.310    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X72Y135        FDCE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              5.185    74.495    
                         clock uncertainty           -0.235    74.260    
    SLICE_X72Y135        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    74.200    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         74.200    
                         arrival time                         -42.942    
  -------------------------------------------------------------------
                         slack                                 31.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.080ns (58.394%)  route 0.057ns (41.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.982ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    4.978ns
  Clock Net Delay (Source):      0.754ns (routing 0.290ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.855ns (routing 0.320ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.762     1.227    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.244 r  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.754     1.998    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X75Y135        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y135        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.039 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.051     2.090    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X75Y135        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     2.129 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     2.135    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X75Y135        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.008     6.108    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.127 r  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.855     6.982    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X75Y135        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -4.978     2.004    
    SLICE_X75Y135        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.051    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.259ns  (logic 0.087ns (33.591%)  route 0.172ns (66.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.985ns = ( 40.318 - 33.333 ) 
    Source Clock Delay      (SCD):    2.000ns = ( 35.333 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.979ns
  Clock Net Delay (Source):      0.756ns (routing 0.290ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.858ns (routing 0.320ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.762    34.560    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    34.577 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.756    35.333    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X76Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    35.372 f  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.066    35.438    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X76Y137        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048    35.486 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.106    35.592    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X76Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.008    39.441    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    39.460 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.858    40.318    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X76Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -4.979    35.339    
    SLICE_X76Y137        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046    35.385    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -35.385    
                         arrival time                          35.592    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.271ns  (logic 0.089ns (32.841%)  route 0.182ns (67.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns = ( 40.317 - 33.333 ) 
    Source Clock Delay      (SCD):    2.008ns = ( 35.341 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.936ns
  Clock Net Delay (Source):      0.764ns (routing 0.290ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.320ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.762    34.560    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    34.577 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.764    35.341    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X75Y136        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    35.380 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.056    35.436    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X75Y136        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    35.486 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.126    35.612    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X74Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.008    39.441    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    39.460 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.857    40.317    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X74Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -4.936    35.381    
    SLICE_X74Y137        FDCE (Hold_AFF2_SLICEL_C_CE)
                                                     -0.007    35.374    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -35.374    
                         arrival time                          35.612    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.271ns  (logic 0.089ns (32.841%)  route 0.182ns (67.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns = ( 40.317 - 33.333 ) 
    Source Clock Delay      (SCD):    2.008ns = ( 35.341 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.936ns
  Clock Net Delay (Source):      0.764ns (routing 0.290ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.320ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.762    34.560    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    34.577 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.764    35.341    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X75Y136        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    35.380 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.056    35.436    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X75Y136        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    35.486 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.126    35.612    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X74Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.008    39.441    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    39.460 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.857    40.317    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X74Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -4.936    35.381    
    SLICE_X74Y137        FDCE (Hold_AFF_SLICEL_C_CE)
                                                     -0.008    35.373    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -35.373    
                         arrival time                          35.612    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.271ns  (logic 0.089ns (32.841%)  route 0.182ns (67.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.984ns = ( 40.317 - 33.333 ) 
    Source Clock Delay      (SCD):    2.008ns = ( 35.341 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.936ns
  Clock Net Delay (Source):      0.764ns (routing 0.290ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.320ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.762    34.560    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    34.577 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.764    35.341    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X75Y136        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    35.380 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.056    35.436    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X75Y136        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    35.486 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.126    35.612    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X74Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.008    39.441    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    39.460 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.857    40.317    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X74Y137        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -4.936    35.381    
    SLICE_X74Y137        FDCE (Hold_BFF_SLICEL_C_CE)
                                                     -0.008    35.373    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -35.373    
                         arrival time                          35.612    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.340ns  (logic 0.089ns (26.176%)  route 0.251ns (73.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.980ns = ( 40.313 - 33.333 ) 
    Source Clock Delay      (SCD):    2.008ns = ( 35.341 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.966ns
  Clock Net Delay (Source):      0.764ns (routing 0.290ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.320ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.762    34.560    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    34.577 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.764    35.341    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X75Y136        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    35.380 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.056    35.436    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X75Y136        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    35.486 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.195    35.681    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X75Y138        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.008    39.441    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    39.460 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.853    40.313    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X75Y138        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -4.966    35.347    
    SLICE_X75Y138        FDCE (Hold_AFF2_SLICEL_C_CE)
                                                     -0.007    35.340    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -35.340    
                         arrival time                          35.681    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.340ns  (logic 0.089ns (26.176%)  route 0.251ns (73.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.980ns = ( 40.313 - 33.333 ) 
    Source Clock Delay      (SCD):    2.008ns = ( 35.341 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.966ns
  Clock Net Delay (Source):      0.764ns (routing 0.290ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.320ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.762    34.560    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    34.577 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.764    35.341    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X75Y136        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    35.380 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.056    35.436    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X75Y136        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    35.486 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.195    35.681    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X75Y138        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.008    39.441    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    39.460 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.853    40.313    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X75Y138        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -4.966    35.347    
    SLICE_X75Y138        FDCE (Hold_AFF_SLICEL_C_CE)
                                                     -0.008    35.339    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -35.339    
                         arrival time                          35.681    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.366ns  (logic 0.089ns (24.317%)  route 0.277ns (75.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.988ns = ( 40.321 - 33.333 ) 
    Source Clock Delay      (SCD):    2.008ns = ( 35.341 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.966ns
  Clock Net Delay (Source):      0.764ns (routing 0.290ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.320ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.762    34.560    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    34.577 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.764    35.341    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X75Y136        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    35.380 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.056    35.436    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X75Y136        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    35.486 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.221    35.707    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X75Y139        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.008    39.441    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    39.460 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.861    40.321    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X75Y139        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -4.966    35.355    
    SLICE_X75Y139        FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007    35.348    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -35.348    
                         arrival time                          35.707    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.366ns  (logic 0.089ns (24.317%)  route 0.277ns (75.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.988ns = ( 40.321 - 33.333 ) 
    Source Clock Delay      (SCD):    2.008ns = ( 35.341 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.966ns
  Clock Net Delay (Source):      0.764ns (routing 0.290ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.320ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.762    34.560    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    34.577 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.764    35.341    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X75Y136        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    35.380 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.056    35.436    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X75Y136        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    35.486 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.221    35.707    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X75Y139        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.008    39.441    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    39.460 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.861    40.321    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X75Y139        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -4.966    35.355    
    SLICE_X75Y139        FDCE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008    35.347    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -35.347    
                         arrival time                          35.707    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.366ns  (logic 0.089ns (24.317%)  route 0.277ns (75.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.988ns = ( 40.321 - 33.333 ) 
    Source Clock Delay      (SCD):    2.008ns = ( 35.341 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.966ns
  Clock Net Delay (Source):      0.764ns (routing 0.290ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.861ns (routing 0.320ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.762    34.560    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    34.577 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.764    35.341    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X75Y136        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    35.380 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.056    35.436    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X75Y136        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    35.486 r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.221    35.707    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X75Y139        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.333 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.008    39.441    Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    39.460 f  Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=39, routed)          0.861    40.321    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X75Y139        FDCE                                         r  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -4.966    35.355    
    SLICE_X75Y139        FDCE (Hold_FFF_SLICEL_C_CE)
                                                     -0.008    35.347    Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -35.347    
                         arrival time                          35.707    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { Kintex_Golden_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         66.666      65.376     BUFGCE_X0Y56   Kintex_Golden_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X75Y140  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X75Y140  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X76Y137  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X75Y139  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X75Y139  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X74Y137  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X75Y138  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X75Y138  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X75Y139  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y140  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y140  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X76Y137  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y139  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y139  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X74Y137  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y138  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y138  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y139  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X74Y137  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y140  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y140  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y139  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y139  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X74Y137  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y136  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y136  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y136  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y136  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X75Y139  Kintex_Golden_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.081ns (3.526%)  route 2.216ns (96.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 5.707 - 4.000 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.635ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.577ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.718     1.961    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X72Y25         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y25         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.042 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[5]/Q
                         net (fo=6, routed)           2.216     4.258    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_2[5]
    RAMB36_X4Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.494     5.707    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/CLK_CORECLK
    RAMB36_X4Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKBWRCLK
                         clock pessimism              0.147     5.854    
                         clock uncertainty           -0.046     5.808    
    RAMB36_X4Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.303     5.505    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.505    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.079ns (3.617%)  route 2.105ns (96.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 5.842 - 4.000 ) 
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.635ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.577ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.718     1.961    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X72Y25         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y25         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.040 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[0]/Q
                         net (fo=6, routed)           2.105     4.145    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_1[0]
    RAMB36_X3Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.629     5.842    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/CLK_CORECLK
    RAMB36_X3Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.147     5.989    
                         clock uncertainty           -0.046     5.943    
    RAMB36_X3Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.285     5.658    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.658    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[140]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.080ns (3.152%)  route 2.458ns (96.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 5.713 - 4.000 ) 
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.651ns (routing 0.635ns, distribution 1.016ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.577ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.651     1.894    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X45Y22         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     1.974 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[140]/Q
                         net (fo=1, routed)           2.458     4.432    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/mi_rx_completion_ram_read_data0[140]
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[140]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.500     5.713    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.145     5.858    
                         clock uncertainty           -0.046     5.811    
    PCIE40E4_X1Y0        PCIE40E4 (Setup_PCIE40E4_CORECLK_MIRXCOMPLETIONRAMREADDATA0[140])
                                                      0.160     5.971    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                          5.971    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.078ns (3.807%)  route 1.971ns (96.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 5.844 - 4.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.635ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.577ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.737     1.980    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X73Y23         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.058 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[8]/Q
                         net (fo=6, routed)           1.971     4.029    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_2[8]
    RAMB36_X3Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.631     5.844    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/CLK_CORECLK
    RAMB36_X3Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKBWRCLK
                         clock pessimism              0.147     5.991    
                         clock uncertainty           -0.046     5.945    
    RAMB36_X3Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     5.616    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.616    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.076ns (3.680%)  route 1.989ns (96.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 5.842 - 4.000 ) 
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.635ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.577ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.750     1.993    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X73Y20         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y20         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.069 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[5]/Q
                         net (fo=6, routed)           1.989     4.058    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_1[5]
    RAMB36_X3Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.629     5.842    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/CLK_CORECLK
    RAMB36_X3Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.147     5.989    
                         clock uncertainty           -0.046     5.943    
    RAMB36_X3Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294     5.649    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -4.058    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.079ns (3.876%)  route 1.959ns (96.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 5.844 - 4.000 ) 
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.635ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.577ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.750     1.993    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X73Y20         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y20         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.072 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.waddr0_reg[0]/Q
                         net (fo=6, routed)           1.959     4.031    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_2[0]
    RAMB36_X3Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.631     5.844    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/CLK_CORECLK
    RAMB36_X3Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKBWRCLK
                         clock pessimism              0.147     5.991    
                         clock uncertainty           -0.046     5.945    
    RAMB36_X3Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287     5.658    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.658    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.077ns (4.031%)  route 1.833ns (95.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 5.696 - 4.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.635ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.577ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.736     1.979    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X73Y31         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.056 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[6]/Q
                         net (fo=6, routed)           1.833     3.889    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_2[6]
    RAMB36_X4Y7          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.483     5.696    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/CLK_CORECLK
    RAMB36_X4Y7          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.147     5.843    
                         clock uncertainty           -0.046     5.797    
    RAMB36_X4Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279     5.518    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.077ns (3.837%)  route 1.930ns (96.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 5.842 - 4.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.737ns (routing 0.635ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.577ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.737     1.980    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X73Y23         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y23         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.057 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr0_reg[1]/Q
                         net (fo=6, routed)           1.930     3.987    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_1[1]
    RAMB36_X3Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.629     5.842    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/CLK_CORECLK
    RAMB36_X3Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.147     5.989    
                         clock uncertainty           -0.046     5.943    
    RAMB36_X3Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.267     5.676    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -3.987    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.167ns (8.388%)  route 1.824ns (91.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 5.842 - 4.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.635ns, distribution 1.140ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.577ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.775     2.018    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X76Y20         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y20         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.097 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg/Q
                         net (fo=13, routed)          0.515     2.612    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/pwropt
    SLICE_X72Y21         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.700 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_REGCEAREGCE_cooolgate_en_gate_5/O
                         net (fo=1, routed)           1.309     4.009    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X3Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.629     5.842    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/CLK_CORECLK
    RAMB36_X3Y4          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.147     5.989    
                         clock uncertainty           -0.046     5.943    
    RAMB36_X3Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_REGCEAREGCE)
                                                     -0.233     5.710    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.710    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.077ns (4.224%)  route 1.746ns (95.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 5.690 - 4.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.635ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.577ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.736     1.979    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X73Y31         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.056 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TORDPIPELINE.raddr1_reg[6]/Q
                         net (fo=6, routed)           1.746     3.802    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_2[6]
    RAMB36_X4Y6          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.477     5.690    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/CLK_CORECLK
    RAMB36_X4Y6          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.147     5.837    
                         clock uncertainty           -0.046     5.791    
    RAMB36_X4Y6          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279     5.512    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          5.512    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                  1.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.059ns (30.570%)  route 0.134ns (69.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.548ns (routing 0.577ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.635ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.548     1.761    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X73Y45         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.820 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[76]/Q
                         net (fo=1, routed)           0.134     1.954    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_1[76]
    RAMB36_X5Y9          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.879     2.122    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK_CORECLK
    RAMB36_X5Y9          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.150     1.972    
    RAMB36_X5Y9          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[12])
                                                     -0.028     1.944    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata1_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA1[65]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.058ns (10.964%)  route 0.471ns (89.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.571ns (routing 0.577ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.635ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.571     1.784    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X77Y35         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata1_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y35         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.842 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata1_reg[65]/Q
                         net (fo=1, routed)           0.471     2.313    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/mi_rx_completion_ram_read_data1[65]
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA1[65]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     1.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.147     1.805    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_MIRXCOMPLETIONRAMREADDATA1[65])
                                                      0.498     2.303    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[49]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.060ns (10.526%)  route 0.510ns (89.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.534ns (routing 0.577ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.635ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.534     1.747    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X72Y22         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y22         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.807 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[49]/Q
                         net (fo=1, routed)           0.510     2.317    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/mi_rx_completion_ram_read_data0[49]
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[49]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     1.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.147     1.805    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_MIRXCOMPLETIONRAMREADDATA0[49])
                                                      0.502     2.307    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINADIN[11]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.059ns (31.217%)  route 0.130ns (68.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.590ns (routing 0.577ns, distribution 1.013ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.635ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.590     1.803    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X75Y57         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.862 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata1_reg[75]/Q
                         net (fo=1, routed)           0.130     1.992    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst_2[75]
    RAMB36_X6Y11         RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/DINADIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.916     2.159    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK_CORECLK
    RAMB36_X6Y11         RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.150     2.009    
    RAMB36_X6Y11         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[11])
                                                     -0.028     1.981    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINADIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.549ns (routing 0.577ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.635ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.549     1.762    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/CLK_CORECLK
    SLICE_X73Y48         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.820 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/TOWRPIPELINE.wdata0_reg[87]/Q
                         net (fo=1, routed)           0.135     1.955    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_1[87]
    RAMB36_X5Y9          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/DINADIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.879     2.122    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/CLK_CORECLK
    RAMB36_X5Y9          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.150     1.972    
    RAMB36_X5Y9          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[23])
                                                     -0.028     1.944    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIREPLAYRAMREADDATA1[4]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.059ns (10.747%)  route 0.490ns (89.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.527ns (routing 0.577ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.635ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.527     1.740    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X71Y11         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.799 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/FRMRAMPIPELINE.reg_rdata_reg[132]/Q
                         net (fo=1, routed)           0.490     2.289    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/mi_replay_ram_read_data1[4]
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIREPLAYRAMREADDATA1[4]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     1.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.147     1.805    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_MIREPLAYRAMREADDATA1[4])
                                                      0.473     2.278    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[246]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.059ns (32.778%)  route 0.121ns (67.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.551ns (routing 0.577ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.635ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.551     1.764    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X73Y15         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[246]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.823 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[246]/Q
                         net (fo=1, routed)           0.121     1.944    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[246]
    RAMB36_X5Y3          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/DINBDIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.867     2.110    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X5Y3          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.150     1.960    
    RAMB36_X5Y3          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[22])
                                                     -0.028     1.932    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[183]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/DINBDIN[23]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.059ns (29.949%)  route 0.138ns (70.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.549ns (routing 0.577ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.635ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.549     1.762    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/CLK_CORECLK
    SLICE_X73Y17         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[183]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y17         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.821 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/TORAMPIPELINE.wdata_reg[183]/Q
                         net (fo=1, routed)           0.138     1.959    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst_0[183]
    RAMB36_X5Y2          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/DINBDIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.882     2.125    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/CLK_CORECLK
    RAMB36_X5Y2          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.150     1.975    
    RAMB36_X5Y2          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[23])
                                                     -0.028     1.947    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.057ns (29.082%)  route 0.139ns (70.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.534ns (routing 0.577ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.635ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.534     1.747    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X73Y26         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y26         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.804 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/TOWRPIPELINE.wdata0_reg[2]/Q
                         net (fo=2, routed)           0.139     1.943    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst_3[2]
    RAMB36_X5Y5          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.866     2.109    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/CLK_CORECLK
    RAMB36_X5Y5          RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                         clock pessimism             -0.150     1.959    
    RAMB36_X5Y5          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[2])
                                                     -0.028     1.931    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[72]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.059ns (11.569%)  route 0.451ns (88.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.586ns (routing 0.577ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.635ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.586     1.799    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/CLK_CORECLK
    SLICE_X77Y21         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y21         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.858 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/FRMRDPIPELINE.reg_rdata0_reg[72]/Q
                         net (fo=1, routed)           0.451     2.309    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/mi_rx_completion_ram_read_data0[72]
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MIRXCOMPLETIONRAMREADDATA0[72]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     1.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism             -0.147     1.805    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_MIRXCOMPLETIONRAMREADDATA0[72])
                                                      0.492     2.297    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                                Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE40E4/PIPECLK                       n/a               4.000         4.000       0.000      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
Min Period        n/a     PCIE40E4/CORECLK                       n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
Min Period        n/a     PCIE40E4/CORECLKMIREPLAYRAM0           n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM0
Min Period        n/a     PCIE40E4/CORECLKMIREPLAYRAM1           n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM1
Min Period        n/a     PCIE40E4/CORECLKMIRXCOMPLETIONRAM0     n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM0
Min Period        n/a     PCIE40E4/CORECLKMIRXCOMPLETIONRAM1     n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM1
Min Period        n/a     PCIE40E4/CORECLKMIRXPOSTEDREQUESTRAM0  n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM0
Min Period        n/a     PCIE40E4/CORECLKMIRXPOSTEDREQUESTRAM1  n/a               2.000         4.000       2.000      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM1
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK                 n/a               1.954         4.000       2.046      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2                n/a               1.954         4.000       2.046      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK                     n/a               0.542         2.000       1.458      RAMB36_X6Y13        Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK                     n/a               0.542         2.000       1.458      RAMB36_X5Y0         Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst/CLKARDCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK                 n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2                n/a               0.880         2.000       1.120      GTHE4_CHANNEL_X0Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK                     n/a               0.542         2.000       1.458      RAMB36_X6Y13        Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK                     n/a               0.542         2.000       1.458      RAMB36_X5Y1         Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
Max Skew          Fast    PCIE40E4/CORECLKMIREPLAYRAM0           PCIE40E4/CORECLK  0.281         0.079       0.202      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM0
Max Skew          Fast    PCIE40E4/CORECLKMIREPLAYRAM1           PCIE40E4/CORECLK  0.281         0.077       0.204      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM1
Max Skew          Fast    PCIE40E4/PIPECLK                       PCIE40E4/CORECLK  0.357         0.149       0.208      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PIPECLK
Max Skew          Fast    PCIE40E4/CORECLKMIRXCOMPLETIONRAM0     PCIE40E4/CORECLK  0.281         0.067       0.214      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM0
Max Skew          Fast    PCIE40E4/CORECLKMIRXCOMPLETIONRAM1     PCIE40E4/CORECLK  0.281         0.052       0.229      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM1
Max Skew          Fast    PCIE40E4/CORECLKMIRXPOSTEDREQUESTRAM0  PCIE40E4/CORECLK  0.281         0.044       0.237      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM0
Max Skew          Fast    PCIE40E4/CORECLKMIRXPOSTEDREQUESTRAM1  PCIE40E4/CORECLK  0.281         0.038       0.243      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXPOSTEDREQUESTRAM1
Max Skew          Slow    PCIE40E4/CORECLKMIREPLAYRAM0           PCIE40E4/CORECLK  0.436         0.144       0.292      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM0
Max Skew          Slow    PCIE40E4/CORECLKMIREPLAYRAM1           PCIE40E4/CORECLK  0.436         0.140       0.296      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIREPLAYRAM1
Max Skew          Slow    PCIE40E4/CORECLKMIRXCOMPLETIONRAM0     PCIE40E4/CORECLK  0.436         0.117       0.319      PCIE40E4_X1Y0       Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLKMIRXCOMPLETIONRAM0



---------------------------------------------------------------------------------------------------
From Clock:  axi_bram_ctrl_0_BRAM_PORTA1_CLK
  To Clock:  axi_bram_ctrl_0_BRAM_PORTA1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 0.547ns (11.255%)  route 4.313ns (88.745%))
  Logic Levels:           5  (CARRY8=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns = ( 9.826 - 8.000 ) 
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.638ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.613ns (routing 0.580ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.774     2.017    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X66Y128        FDRE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.096 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=58, routed)          0.997     3.093    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X69Y122        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     3.240 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.007     3.247    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_28
    SLICE_X69Y122        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.400 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.426    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X69Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.441 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.467    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X69Y124        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.083     3.550 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[1]
                         net (fo=35, routed)          0.488     4.038    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X65Y121        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.070     4.108 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.769     6.877    Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X3Y23         RAMB36E2                                     r  Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.613     9.826    Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y23         RAMB36E2                                     r  Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.088     9.914    
                         clock uncertainty           -0.046     9.868    
    RAMB36_X3Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     9.539    Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.539    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.478ns (29.209%)  route 3.582ns (70.791%))
  Logic Levels:           17  (LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 9.735 - 8.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.638ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.580ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.655     1.898    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X50Y51         FDSE                                         r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.974 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.249     2.223    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X49Y52         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     2.360 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.166     2.526    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X49Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.578 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.107     2.685    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X50Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.737 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.051     2.788    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X50Y52         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.889 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=12, routed)          0.101     2.990    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X50Y51         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     3.043 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.427     3.470    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X62Y66         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     3.521 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.136     3.657    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3_n_0
    SLICE_X62Y66         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     3.695 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.143     3.838    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X63Y68         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.948 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.452     4.400    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X66Y89         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.451 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.161     4.612    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_1
    SLICE_X66Y90         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.663 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.134     4.797    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9_n_0
    SLICE_X66Y93         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.833 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.094     4.927    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_n_0
    SLICE_X66Y91         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.017 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.283     5.300    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X68Y87         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     5.368 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.150     5.518    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X69Y87         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.654 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=1, routed)           0.162     5.816    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_DP_WVALID_i_reg[0]
    SLICE_X69Y87         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     5.889 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.234     6.123    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X69Y83         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     6.288 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.246     6.534    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out__2
    SLICE_X71Y82         LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.138     6.672 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.286     6.958    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0
    SLICE_X72Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.522     9.735    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X72Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[57]/C
                         clock pessimism              0.092     9.827    
                         clock uncertainty           -0.046     9.781    
    SLICE_X72Y82         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     9.721    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[57]
  -------------------------------------------------------------------
                         required time                          9.721    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.478ns (29.209%)  route 3.582ns (70.791%))
  Logic Levels:           17  (LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 9.735 - 8.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.638ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.580ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.655     1.898    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X50Y51         FDSE                                         r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.974 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.249     2.223    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X49Y52         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     2.360 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.166     2.526    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X49Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.578 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.107     2.685    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X50Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.737 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.051     2.788    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X50Y52         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.889 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=12, routed)          0.101     2.990    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X50Y51         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     3.043 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.427     3.470    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X62Y66         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     3.521 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.136     3.657    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3_n_0
    SLICE_X62Y66         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     3.695 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.143     3.838    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X63Y68         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.948 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.452     4.400    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X66Y89         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.451 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.161     4.612    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_1
    SLICE_X66Y90         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.663 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.134     4.797    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9_n_0
    SLICE_X66Y93         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.833 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.094     4.927    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_n_0
    SLICE_X66Y91         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.017 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.283     5.300    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X68Y87         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     5.368 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.150     5.518    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X69Y87         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.654 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=1, routed)           0.162     5.816    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_DP_WVALID_i_reg[0]
    SLICE_X69Y87         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     5.889 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.234     6.123    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X69Y83         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     6.288 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.246     6.534    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out__2
    SLICE_X71Y82         LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.138     6.672 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.286     6.958    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0
    SLICE_X72Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.522     9.735    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X72Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]/C
                         clock pessimism              0.092     9.827    
                         clock uncertainty           -0.046     9.781    
    SLICE_X72Y82         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     9.721    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[59]
  -------------------------------------------------------------------
                         required time                          9.721    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.478ns (29.209%)  route 3.582ns (70.791%))
  Logic Levels:           17  (LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 9.735 - 8.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.638ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.580ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.655     1.898    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X50Y51         FDSE                                         r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.974 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.249     2.223    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X49Y52         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     2.360 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.166     2.526    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X49Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.578 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.107     2.685    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X50Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.737 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.051     2.788    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X50Y52         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.889 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=12, routed)          0.101     2.990    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X50Y51         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     3.043 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.427     3.470    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X62Y66         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     3.521 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.136     3.657    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3_n_0
    SLICE_X62Y66         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     3.695 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.143     3.838    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X63Y68         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.948 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.452     4.400    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X66Y89         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.451 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.161     4.612    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_1
    SLICE_X66Y90         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.663 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.134     4.797    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9_n_0
    SLICE_X66Y93         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.833 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.094     4.927    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_n_0
    SLICE_X66Y91         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.017 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.283     5.300    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X68Y87         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     5.368 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.150     5.518    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X69Y87         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.654 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=1, routed)           0.162     5.816    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_DP_WVALID_i_reg[0]
    SLICE_X69Y87         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     5.889 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.234     6.123    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X69Y83         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     6.288 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.246     6.534    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out__2
    SLICE_X71Y82         LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.138     6.672 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.286     6.958    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0
    SLICE_X72Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.522     9.735    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X72Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]/C
                         clock pessimism              0.092     9.827    
                         clock uncertainty           -0.046     9.781    
    SLICE_X72Y82         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     9.721    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[60]
  -------------------------------------------------------------------
                         required time                          9.721    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.478ns (29.209%)  route 3.582ns (70.791%))
  Logic Levels:           17  (LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 9.735 - 8.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.638ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.580ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.655     1.898    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X50Y51         FDSE                                         r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.974 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.249     2.223    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X49Y52         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     2.360 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.166     2.526    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X49Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.578 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.107     2.685    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X50Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.737 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.051     2.788    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X50Y52         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.889 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=12, routed)          0.101     2.990    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X50Y51         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     3.043 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.427     3.470    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X62Y66         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     3.521 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.136     3.657    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3_n_0
    SLICE_X62Y66         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     3.695 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.143     3.838    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X63Y68         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.948 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.452     4.400    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X66Y89         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.451 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.161     4.612    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_1
    SLICE_X66Y90         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.663 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.134     4.797    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9_n_0
    SLICE_X66Y93         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.833 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.094     4.927    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_n_0
    SLICE_X66Y91         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.017 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.283     5.300    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X68Y87         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     5.368 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.150     5.518    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X69Y87         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.654 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=1, routed)           0.162     5.816    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_DP_WVALID_i_reg[0]
    SLICE_X69Y87         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     5.889 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.234     6.123    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X69Y83         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     6.288 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.246     6.534    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out__2
    SLICE_X71Y82         LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.138     6.672 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.286     6.958    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0
    SLICE_X72Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.522     9.735    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X72Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]/C
                         clock pessimism              0.092     9.827    
                         clock uncertainty           -0.046     9.781    
    SLICE_X72Y82         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     9.721    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[62]
  -------------------------------------------------------------------
                         required time                          9.721    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.167ns (23.948%)  route 3.706ns (76.052%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 9.818 - 8.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.638ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.580ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.655     1.898    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X50Y51         FDSE                                         r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.974 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.249     2.223    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X49Y52         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     2.360 f  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.166     2.526    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X49Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.578 f  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.107     2.685    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X50Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.737 f  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.051     2.788    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X50Y52         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.889 f  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=12, routed)          0.101     2.990    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X50Y51         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     3.043 f  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.427     3.470    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X62Y66         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     3.521 f  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.136     3.657    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3_n_0
    SLICE_X62Y66         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     3.695 f  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.143     3.838    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X63Y68         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.948 f  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.452     4.400    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X66Y89         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     4.465 f  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.182     4.647    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/wr_tmp_wready[0]
    SLICE_X66Y90         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     4.682 f  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.138     4.820    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_12_n_0
    SLICE_X66Y93         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.051     4.871 f  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.178     5.049    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_7_n_0
    SLICE_X66Y90         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     5.085 f  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.089     5.174    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X67Y90         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     5.242 f  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=15, routed)          0.648     5.890    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/m_axib_wready
    SLICE_X76Y76         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     6.000 f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/mi_h2c_wr_brg_dat\\.radr[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.177     6.177    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/master_wdataRdEn
    SLICE_X76Y76         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     6.274 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/mi_h2c_wr_brg_dat\\.radr[8]_INST_0_i_1/O
                         net (fo=2, routed)           0.084     6.358    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/mi_h2c_wr_brg_dat\\.radr[8]_INST_0_i_1_n_0
    SLICE_X76Y77         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     6.393 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/mi_h2c_wr_brg_dat\\.radr[8]_INST_0/O
                         net (fo=2, routed)           0.378     6.771    Kintex_Golden_i/xdma_0/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X6Y15         RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.605     9.818    Kintex_Golden_i/xdma_0/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y15         RAMB36E2                                     r  Kintex_Golden_i/xdma_0/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.092     9.910    
                         clock uncertainty           -0.046     9.864    
    RAMB36_X6Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287     9.577    Kintex_Golden_i/xdma_0/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 0.609ns (12.897%)  route 4.113ns (87.103%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 9.825 - 8.000 ) 
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.638ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.580ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.774     2.017    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X66Y128        FDRE                                         r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.096 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=58, routed)          0.997     3.093    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X69Y122        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     3.240 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.007     3.247    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_28
    SLICE_X69Y122        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.400 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.426    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X69Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     3.519 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[4]
                         net (fo=35, routed)          0.414     3.933    Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_1[0]
    SLICE_X65Y120        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     4.070 r  Kintex_Golden_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.669     6.739    Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X3Y22         RAMB36E2                                     r  Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.612     9.825    Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E2                                     r  Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.088     9.913    
                         clock uncertainty           -0.046     9.867    
    RAMB36_X3Y22         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305     9.562    Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.478ns (29.804%)  route 3.481ns (70.196%))
  Logic Levels:           17  (LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 9.731 - 8.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.638ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.580ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.655     1.898    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X50Y51         FDSE                                         r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.974 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.249     2.223    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X49Y52         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     2.360 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.166     2.526    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X49Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.578 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.107     2.685    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X50Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.737 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.051     2.788    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X50Y52         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.889 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=12, routed)          0.101     2.990    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X50Y51         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     3.043 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.427     3.470    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X62Y66         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     3.521 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.136     3.657    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3_n_0
    SLICE_X62Y66         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     3.695 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.143     3.838    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X63Y68         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.948 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.452     4.400    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X66Y89         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.451 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.161     4.612    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_1
    SLICE_X66Y90         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.663 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.134     4.797    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9_n_0
    SLICE_X66Y93         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.833 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.094     4.927    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_n_0
    SLICE_X66Y91         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.017 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.283     5.300    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X68Y87         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     5.368 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.150     5.518    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X69Y87         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.654 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=1, routed)           0.162     5.816    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_DP_WVALID_i_reg[0]
    SLICE_X69Y87         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     5.889 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.234     6.123    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X69Y83         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     6.288 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.246     6.534    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out__2
    SLICE_X71Y82         LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.138     6.672 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.185     6.857    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0
    SLICE_X71Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.518     9.731    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X71Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]/C
                         clock pessimism              0.092     9.823    
                         clock uncertainty           -0.046     9.777    
    SLICE_X71Y82         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     9.718    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]
  -------------------------------------------------------------------
                         required time                          9.718    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 1.478ns (29.810%)  route 3.480ns (70.190%))
  Logic Levels:           17  (LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 9.731 - 8.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.638ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.580ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.655     1.898    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X50Y51         FDSE                                         r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.974 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.249     2.223    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X49Y52         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     2.360 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.166     2.526    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X49Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.578 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.107     2.685    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X50Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.737 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.051     2.788    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X50Y52         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.889 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=12, routed)          0.101     2.990    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X50Y51         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     3.043 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.427     3.470    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X62Y66         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     3.521 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.136     3.657    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3_n_0
    SLICE_X62Y66         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     3.695 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.143     3.838    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X63Y68         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.948 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.452     4.400    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X66Y89         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.451 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.161     4.612    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_1
    SLICE_X66Y90         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.663 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.134     4.797    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9_n_0
    SLICE_X66Y93         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.833 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.094     4.927    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_n_0
    SLICE_X66Y91         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.017 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.283     5.300    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X68Y87         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     5.368 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.150     5.518    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X69Y87         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.654 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=1, routed)           0.162     5.816    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_DP_WVALID_i_reg[0]
    SLICE_X69Y87         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     5.889 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.234     6.123    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X69Y83         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     6.288 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.246     6.534    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out__2
    SLICE_X71Y82         LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.138     6.672 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.184     6.856    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0
    SLICE_X71Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.518     9.731    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X71Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]/C
                         clock pessimism              0.092     9.823    
                         clock uncertainty           -0.046     9.777    
    SLICE_X71Y82         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     9.717    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[58]
  -------------------------------------------------------------------
                         required time                          9.717    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 1.478ns (29.810%)  route 3.480ns (70.190%))
  Logic Levels:           17  (LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 9.731 - 8.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.638ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.580ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.655     1.898    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X50Y51         FDSE                                         r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.974 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=18, routed)          0.249     2.223    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X49Y52         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.137     2.360 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0/O
                         net (fo=2, routed)           0.166     2.526    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/length_counter_1[3]_i_2__0_n_0
    SLICE_X49Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.578 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           0.107     2.685    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X50Y52         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     2.737 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=2, routed)           0.051     2.788    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X50Y52         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.889 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=12, routed)          0.101     2.990    Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[25]_0
    SLICE_X50Y51         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     3.043 r  Kintex_Golden_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=3, routed)           0.427     3.470    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X62Y66         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     3.521 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.136     3.657    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_3_n_0
    SLICE_X62Y66         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     3.695 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.143     3.838    Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X63Y68         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     3.948 r  Kintex_Golden_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.452     4.400    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X66Y89         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.451 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.161     4.612    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_1
    SLICE_X66Y90         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.663 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.134     4.797    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_9_n_0
    SLICE_X66Y93         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.833 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.094     4.927    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_7_n_0
    SLICE_X66Y91         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     5.017 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.283     5.300    Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X68Y87         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     5.368 r  Kintex_Golden_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=14, routed)          0.150     5.518    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X69Y87         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.136     5.654 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1/O
                         net (fo=1, routed)           0.162     5.816    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_DP_WVALID_i_reg[0]
    SLICE_X69Y87         LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     5.889 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_6/O
                         net (fo=8, routed)           0.234     6.123    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0
    SLICE_X69Y83         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     6.288 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_4/O
                         net (fo=9, routed)           0.246     6.534    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_12_out__2
    SLICE_X71Y82         LUT3 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.138     6.672 r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2/O
                         net (fo=8, routed)           0.184     6.856    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0
    SLICE_X71Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.518     9.731    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]_0
    SLICE_X71Y82         FDRE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]/C
                         clock pessimism              0.092     9.823    
                         clock uncertainty           -0.046     9.777    
    SLICE_X71Y82         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     9.717    Kintex_Golden_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[61]
  -------------------------------------------------------------------
                         required time                          9.717    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  2.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/axi_hwicap_0/U0/ip2bus_data_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.060ns (32.258%)  route 0.126ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.573ns (routing 0.580ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.638ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.573     1.786    Kintex_Golden_i/axi_hwicap_0/U0/s_axi_aclk
    SLICE_X78Y114        FDRE                                         r  Kintex_Golden_i/axi_hwicap_0/U0/ip2bus_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y114        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.846 r  Kintex_Golden_i/axi_hwicap_0/U0/ip2bus_data_i_reg[5]/Q
                         net (fo=1, routed)           0.126     1.972    Kintex_Golden_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[26]
    SLICE_X79Y113        FDRE                                         r  Kintex_Golden_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.800     2.043    Kintex_Golden_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X79Y113        FDRE                                         r  Kintex_Golden_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                         clock pessimism             -0.143     1.900    
    SLICE_X79Y113        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.962    Kintex_Golden_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/end_point.s_axi_ctl_wdata_dma_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/usr_axilt_slv/DAT_FIFO/MemArray_reg_0_3_14_27/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.060ns (28.986%)  route 0.147ns (71.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.576ns (routing 0.580ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.638ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.576     1.789    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/user_clk
    SLICE_X75Y42         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/end_point.s_axi_ctl_wdata_dma_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y42         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.849 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/end_point.s_axi_ctl_wdata_dma_reg[24]/Q
                         net (fo=1, routed)           0.147     1.996    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/usr_axilt_slv/DAT_FIFO/MemArray_reg_0_3_14_27/DIF0
    SLICE_X78Y42         RAMD32                                       r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/usr_axilt_slv/DAT_FIFO/MemArray_reg_0_3_14_27/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.813     2.056    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/usr_axilt_slv/DAT_FIFO/MemArray_reg_0_3_14_27/WCLK
    SLICE_X78Y42         RAMD32                                       r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/usr_axilt_slv/DAT_FIFO/MemArray_reg_0_3_14_27/RAMF/CLK
                         clock pessimism             -0.148     1.908    
    SLICE_X78Y42         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     1.986    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/usr_axilt_slv/DAT_FIFO/MemArray_reg_0_3_14_27/RAMF
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_adr_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.513ns (routing 0.580ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.638ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.513     1.726    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/user_clk
    SLICE_X71Y34         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y34         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.784 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[94]/Q
                         net (fo=1, routed)           0.072     1.856    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_chn_ff_reg[1]_0[53]
    SLICE_X71Y32         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_adr_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.739     1.982    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X71Y32         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_adr_ff_reg[47]/C
                         clock pessimism             -0.198     1.784    
    SLICE_X71Y32         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.846    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_adr_ff_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.058ns (20.495%)  route 0.225ns (79.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      1.443ns (routing 0.580ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.638ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.443     1.656    Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X53Y119        FDRE                                         r  Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.714 r  Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/Q
                         net (fo=4, routed)           0.225     1.939    Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6/DIA
    SLICE_X55Y120        RAMD64E                                      r  Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.699     1.942    Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6/WCLK
    SLICE_X55Y120        RAMD64E                                      r  Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6/RAMA/CLK
                         clock pessimism             -0.088     1.854    
    SLICE_X55Y120        RAMD64E (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.075     1.929    Kintex_Golden_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_6/RAMA
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.506ns (routing 0.580ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.638ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.506     1.719    Kintex_Golden_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X67Y81         FDRE                                         r  Kintex_Golden_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.777 r  Kintex_Golden_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_btt_register_reg[11]/Q
                         net (fo=3, routed)           0.113     1.890    Kintex_Golden_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[11]
    SLICE_X66Y82         FDRE                                         r  Kintex_Golden_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.718     1.961    Kintex_Golden_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X66Y82         FDRE                                         r  Kintex_Golden_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]/C
                         clock pessimism             -0.143     1.818    
    SLICE_X66Y82         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.880    Kintex_Golden_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.555ns (routing 0.580ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.638ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.555     1.768    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y120        FDCE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y120        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.826 r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.135     1.961    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH0
    SLICE_X62Y121        RAMD32                                       r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.819     2.062    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X62Y121        RAMD32                                       r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.196     1.866    
    SLICE_X62Y121        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.951    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.555ns (routing 0.580ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.638ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.555     1.768    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y120        FDCE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y120        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.826 r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.135     1.961    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH0
    SLICE_X62Y121        RAMD32                                       r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.819     2.062    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X62Y121        RAMD32                                       r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.196     1.866    
    SLICE_X62Y121        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.951    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.555ns (routing 0.580ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.638ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.555     1.768    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y120        FDCE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y120        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.826 r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.135     1.961    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH0
    SLICE_X62Y121        RAMD32                                       r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.819     2.062    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X62Y121        RAMD32                                       r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.196     1.866    
    SLICE_X62Y121        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.951    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.555ns (routing 0.580ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.638ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.555     1.768    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y120        FDCE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y120        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.826 r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.135     1.961    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH0
    SLICE_X62Y121        RAMD32                                       r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.819     2.062    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X62Y121        RAMD32                                       r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.196     1.866    
    SLICE_X62Y121        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.951    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Net Delay (Source):      1.555ns (routing 0.580ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.638ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.555     1.768    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y120        FDCE                                         r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y120        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.826 r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=34, routed)          0.135     1.961    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH0
    SLICE_X62Y121        RAMD32                                       r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.819     2.062    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X62Y121        RAMD32                                       r  Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
                         clock pessimism             -0.196     1.866    
    SLICE_X62Y121        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.951    Kintex_Golden_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_bram_ctrl_0_BRAM_PORTA1_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     PCIE40E4/MCAPCLK    n/a            8.000         8.000       0.000      PCIE40E4_X1Y0     Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MCAPCLK
Min Period        n/a     ICAPE3/CLK          n/a            4.875         8.000       3.125      CONFIG_SITE_X0Y0  Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y2       Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y2       Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y5       Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y5       Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y8       Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.pf0_msix_table/msix_ram_gen[1].msix_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y14      Kintex_Golden_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y14      Kintex_Golden_i/xdma_0/inst/ram_top/MASTER_READ_BRAM/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X3Y9       Kintex_Golden_i/xdma_0/inst/ram_top/bridge_ram.SLAVE_WRITE_FIFO/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    ICAPE3/CLK          n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0  Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
Low Pulse Width   Fast    ICAPE3/CLK          n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0  Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y17      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y26      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y33      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y19      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y28      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    ICAPE3/CLK          n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0  Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
High Pulse Width  Fast    ICAPE3/CLK          n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y0  Kintex_Golden_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEXU_ICAP.ICAP_VIRTEXU_I/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y23      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X3Y23      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y32      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y32      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y22      Kintex_Golden_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y2       Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y2       Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.231ns (26.161%)  route 0.652ns (73.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 8.477 - 8.000 ) 
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.574    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X78Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.653 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.176     0.829    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X78Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.981 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.476     1.457    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X80Y12         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.477     8.477    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y12         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.002     8.479    
                         clock uncertainty           -0.046     8.432    
    SLICE_X80Y12         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.372    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  6.915    

Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.231ns (26.161%)  route 0.652ns (73.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 8.477 - 8.000 ) 
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.574    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X78Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.653 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.176     0.829    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X78Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.981 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.476     1.457    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X80Y12         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.477     8.477    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y12         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.002     8.479    
                         clock uncertainty           -0.046     8.432    
    SLICE_X80Y12         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     8.372    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  6.915    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.231ns (27.698%)  route 0.603ns (72.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.574    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X78Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.653 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.176     0.829    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X78Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.981 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.427     1.408    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.002     8.487    
                         clock uncertainty           -0.046     8.440    
    SLICE_X80Y10         FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     8.380    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.231ns (27.698%)  route 0.603ns (72.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.574    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X78Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.653 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.176     0.829    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X78Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.981 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.427     1.408    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.002     8.487    
                         clock uncertainty           -0.046     8.440    
    SLICE_X80Y10         FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     8.380    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.231ns (27.698%)  route 0.603ns (72.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.574    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X78Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.653 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.176     0.829    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X78Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.981 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.427     1.408    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.002     8.487    
                         clock uncertainty           -0.046     8.440    
    SLICE_X80Y10         FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     8.380    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.231ns (27.698%)  route 0.603ns (72.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.485ns = ( 8.485 - 8.000 ) 
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.485ns (routing 0.001ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.574    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X78Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.653 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.176     0.829    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X78Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.981 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.427     1.408    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.485     8.485    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.002     8.487    
                         clock uncertainty           -0.046     8.440    
    SLICE_X80Y10         FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     8.380    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -1.408    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.231ns (28.839%)  route 0.570ns (71.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.574    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X78Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.653 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.176     0.829    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X78Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.981 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.394     1.375    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.002     8.485    
                         clock uncertainty           -0.046     8.438    
    SLICE_X80Y10         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.378    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.231ns (28.839%)  route 0.570ns (71.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.574    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X78Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.653 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.176     0.829    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X78Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.981 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.394     1.375    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.002     8.485    
                         clock uncertainty           -0.046     8.438    
    SLICE_X80Y10         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     8.378    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.231ns (28.839%)  route 0.570ns (71.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.574    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X78Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.653 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.176     0.829    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X78Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.981 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.394     1.375    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.002     8.485    
                         clock uncertainty           -0.046     8.438    
    SLICE_X80Y10         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     8.378    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.231ns (28.839%)  route 0.570ns (71.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.574    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X78Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.653 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.176     0.829    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X78Y7          LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.981 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.394     1.375    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.002     8.485    
                         clock uncertainty           -0.046     8.438    
    SLICE_X80Y10         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     8.378    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  7.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.322ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.322ns (routing 0.001ns, distribution 0.321ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.322     0.322    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X78Y7          FDSE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y7          FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.360 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.063     0.423    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X78Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.370     0.370    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X78Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.042     0.328    
    SLICE_X78Y7          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.375    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns
    Source Clock Delay      (SCD):    0.312ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.312ns (routing 0.001ns, distribution 0.311ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.001ns, distribution 0.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.312     0.312    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y12         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y12         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.351 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.049     0.400    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X80Y12         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.417 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.424    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X80Y12         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.360     0.360    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y12         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.042     0.318    
    SLICE_X80Y12         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.364    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns
    Source Clock Delay      (SCD):    0.317ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.317     0.317    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y10         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.356 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.049     0.405    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X80Y10         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.422 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.429    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_14
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.364     0.364    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.041     0.323    
    SLICE_X80Y10         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.369    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns
    Source Clock Delay      (SCD):    0.317ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.317     0.317    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y11         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.356 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.405    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X80Y11         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.422 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.429    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_14
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.364     0.364    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.041     0.323    
    SLICE_X80Y11         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.369    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y11         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.359 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.050     0.409    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X80Y11         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.426 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.433    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_8
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.042     0.326    
    SLICE_X80Y11         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.372    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y10         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.359 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.050     0.409    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X80Y10         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.426 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.433    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_8
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.042     0.326    
    SLICE_X80Y10         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.372    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns
    Source Clock Delay      (SCD):    0.317ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.317     0.317    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y11         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.356 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.406    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X80Y11         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.423 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.430    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_13
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.364     0.364    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.041     0.323    
    SLICE_X80Y11         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.369    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns
    Source Clock Delay      (SCD):    0.317ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.317     0.317    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y10         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.356 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.406    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X80Y10         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.423 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.430    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_13
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.364     0.364    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.041     0.323    
    SLICE_X80Y10         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.369    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.041ns (33.884%)  route 0.080ns (66.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.365ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.365ns (routing 0.001ns, distribution 0.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.359 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.080     0.439    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.365     0.365    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.041     0.324    
    SLICE_X80Y7          FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.371    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.079ns (64.754%)  route 0.043ns (35.246%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns
    Source Clock Delay      (SCD):    0.317ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.317     0.317    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y10         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.356 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.028     0.384    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X80Y10         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.406 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[0]_i_2/O
                         net (fo=1, routed)           0.008     0.414    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[0]_i_2_n_0
    SLICE_X80Y10         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.432 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.439    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_15
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.364     0.364    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.041     0.323    
    SLICE_X80Y10         FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.369    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.369    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X80Y10  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X80Y11  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X80Y11  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X80Y11  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X80Y11  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X80Y12  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X80Y12  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X80Y10  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X80Y10  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X80Y10  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X80Y10  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X78Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X78Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X78Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X78Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X80Y7   Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  To Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O

Setup :            0  Failing Endpoints,  Worst Slack      999.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.188ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.807%)  route 0.380ns (62.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 1000.473 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.557     0.557    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.638 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.127     0.765    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X85Y1          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.915 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.253     1.168    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000  1000.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.473  1000.473    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                         clock pessimism              0.004  1000.477    
                         clock uncertainty           -0.046  1000.430    
    SLICE_X84Y0          FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074  1000.356    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       1000.356    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                999.188    

Slack (MET) :             999.188ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.807%)  route 0.380ns (62.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 1000.473 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.557     0.557    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.638 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.127     0.765    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X85Y1          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.915 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.253     1.168    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000  1000.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.473  1000.473    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                         clock pessimism              0.004  1000.477    
                         clock uncertainty           -0.046  1000.430    
    SLICE_X84Y0          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074  1000.356    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                       1000.356    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                999.188    

Slack (MET) :             999.188ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.807%)  route 0.380ns (62.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 1000.473 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.557     0.557    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.638 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.127     0.765    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X85Y1          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.915 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.253     1.168    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000  1000.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.473  1000.473    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
                         clock pessimism              0.004  1000.477    
                         clock uncertainty           -0.046  1000.430    
    SLICE_X84Y0          FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074  1000.356    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                       1000.356    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                999.188    

Slack (MET) :             999.188ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.807%)  route 0.380ns (62.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 1000.473 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.557     0.557    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.638 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.127     0.765    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X85Y1          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.915 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.253     1.168    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000  1000.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.473  1000.473    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/C
                         clock pessimism              0.004  1000.477    
                         clock uncertainty           -0.046  1000.430    
    SLICE_X84Y0          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074  1000.356    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                       1000.356    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                999.188    

Slack (MET) :             999.188ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.807%)  route 0.380ns (62.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 1000.473 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.557     0.557    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.638 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.127     0.765    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X85Y1          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     0.915 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.253     1.168    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000  1000.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.473  1000.473    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
                         clock pessimism              0.004  1000.477    
                         clock uncertainty           -0.046  1000.430    
    SLICE_X84Y0          FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074  1000.356    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                       1000.356    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                999.188    

Slack (MET) :             999.477ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/R
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.081ns (21.833%)  route 0.290ns (78.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 1000.476 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.557     0.557    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.638 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.290     0.928    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X85Y1          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000  1000.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.476  1000.476    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y1          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                         clock pessimism              0.050  1000.526    
                         clock uncertainty           -0.046  1000.479    
    SLICE_X85Y1          FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074  1000.405    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                       1000.405    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                999.477    

Slack (MET) :             999.477ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/S
                            (rising edge-triggered cell FDSE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.081ns (21.833%)  route 0.290ns (78.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 1000.476 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.557     0.557    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.638 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.290     0.928    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X85Y1          FDSE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/S  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000  1000.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.476  1000.476    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y1          FDSE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/C
                         clock pessimism              0.050  1000.526    
                         clock uncertainty           -0.046  1000.479    
    SLICE_X85Y1          FDSE (Setup_CFF2_SLICEL_C_S)
                                                     -0.074  1000.405    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg
  -------------------------------------------------------------------
                         required time                       1000.405    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                999.477    

Slack (MET) :             999.480ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/R
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.081ns (21.892%)  route 0.289ns (78.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.478ns = ( 1000.478 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.557     0.557    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.638 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/Q
                         net (fo=4, routed)           0.289     0.927    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]
    SLICE_X85Y1          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000  1000.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.478  1000.478    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y1          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
                         clock pessimism              0.050  1000.528    
                         clock uncertainty           -0.046  1000.481    
    SLICE_X85Y1          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074  1000.407    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg
  -------------------------------------------------------------------
                         required time                       1000.407    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                999.480    

Slack (MET) :             999.510ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.204ns (44.252%)  route 0.257ns (55.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 1000.473 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.547ns (routing 0.002ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.547     0.547    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.628 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/Q
                         net (fo=3, routed)           0.207     0.835    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[2]
    SLICE_X84Y0          LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     0.958 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[3]_i_1/O
                         net (fo=1, routed)           0.050     1.008    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[3]
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000  1000.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.473  1000.473    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/C
                         clock pessimism              0.066  1000.539    
                         clock uncertainty           -0.046  1000.493    
    SLICE_X84Y0          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025  1000.518    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                       1000.518    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                999.510    

Slack (MET) :             999.531ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.217ns (49.318%)  route 0.223ns (50.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.473ns = ( 1000.473 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.547ns (routing 0.002ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.547     0.547    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.628 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/Q
                         net (fo=3, routed)           0.207     0.835    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[2]
    SLICE_X84Y0          LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     0.971 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_2/O
                         net (fo=1, routed)           0.016     0.987    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[4]
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000  1000.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.473  1000.473    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
                         clock pessimism              0.066  1000.539    
                         clock uncertainty           -0.046  1000.493    
    SLICE_X84Y0          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025  1000.518    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                       1000.518    
                         arrival time                          -0.987    
  -------------------------------------------------------------------
                         slack                                999.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.361ns
    Source Clock Delay      (SCD):    0.313ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.361ns (routing 0.001ns, distribution 0.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.313     0.313    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.353 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.058     0.411    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[2]
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.361     0.361    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.042     0.319    
    SLICE_X85Y0          FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.366    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.361ns
    Source Clock Delay      (SCD):    0.313ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.361ns (routing 0.001ns, distribution 0.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.313     0.313    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.353 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.059     0.412    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[1]
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.361     0.361    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.042     0.319    
    SLICE_X85Y0          FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.366    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.310ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.310     0.310    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.349 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.025     0.374    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X84Y0          LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.407 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     0.413    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[2]
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.358     0.358    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
                         clock pessimism             -0.042     0.316    
    SLICE_X84Y0          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.363    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.079ns (52.318%)  route 0.072ns (47.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.361ns
    Source Clock Delay      (SCD):    0.310ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.361ns (routing 0.001ns, distribution 0.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.310     0.310    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.350 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/Q
                         net (fo=2, routed)           0.066     0.416    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in
    SLICE_X85Y1          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     0.455 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_i_2/O
                         net (fo=1, routed)           0.006     0.461    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/pwr_on_fsm
    SLICE_X85Y1          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.361     0.361    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y1          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                         clock pessimism             -0.002     0.359    
    SLICE_X85Y1          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.406    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -0.406    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.077ns (70.642%)  route 0.032ns (29.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.310ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.310     0.310    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.349 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/Q
                         net (fo=2, routed)           0.026     0.375    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[3]
    SLICE_X84Y0          LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.038     0.413 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_2/O
                         net (fo=1, routed)           0.006     0.419    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[4]
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.358     0.358    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]/C
                         clock pessimism             -0.042     0.316    
    SLICE_X84Y0          FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.363    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.074ns (64.348%)  route 0.041ns (35.652%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.310ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.310     0.310    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.349 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.025     0.374    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X84Y0          LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     0.409 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     0.425    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[1]
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.358     0.358    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                         clock pessimism             -0.042     0.316    
    SLICE_X84Y0          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.362    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.061ns (51.260%)  route 0.058ns (48.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.310ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.310     0.310    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.350 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/Q
                         net (fo=5, routed)           0.051     0.401    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[0]
    SLICE_X84Y0          LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     0.422 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.007     0.429    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[0]
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.358     0.358    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                         clock pessimism             -0.042     0.316    
    SLICE_X84Y0          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.363    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.363    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.361ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.037ns
  Clock Net Delay (Source):      0.316ns (routing 0.001ns, distribution 0.315ns)
  Clock Net Delay (Destination): 0.361ns (routing 0.001ns, distribution 0.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.316     0.316    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.355 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.084     0.439    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[0]
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.361     0.361    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.037     0.324    
    SLICE_X85Y0          FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.371    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.361ns
    Source Clock Delay      (SCD):    0.313ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.313ns (routing 0.001ns, distribution 0.312ns)
  Clock Net Delay (Destination): 0.361ns (routing 0.001ns, distribution 0.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.313     0.313    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y0          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.353 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.082     0.435    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[3]
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.361     0.361    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X85Y0          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.042     0.319    
    SLICE_X85Y0          FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.366    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.079ns (64.754%)  route 0.043ns (35.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.310ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.310     0.310    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y0          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.349 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/Q
                         net (fo=2, routed)           0.026     0.375    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[3]
    SLICE_X84Y0          LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.040     0.415 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[3]_i_1/O
                         net (fo=1, routed)           0.017     0.432    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__0[3]
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y12        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X3Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.358     0.358    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X84Y0          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]/C
                         clock pessimism             -0.042     0.316    
    SLICE_X84Y0          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.362    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X85Y1  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X85Y1  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/new_powergood_r_reg/C
Min Period        n/a     FDSE/C   n/a            0.550         1000.000    999.450    SLICE_X85Y1  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X84Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X84Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X85Y1  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.275         500.000     499.725    SLICE_X85Y1  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txpisopd_r_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X85Y1  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X85Y1  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X85Y1  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X85Y0  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_bram_ctrl_0_BRAM_PORTA1_CLK
  To Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.688ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.081ns (7.591%)  route 0.986ns (92.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 5.796 - 4.000 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.638ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.577ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.777     2.020    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X75Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y1          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.101 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[4]/Q
                         net (fo=3, routed)           0.986     3.087    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[4]
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.583     5.796    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[4]/C
                         clock pessimism              0.000     5.796    
                         clock uncertainty           -0.046     5.750    
    SLICE_X76Y1          FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.775    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[4]
  -------------------------------------------------------------------
                         required time                          5.775    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.842ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/D
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.081ns (8.891%)  route 0.830ns (91.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 5.784 - 4.000 ) 
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.638ns, distribution 1.129ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.574ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.767     2.010    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X75Y19         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.091 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/Q
                         net (fo=1, routed)           0.830     2.921    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user
    SLICE_X75Y19         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=368, routed)         1.571     5.784    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X75Y19         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/C
                         clock pessimism              0.000     5.784    
                         clock uncertainty           -0.046     5.738    
    SLICE_X75Y19         FDPE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     5.763    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg
  -------------------------------------------------------------------
                         required time                          5.763    
                         arrival time                          -2.921    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.080ns (11.111%)  route 0.640ns (88.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 5.796 - 4.000 ) 
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.638ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.577ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.782     2.025    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X77Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y4          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.105 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[0]/Q
                         net (fo=27, routed)          0.640     2.745    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[0]
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.583     5.796    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[0]/C
                         clock pessimism              0.000     5.796    
                         clock uncertainty           -0.046     5.750    
    SLICE_X76Y1          FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.775    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[0]
  -------------------------------------------------------------------
                         required time                          5.775    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.079ns (12.173%)  route 0.570ns (87.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 5.796 - 4.000 ) 
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.638ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.577ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.782     2.025    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X77Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y4          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.104 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[1]/Q
                         net (fo=26, routed)          0.570     2.674    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[1]
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.583     5.796    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[1]/C
                         clock pessimism              0.000     5.796    
                         clock uncertainty           -0.046     5.750    
    SLICE_X76Y1          FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     5.775    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[1]
  -------------------------------------------------------------------
                         required time                          5.775    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.081ns (13.344%)  route 0.526ns (86.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 5.786 - 4.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.573ns (routing 0.577ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.765     2.008    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.089 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.526     2.615    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n
    SLICE_X76Y20         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.573     5.786    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X76Y20         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg/C
                         clock pessimism              0.000     5.786    
                         clock uncertainty           -0.046     5.740    
    SLICE_X76Y20         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.765    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_core_clk_ff_reg
  -------------------------------------------------------------------
                         required time                          5.765    
                         arrival time                          -2.615    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.079ns (13.933%)  route 0.488ns (86.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 5.796 - 4.000 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.638ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.577ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.777     2.020    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X75Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y1          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.099 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]/Q
                         net (fo=9, routed)           0.488     2.587    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.583     5.796    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]/C
                         clock pessimism              0.000     5.796    
                         clock uncertainty           -0.046     5.750    
    SLICE_X76Y1          FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     5.775    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]
  -------------------------------------------------------------------
                         required time                          5.775    
                         arrival time                          -2.587    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.081ns (14.490%)  route 0.478ns (85.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 5.796 - 4.000 ) 
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.638ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.577ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.782     2.025    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X77Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y4          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.106 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]/Q
                         net (fo=15, routed)          0.478     2.584    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.583     5.796    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]/C
                         clock pessimism              0.000     5.796    
                         clock uncertainty           -0.046     5.750    
    SLICE_X76Y1          FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.775    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]
  -------------------------------------------------------------------
                         required time                          5.775    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[0]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.079ns (3.174%)  route 2.410ns (96.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 5.713 - 4.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.638ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.577ns, distribution 0.923ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.740     1.983    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X73Y61         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y61         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.062 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/Q
                         net (fo=23, routed)          2.410     4.472    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/m_axis_cq_tready
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[0]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.500     9.713    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     9.713    
                         clock uncertainty           -0.046     9.667    
    PCIE40E4_X1Y0        PCIE40E4 (Setup_PCIE40E4_CORECLK_MAXISCQTREADY[0])
                                                      0.189     9.856    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -4.472    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[2]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.079ns (3.315%)  route 2.304ns (96.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 5.713 - 4.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.638ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.577ns, distribution 0.923ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.740     1.983    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X73Y61         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y61         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.062 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/Q
                         net (fo=23, routed)          2.304     4.366    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/m_axis_cq_tready
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[2]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.500     9.713    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     9.713    
                         clock uncertainty           -0.046     9.667    
    PCIE40E4_X1Y0        PCIE40E4 (Setup_PCIE40E4_CORECLK_MAXISCQTREADY[2])
                                                      0.141     9.808    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                          9.808    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[1]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.079ns (3.248%)  route 2.353ns (96.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 5.713 - 4.000 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.740ns (routing 0.638ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.577ns, distribution 0.923ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.740     1.983    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/user_clk
    SLICE_X73Y61         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y61         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.062 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/s_axis_cq_tready_ff_reg/Q
                         net (fo=23, routed)          2.353     4.415    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/m_axis_cq_tready
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISCQTREADY[1]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.500     9.713    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     9.713    
                         clock uncertainty           -0.046     9.667    
    PCIE40E4_X1Y0        PCIE40E4 (Setup_PCIE40E4_CORECLK_MAXISCQTREADY[1])
                                                      0.208     9.875    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                          9.875    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  5.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[29]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.060ns (8.902%)  route 0.614ns (91.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.544ns (routing 0.580ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.635ns, distribution 1.074ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.544     1.757    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/user_clk
    SLICE_X73Y40         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.817 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[29]/Q
                         net (fo=1, routed)           0.614     2.431    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/cfg_interrupt_msi_int[29]
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[29]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     1.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     1.952    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_CFGINTERRUPTMSIINT[29])
                                                      0.450     2.402    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[18]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.058ns (8.841%)  route 0.598ns (91.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.544ns (routing 0.580ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.635ns, distribution 1.074ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.544     1.757    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/user_clk
    SLICE_X73Y40         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.815 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[18]/Q
                         net (fo=1, routed)           0.598     2.413    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/cfg_interrupt_msi_int[18]
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[18]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     1.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     1.952    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_CFGINTERRUPTMSIINT[18])
                                                      0.429     2.381    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[24]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.058ns (8.394%)  route 0.633ns (91.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.543ns (routing 0.580ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.635ns, distribution 1.074ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.543     1.756    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/user_clk
    SLICE_X73Y39         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y39         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.814 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_req_reg[24]/Q
                         net (fo=1, routed)           0.633     2.447    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/cfg_interrupt_msi_int[24]
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGINTERRUPTMSIINT[24]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     1.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     1.952    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_CFGINTERRUPTMSIINT[24])
                                                      0.458     2.410    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTDATA[4]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.059ns (8.049%)  route 0.674ns (91.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.541ns (routing 0.580ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.635ns, distribution 1.074ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.541     1.754    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X71Y13         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y13         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.813 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[4]/Q
                         net (fo=1, routed)           0.674     2.487    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/s_axis_rq_tdata[4]
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     1.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     1.952    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_SAXISRQTDATA[4])
                                                      0.493     2.445    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/end_point.port_number_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGDSPORTNUMBER[0]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.061ns (9.428%)  route 0.586ns (90.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.580ns (routing 0.580ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.635ns, distribution 1.074ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.580     1.793    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/user_clk
    SLICE_X75Y41         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/end_point.port_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y41         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.854 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_slave_inst/end_point.port_number_reg[0]/Q
                         net (fo=2, routed)           0.586     2.440    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/cfg_ds_port_number[0]
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGDSPORTNUMBER[0]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     1.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     1.952    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_CFGDSPORTNUMBER[0])
                                                      0.444     2.396    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISCCTDATA[44]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.061ns (8.356%)  route 0.669ns (91.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.580ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.635ns, distribution 1.074ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.572     1.785    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X75Y63         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y63         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.846 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.669     2.515    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/s_axis_cc_tdata[44]
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISCCTDATA[44]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     1.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     1.952    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_SAXISCCTDATA[44])
                                                      0.518     2.470    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTDATA[41]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.058ns (7.978%)  route 0.669ns (92.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.537ns (routing 0.580ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.635ns, distribution 1.074ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.537     1.750    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/user_clk
    SLICE_X70Y12         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y12         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.808 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head_reg[41]/Q
                         net (fo=1, routed)           0.669     2.477    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/s_axis_rq_tdata[41]
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISRQTDATA[41]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     1.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     1.952    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_SAXISRQTDATA[41])
                                                      0.477     2.429    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.061ns (17.784%)  route 0.282ns (82.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.580ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.635ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.583     1.796    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X77Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y4          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.857 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]/Q
                         net (fo=15, routed)          0.282     2.139    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[2]
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.786     2.029    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]/C
                         clock pessimism              0.000     2.029    
    SLICE_X76Y1          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.089    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.059ns (16.620%)  route 0.296ns (83.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.580ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.635ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.578     1.791    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X75Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y1          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.850 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]/Q
                         net (fo=9, routed)           0.296     2.146    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.786     2.029    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]/C
                         clock pessimism              0.000     2.029    
    SLICE_X76Y1          FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.091    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_wrclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISCCTDATA[13]
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.059ns (8.127%)  route 0.667ns (91.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.572ns (routing 0.580ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.635ns, distribution 1.074ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.572     1.785    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/user_clk
    SLICE_X75Y63         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y63         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.844 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff_reg[13]/Q
                         net (fo=1, routed)           0.667     2.511    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/s_axis_cc_tdata[13]
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/SAXISCCTDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     1.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                         clock pessimism              0.000     1.952    
    PCIE40E4_X1Y0        PCIE40E4 (Hold_PCIE40E4_CORECLK_SAXISCCTDATA[13])
                                                      0.501     2.453    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  axi_bram_ctrl_0_BRAM_PORTA1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.802ns  (logic 0.834ns (46.282%)  route 0.968ns (53.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 9.792 - 8.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 5.952 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.635ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.580ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     5.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[1])
                                                      0.686     6.638 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[1]
                         net (fo=15, routed)          0.919     7.557    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[1]
    SLICE_X74Y11         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     7.705 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_1/O
                         net (fo=1, routed)           0.049     7.754    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[11]
    SLICE_X74Y11         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.579     9.792    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X74Y11         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[11]/C
                         clock pessimism              0.000     9.792    
                         clock uncertainty           -0.046     9.746    
    SLICE_X74Y11         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.771    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          9.771    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.801ns  (logic 0.835ns (46.363%)  route 0.966ns (53.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 9.792 - 8.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 5.952 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.635ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.580ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     5.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[1])
                                                      0.686     6.638 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[1]
                         net (fo=15, routed)          0.918     7.556    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[1]
    SLICE_X74Y11         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     7.705 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[2]_i_1/O
                         net (fo=1, routed)           0.048     7.753    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[2]
    SLICE_X74Y11         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.579     9.792    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X74Y11         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[2]/C
                         clock pessimism              0.000     9.792    
                         clock uncertainty           -0.046     9.746    
    SLICE_X74Y11         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     9.771    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          9.771    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.725ns  (logic 0.775ns (44.928%)  route 0.950ns (55.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 9.794 - 8.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 5.952 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.635ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.580ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     5.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[1])
                                                      0.686     6.638 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[1]
                         net (fo=15, routed)          0.902     7.540    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[1]
    SLICE_X74Y11         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     7.629 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[1]_i_1/O
                         net (fo=1, routed)           0.048     7.677    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[1]
    SLICE_X74Y11         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.581     9.794    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X74Y11         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[1]/C
                         clock pessimism              0.000     9.794    
                         clock uncertainty           -0.046     9.748    
    SLICE_X74Y11         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     9.773    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.724ns  (logic 0.783ns (45.418%)  route 0.941ns (54.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 9.794 - 8.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 5.952 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.635ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.580ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     5.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[1])
                                                      0.686     6.638 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[1]
                         net (fo=15, routed)          0.890     7.528    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[1]
    SLICE_X74Y11         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     7.625 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[3]_i_1/O
                         net (fo=1, routed)           0.051     7.676    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[3]
    SLICE_X74Y11         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.581     9.794    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X74Y11         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[3]/C
                         clock pessimism              0.000     9.794    
                         clock uncertainty           -0.046     9.748    
    SLICE_X74Y11         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     9.773    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.451ns  (logic 0.974ns (67.126%)  route 0.477ns (32.874%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 9.794 - 8.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 5.952 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.635ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.580ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     5.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.641 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.237     6.878    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X75Y8          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.014 f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2/O
                         net (fo=4, routed)           0.192     7.206    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2_n_0
    SLICE_X74Y7          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.355 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_1/O
                         net (fo=1, routed)           0.048     7.403    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[7]
    SLICE_X74Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.581     9.794    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X74Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[7]/C
                         clock pessimism              0.000     9.794    
                         clock uncertainty           -0.046     9.748    
    SLICE_X74Y7          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     9.773    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.435ns  (logic 0.923ns (64.321%)  route 0.512ns (35.679%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns = ( 9.794 - 8.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 5.952 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.635ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.580ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     5.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.641 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.237     6.878    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X75Y8          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.014 f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2/O
                         net (fo=4, routed)           0.226     7.240    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2_n_0
    SLICE_X74Y7          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     7.338 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[5]_i_1/O
                         net (fo=1, routed)           0.049     7.387    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[5]
    SLICE_X74Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.581     9.794    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X74Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[5]/C
                         clock pessimism              0.000     9.794    
                         clock uncertainty           -0.046     9.748    
    SLICE_X74Y7          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.773    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][3]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.328ns  (logic 0.259ns (19.503%)  route 1.069ns (80.497%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 9.791 - 8.000 ) 
    Source Clock Delay      (SCD):    2.046ns = ( 6.046 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.803ns (routing 0.635ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.580ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.803     6.046    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X75Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     6.127 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][3]/Q
                         net (fo=1, routed)           0.761     6.888    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12]_3[3]
    SLICE_X76Y4          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     6.977 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_4/O
                         net (fo=1, routed)           0.259     7.236    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_4_n_0
    SLICE_X76Y4          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     7.325 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_1/O
                         net (fo=1, routed)           0.049     7.374    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_1_n_0
    SLICE_X76Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.578     9.791    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X76Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/C
                         clock pessimism              0.000     9.791    
                         clock uncertainty           -0.046     9.745    
    SLICE_X76Y4          FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.770    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.425ns  (logic 0.908ns (63.719%)  route 0.517ns (36.281%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 9.795 - 8.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 5.952 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.635ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.580ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     5.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.641 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.279     6.920    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X75Y8          LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     7.042 f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2/O
                         net (fo=4, routed)           0.190     7.232    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[11]_i_2_n_0
    SLICE_X74Y10         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     7.329 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[10]_i_1/O
                         net (fo=1, routed)           0.048     7.377    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[10]
    SLICE_X74Y10         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.582     9.795    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X74Y10         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[10]/C
                         clock pessimism              0.000     9.795    
                         clock uncertainty           -0.046     9.749    
    SLICE_X74Y10         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     9.774    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[10]
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.378ns  (logic 0.915ns (66.401%)  route 0.463ns (33.599%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 9.796 - 8.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 5.952 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.635ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.580ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     5.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.641 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.237     6.878    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X75Y8          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.014 f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2/O
                         net (fo=4, routed)           0.175     7.189    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2_n_0
    SLICE_X74Y7          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     7.279 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[4]_i_1/O
                         net (fo=1, routed)           0.051     7.330    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[4]
    SLICE_X74Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.583     9.796    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X74Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[4]/C
                         clock pessimism              0.000     9.796    
                         clock uncertainty           -0.046     9.750    
    SLICE_X74Y7          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     9.775    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                  2.445    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns)
  Data Path Delay:        1.373ns  (logic 0.914ns (66.570%)  route 0.459ns (33.430%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.796ns = ( 9.796 - 8.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 5.952 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.635ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.580ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     4.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     5.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_PCIERQSEQNUM1[3])
                                                      0.689     6.641 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/PCIERQSEQNUM1[3]
                         net (fo=4, routed)           0.237     6.878    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_dma_in\\.pcie_rq_seq_num1[3]
    SLICE_X75Y8          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     7.014 f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2/O
                         net (fo=4, routed)           0.174     7.188    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[7]_i_2_n_0
    SLICE_X74Y7          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     7.277 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff[6]_i_1/O
                         net (fo=1, routed)           0.048     7.325    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_nxt[6]
    SLICE_X74Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.583     9.796    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/user_clk
    SLICE_X74Y7          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[6]/C
                         clock pessimism              0.000     9.796    
                         clock uncertainty           -0.046     9.750    
    SLICE_X74Y7          FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     9.775    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_wr_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                  2.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][0]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.104ns (31.138%)  route 0.230ns (68.862%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.588ns (routing 0.577ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.638ns, distribution 1.139ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.588     1.801    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X75Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y4          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.860 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][0]/Q
                         net (fo=1, routed)           0.085     1.945    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13]_2[0]
    SLICE_X75Y4          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.968 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[0]_i_4/O
                         net (fo=1, routed)           0.121     2.089    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[0]_i_4_n_0
    SLICE_X76Y4          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     2.111 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[0]_i_1/O
                         net (fo=1, routed)           0.024     2.135    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[0]_i_1_n_0
    SLICE_X76Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.777     2.020    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X76Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]/C
                         clock pessimism              0.000     2.020    
    SLICE_X76Y4          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.080    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][2]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.084ns (34.146%)  route 0.162ns (65.854%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.347ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.387ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        0.991     1.137    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y4          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.176 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][2]/Q
                         net (fo=1, routed)           0.023     1.199    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13]_2[2]
    SLICE_X76Y4          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.222 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[2]_i_4/O
                         net (fo=1, routed)           0.122     1.344    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[2]_i_4_n_0
    SLICE_X75Y3          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     1.366 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[2]_i_1/O
                         net (fo=1, routed)           0.017     1.383    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[2]_i_1_n_0
    SLICE_X75Y3          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.106     1.273    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X75Y3          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]/C
                         clock pessimism              0.000     1.273    
    SLICE_X75Y3          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.319    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][1]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.096ns (38.247%)  route 0.155ns (61.753%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.988ns (routing 0.347ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.387ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        0.988     1.134    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y3          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y3          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.173 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10][1]/Q
                         net (fo=1, routed)           0.071     1.244    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[10]_5[1]
    SLICE_X76Y3          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.266 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[1]_i_3/O
                         net (fo=1, routed)           0.068     1.334    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[1]_i_3_n_0
    SLICE_X75Y3          LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     1.369 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[1]_i_1/O
                         net (fo=1, routed)           0.016     1.385    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[1]_i_1_n_0
    SLICE_X75Y3          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.106     1.273    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X75Y3          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]/C
                         clock pessimism              0.000     1.273    
    SLICE_X75Y3          FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.319    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.059ns (15.405%)  route 0.324ns (84.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.577ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.638ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.583     1.796    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y2          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.855 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]/Q
                         net (fo=24, routed)          0.324     2.179    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[1]
    SLICE_X76Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.793     2.036    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X76Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]/C
                         clock pessimism              0.000     2.036    
    SLICE_X76Y2          FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.098    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[3][6]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.094ns (33.216%)  route 0.189ns (66.784%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.989ns (routing 0.347ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.387ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        0.989     1.135    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X77Y1          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y1          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.174 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[3][6]/Q
                         net (fo=1, routed)           0.023     1.197    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[3]_12[6]
    SLICE_X77Y1          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.220 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[6]_i_5/O
                         net (fo=1, routed)           0.007     1.227    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[6]_i_5_n_0
    SLICE_X77Y1          MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.010     1.237 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_i_2/O
                         net (fo=1, routed)           0.143     1.380    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]_i_2_n_0
    SLICE_X75Y2          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.402 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[6]_i_1/O
                         net (fo=1, routed)           0.016     1.418    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[6]_i_1_n_0
    SLICE_X75Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.110     1.277    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X75Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]/C
                         clock pessimism              0.000     1.277    
    SLICE_X75Y2          FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.323    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][3]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.088ns (28.852%)  route 0.217ns (71.148%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.347ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.387ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        0.991     1.137    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y4          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.176 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][3]/Q
                         net (fo=1, routed)           0.068     1.244    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13]_2[3]
    SLICE_X76Y4          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.258 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_4/O
                         net (fo=1, routed)           0.133     1.391    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_4_n_0
    SLICE_X76Y4          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.035     1.426 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_1/O
                         net (fo=1, routed)           0.016     1.442    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data[3]_i_1_n_0
    SLICE_X76Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.106     1.273    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X76Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]/C
                         clock pessimism              0.000     1.273    
    SLICE_X76Y4          FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.319    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.058ns (13.426%)  route 0.374ns (86.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.583ns (routing 0.577ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.638ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.583     1.796    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y2          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.854 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]/Q
                         net (fo=21, routed)          0.374     2.228    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[3]
    SLICE_X76Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.793     2.036    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X76Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]/C
                         clock pessimism              0.000     2.036    
    SLICE_X76Y2          FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.098    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.040ns (12.232%)  route 0.287ns (87.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.985ns (routing 0.347ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.387ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        0.985     1.131    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y2          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.171 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]/Q
                         net (fo=3, routed)           0.287     1.458    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[4]
    SLICE_X76Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.114     1.281    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X76Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[4]/C
                         clock pessimism              0.000     1.281    
    SLICE_X76Y2          FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.327    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.040ns (9.756%)  route 0.370ns (90.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.985ns (routing 0.347ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.387ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        0.985     1.131    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y2          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.171 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]/Q
                         net (fo=25, routed)          0.370     1.541    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_reg[0]
    SLICE_X76Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.114     1.281    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_USERCLK
    SLICE_X76Y2          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[0]/C
                         clock pessimism              0.000     1.281    
    SLICE_X76Y2          FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.327    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/write_addr_read_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wdt_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             axi_bram_ctrl_0_BRAM_PORTA1_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.342ns (71.548%)  route 0.136ns (28.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.347ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.387ns, distribution 0.729ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        0.939     1.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_MAXISRCTDATA[58])
                                                      0.342     1.427 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/MAXISRCTDATA[58]
                         net (fo=1, routed)           0.136     1.563    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/s_axis_rc\\.tdata[58]
    SLICE_X75Y11         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wdt_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.116     1.283    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X75Y11         FDRE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wdt_reg[58]/C
                         clock pessimism              0.000     1.283    
    SLICE_X75Y11         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.330    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wdt_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.079ns (11.916%)  route 0.584ns (88.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.787ns = ( 5.787 - 4.000 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.811ns (routing 0.632ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.574ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=368, routed)         1.811     2.054    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X82Y3          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y3          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.133 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=202, routed)         0.584     2.717    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/SR
    SLICE_X80Y23         FDPE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=368, routed)         1.574     5.787    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/CLK_PCLK2
    SLICE_X80Y23         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.148     5.935    
                         clock uncertainty           -0.046     5.888    
    SLICE_X80Y23         FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066     5.822    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.079ns (13.345%)  route 0.513ns (86.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.805ns = ( 5.805 - 4.000 ) 
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.811ns (routing 0.632ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.574ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=368, routed)         1.811     2.054    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X82Y3          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y3          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.133 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=202, routed)         0.513     2.646    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/SR
    SLICE_X80Y8          FDPE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=368, routed)         1.592     5.805    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/CLK_PCLK2
    SLICE_X80Y8          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism              0.148     5.953    
                         clock uncertainty           -0.046     5.906    
    SLICE_X80Y8          FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     5.840    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                          5.840    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@-4.000ns)
  Data Path Delay:        1.549ns  (logic 0.748ns (48.289%)  route 0.801ns (51.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 5.784 - 4.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.635ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.574ns, distribution 0.997ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                     -4.000    -4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    -4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    -3.887    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    -3.757 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709    -2.048    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.748    -1.300 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=6, routed)           0.801    -0.499    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst
    SLICE_X75Y19         FDPE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=368, routed)         1.571     5.784    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X75Y19         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/C
                         clock pessimism              0.000     5.784    
                         clock uncertainty           -0.046     5.738    
    SLICE_X75Y19         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     5.672    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg
  -------------------------------------------------------------------
                         required time                          5.672    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/PRE
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@-4.000ns)
  Data Path Delay:        1.549ns  (logic 0.748ns (48.289%)  route 0.801ns (51.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 5.784 - 4.000 ) 
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.635ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.574ns, distribution 0.997ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                     -4.000    -4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000    -4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113    -3.887    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    -3.757 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709    -2.048    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.748    -1.300 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=6, routed)           0.801    -0.499    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst
    SLICE_X75Y19         FDPE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=368, routed)         1.571     5.784    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X75Y19         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/C
                         clock pessimism              0.000     5.784    
                         clock uncertainty           -0.046     5.738    
    SLICE_X75Y19         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066     5.672    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg
  -------------------------------------------------------------------
                         required time                          5.672    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  6.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.039ns (15.175%)  route 0.218ns (84.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.992ns (routing 0.345ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.386ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=368, routed)         0.992     1.138    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X82Y3          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y3          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.177 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=202, routed)         0.218     1.395    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/SR
    SLICE_X80Y8          FDPE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=368, routed)         1.121     1.288    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/CLK_PCLK2
    SLICE_X80Y8          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism             -0.098     1.190    
    SLICE_X80Y8          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.170    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_phystatus_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
                            (rising edge-triggered cell FDRE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.039ns (12.704%)  route 0.268ns (87.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.992ns (routing 0.345ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.386ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=368, routed)         0.992     1.138    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/CLK_PCLK2
    SLICE_X82Y3          FDRE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y3          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.177 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg/Q
                         net (fo=202, routed)         0.268     1.445    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/SR
    SLICE_X80Y23         FDPE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=368, routed)         1.106     1.273    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/CLK_PCLK2
    SLICE_X80Y23         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]/C
                         clock pessimism             -0.098     1.175    
    SLICE_X80Y23         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.155    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/phy_pipeline/per_lane_ff_chain[0].phy_rxelecidle_chain/with_ff_chain.ff_chain_gen[0].async_rst.ff_chain_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.403ns (53.307%)  route 0.353ns (46.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.347ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.386ns, distribution 0.722ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        0.939     1.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.403     1.488 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=6, routed)           0.353     1.841    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst
    SLICE_X75Y19         FDPE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=368, routed)         1.108     1.275    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X75Y19         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg/C
                         clock pessimism              0.000     1.275    
    SLICE_X75Y19         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.255    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/PRE
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.403ns (53.307%)  route 0.353ns (46.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.347ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.386ns, distribution 0.722ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        0.939     1.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.403     1.488 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=6, routed)           0.353     1.841    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst
    SLICE_X75Y19         FDPE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=368, routed)         1.108     1.275    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pipe_clk
    SLICE_X75Y19         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg/C
                         clock pessimism              0.000     1.275    
    SLICE_X75Y19         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.255    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.586    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_bram_ctrl_0_BRAM_PORTA1_CLK
  To Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][0]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.081ns (5.676%)  route 1.346ns (94.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 5.801 - 4.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.577ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.765     2.008    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.089 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.346     3.435    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X75Y4          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.588     5.801    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X75Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][0]/C
                         clock pessimism              0.000     5.801    
                         clock uncertainty           -0.046     5.755    
    SLICE_X75Y4          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     5.689    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][0]
  -------------------------------------------------------------------
                         required time                          5.689    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[15][0]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.081ns (5.676%)  route 1.346ns (94.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 5.801 - 4.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.577ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.765     2.008    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.089 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.346     3.435    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X75Y4          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[15][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.588     5.801    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X75Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[15][0]/C
                         clock pessimism              0.000     5.801    
                         clock uncertainty           -0.046     5.755    
    SLICE_X75Y4          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     5.689    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[15][0]
  -------------------------------------------------------------------
                         required time                          5.689    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[1]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.081ns (5.680%)  route 1.345ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 5.803 - 4.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.577ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.765     2.008    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.089 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.345     3.434    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X75Y4          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.590     5.803    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X75Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[1]/C
                         clock pessimism              0.000     5.803    
                         clock uncertainty           -0.046     5.757    
    SLICE_X75Y4          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     5.691    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[1]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[6]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.081ns (5.680%)  route 1.345ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 5.803 - 4.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.577ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.765     2.008    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.089 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.345     3.434    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X75Y4          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.590     5.803    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X75Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[6]/C
                         clock pessimism              0.000     5.803    
                         clock uncertainty           -0.046     5.757    
    SLICE_X75Y4          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     5.691    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[6]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][0]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.081ns (5.680%)  route 1.345ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 5.803 - 4.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.577ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.765     2.008    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.089 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.345     3.434    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X75Y4          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.590     5.803    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X75Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][0]/C
                         clock pessimism              0.000     5.803    
                         clock uncertainty           -0.046     5.757    
    SLICE_X75Y4          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     5.691    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][0]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][2]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.081ns (5.680%)  route 1.345ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 5.803 - 4.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.577ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.765     2.008    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.089 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.345     3.434    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X75Y4          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.590     5.803    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X75Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][2]/C
                         clock pessimism              0.000     5.803    
                         clock uncertainty           -0.046     5.757    
    SLICE_X75Y4          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     5.691    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][2]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][3]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.081ns (5.680%)  route 1.345ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 5.803 - 4.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.577ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.765     2.008    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.089 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.345     3.434    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X75Y4          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.590     5.803    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X75Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][3]/C
                         clock pessimism              0.000     5.803    
                         clock uncertainty           -0.046     5.757    
    SLICE_X75Y4          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     5.691    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[12][3]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][2]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.081ns (5.680%)  route 1.345ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 5.803 - 4.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.577ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.765     2.008    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.089 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.345     3.434    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X76Y4          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.590     5.803    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][2]/C
                         clock pessimism              0.000     5.803    
                         clock uncertainty           -0.046     5.757    
    SLICE_X76Y4          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     5.691    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][2]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][3]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.081ns (5.680%)  route 1.345ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 5.803 - 4.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.577ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.765     2.008    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.089 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.345     3.434    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X76Y4          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.590     5.803    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][3]/C
                         clock pessimism              0.000     5.803    
                         clock uncertainty           -0.046     5.757    
    SLICE_X76Y4          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     5.691    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][3]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[14][0]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@4.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.081ns (5.680%)  route 1.345ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 5.803 - 4.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.638ns, distribution 1.127ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.577ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.765     2.008    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.089 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         1.345     3.434    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X76Y4          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[14][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     4.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     4.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.590     5.803    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y4          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[14][0]/C
                         clock pessimism              0.000     5.803    
                         clock uncertainty           -0.046     5.757    
    SLICE_X76Y4          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     5.691    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[14][0]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  2.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.059ns (19.472%)  route 0.244ns (80.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.580ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.635ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.560     1.773    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.832 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/Q
                         net (fo=3, routed)           0.244     2.076    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n
    SLICE_X75Y31         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.765     2.008    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X75Y31         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg/C
                         clock pessimism              0.000     2.008    
    SLICE_X75Y31         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     1.976    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clkgate_en_int_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.059ns (19.472%)  route 0.244ns (80.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.560ns (routing 0.580ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.635ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     0.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.560     1.773    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.832 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg/Q
                         net (fo=3, routed)           0.244     2.076    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n
    SLICE_X75Y31         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.760     2.003    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_CORECLK
    SLICE_X75Y31         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]/C
                         clock pessimism              0.000     2.003    
    SLICE_X75Y31         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.032     1.971    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[2]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.040ns (10.811%)  route 0.330ns (89.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.349ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.387ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.975     1.121    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.161 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.330     1.491    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X75Y5          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.114     1.281    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X75Y5          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[2]/C
                         clock pessimism              0.000     1.281    
    SLICE_X75Y5          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.261    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[14][3]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.040ns (10.811%)  route 0.330ns (89.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.349ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.387ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.975     1.121    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.161 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.330     1.491    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X76Y5          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[14][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.114     1.281    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y5          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[14][3]/C
                         clock pessimism              0.000     1.281    
    SLICE_X76Y5          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.261    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[14][3]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[15][2]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.040ns (10.811%)  route 0.330ns (89.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.349ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.387ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.975     1.121    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.161 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.330     1.491    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X76Y5          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[15][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.114     1.281    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y5          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[15][2]/C
                         clock pessimism              0.000     1.281    
    SLICE_X76Y5          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.261    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[15][3]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.040ns (10.811%)  route 0.330ns (89.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.349ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.387ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.975     1.121    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.161 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.330     1.491    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X76Y5          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[15][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.114     1.281    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y5          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[15][3]/C
                         clock pessimism              0.000     1.281    
    SLICE_X76Y5          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.261    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][0]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.040ns (9.926%)  route 0.363ns (90.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.349ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.387ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.975     1.121    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.161 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.363     1.524    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X76Y3          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.119     1.286    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y3          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][0]/C
                         clock pessimism              0.000     1.286    
    SLICE_X76Y3          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.266    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][1]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.040ns (9.926%)  route 0.363ns (90.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.349ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.387ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.975     1.121    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.161 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.363     1.524    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X76Y3          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.119     1.286    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y3          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][1]/C
                         clock pessimism              0.000     1.286    
    SLICE_X76Y3          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.266    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][2]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.040ns (9.926%)  route 0.363ns (90.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.349ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.387ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.975     1.121    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.161 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.363     1.524    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X76Y3          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.119     1.286    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X76Y3          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][2]/C
                         clock pessimism              0.000     1.286    
    SLICE_X76Y3          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.266    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[11][2]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][1]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.040ns (9.926%)  route 0.363ns (90.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.975ns (routing 0.349ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.119ns (routing 0.387ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.975     1.121    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y30         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.161 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg/Q
                         net (fo=113, routed)         0.363     1.524    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/read_addr_reg[3]_0
    SLICE_X75Y3          FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.119     1.286    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/CLK_CORECLK
    SLICE_X75Y3          FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][1]/C
                         clock pessimism              0.000     1.286    
    SLICE_X75Y3          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.266    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/seqnum_fifo.seq_fifo_0/reg_ram_reg[13][1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.270ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.079ns (13.763%)  route 0.495ns (86.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 8.477 - 8.000 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.570     0.570    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.649 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.495     1.144    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y12         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.477     8.477    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y12         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.050     8.527    
                         clock uncertainty           -0.046     8.480    
    SLICE_X80Y12         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.414    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -1.144    
  -------------------------------------------------------------------
                         slack                                  7.270    

Slack (MET) :             7.270ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.079ns (13.763%)  route 0.495ns (86.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 8.477 - 8.000 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.570     0.570    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.649 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.495     1.144    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y12         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.477     8.477    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y12         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.050     8.527    
                         clock uncertainty           -0.046     8.480    
    SLICE_X80Y12         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     8.414    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -1.144    
  -------------------------------------------------------------------
                         slack                                  7.270    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.079ns (16.880%)  route 0.389ns (83.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.482ns = ( 8.482 - 8.000 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.570     0.570    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.649 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.389     1.038    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y11         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.482     8.482    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.050     8.532    
                         clock uncertainty           -0.046     8.485    
    SLICE_X80Y11         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.419    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.419    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.079ns (16.880%)  route 0.389ns (83.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.482ns = ( 8.482 - 8.000 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.570     0.570    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.649 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.389     1.038    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y11         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.482     8.482    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.050     8.532    
                         clock uncertainty           -0.046     8.485    
    SLICE_X80Y11         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     8.419    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.419    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.079ns (16.880%)  route 0.389ns (83.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.482ns = ( 8.482 - 8.000 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.570     0.570    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.649 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.389     1.038    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y11         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.482     8.482    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.050     8.532    
                         clock uncertainty           -0.046     8.485    
    SLICE_X80Y11         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.419    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.419    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.079ns (16.880%)  route 0.389ns (83.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.482ns = ( 8.482 - 8.000 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.570     0.570    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.649 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.389     1.038    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y11         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.482     8.482    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.050     8.532    
                         clock uncertainty           -0.046     8.485    
    SLICE_X80Y11         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     8.419    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.419    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.079ns (16.916%)  route 0.388ns (83.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 8.484 - 8.000 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.570     0.570    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.649 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.388     1.037    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y11         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.484     8.484    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.050     8.534    
                         clock uncertainty           -0.046     8.487    
    SLICE_X80Y11         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     8.421    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.079ns (16.916%)  route 0.388ns (83.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 8.484 - 8.000 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.570     0.570    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.649 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.388     1.037    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y11         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.484     8.484    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.050     8.534    
                         clock uncertainty           -0.046     8.487    
    SLICE_X80Y11         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     8.421    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.079ns (16.916%)  route 0.388ns (83.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 8.484 - 8.000 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.570     0.570    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.649 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.388     1.037    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y11         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.484     8.484    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.050     8.534    
                         clock uncertainty           -0.046     8.487    
    SLICE_X80Y11         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     8.421    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.079ns (16.916%)  route 0.388ns (83.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.484ns = ( 8.484 - 8.000 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.570     0.570    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.649 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.388     1.037    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y11         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.484     8.484    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.050     8.534    
                         clock uncertainty           -0.046     8.487    
    SLICE_X80Y11         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     8.421    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  7.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.321     0.321    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.360 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     0.504    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y10         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.030     0.338    
    SLICE_X80Y10         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.318    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.321     0.321    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.360 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     0.504    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y10         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.030     0.338    
    SLICE_X80Y10         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.318    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.321     0.321    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.360 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     0.504    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y10         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.030     0.338    
    SLICE_X80Y10         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.318    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.321     0.321    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.360 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     0.504    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y10         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.030     0.338    
    SLICE_X80Y10         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.318    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.321     0.321    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.360 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     0.504    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y10         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.364     0.364    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.030     0.334    
    SLICE_X80Y10         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.314    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.321     0.321    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.360 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     0.504    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y10         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.364     0.364    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.030     0.334    
    SLICE_X80Y10         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.314    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.321     0.321    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.360 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     0.504    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y10         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.364     0.364    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.030     0.334    
    SLICE_X80Y10         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.314    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.039ns (21.311%)  route 0.144ns (78.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.364ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.321     0.321    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.360 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.144     0.504    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y10         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.364     0.364    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y10         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.030     0.334    
    SLICE_X80Y10         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.314    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.039ns (18.660%)  route 0.170ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.321     0.321    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.360 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.170     0.530    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y11         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.030     0.338    
    SLICE_X80Y11         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.318    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.039ns (18.660%)  route 0.170ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.321ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.321     0.321    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X80Y7          FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y7          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.360 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.170     0.530    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X80Y11         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y13        BUFG_GT                      0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X80Y11         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.030     0.338    
    SLICE_X80Y11         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.318    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_8_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
  To Clock:  axi_bram_ctrl_0_BRAM_PORTA1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/PRE
                            (recovery check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.748ns (48.258%)  route 0.802ns (51.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 9.782 - 8.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 5.952 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.635ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.580ns, distribution 0.989ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        1.709     1.952    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.748     2.700 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=6, routed)           0.802     3.502    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst
    SLICE_X75Y19         FDPE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.569     9.782    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X75Y19         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/C
                         clock pessimism              0.000     9.782    
                         clock uncertainty           -0.046     9.736    
    SLICE_X75Y19         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066     9.670    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg
  -------------------------------------------------------------------
                         required time                          9.670    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  6.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
                            (rising edge-triggered cell PCIE40E4 clocked by Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/PRE
                            (removal check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.403ns (53.307%)  route 0.353ns (46.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.939ns (routing 0.347ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.387ns, distribution 0.714ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y18        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=1966, routed)        0.939     1.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/CLK_CORECLK
    PCIE40E4_X1Y0        PCIE40E4                                     r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CORECLK
  -------------------------------------------------------------------    -------------------
    PCIE40E4_X1Y0        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.403     1.488 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_e4_inst/CFGHOTRESETOUT
                         net (fo=6, routed)           0.353     1.841    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/sys_or_hot_rst
    SLICE_X75Y19         FDPE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.101     1.268    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X75Y19         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg/C
                         clock pessimism              0.000     1.268    
    SLICE_X75Y19         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.248    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/as_mac_in_detect_user_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.593    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_bram_ctrl_0_BRAM_PORTA1_CLK
  To Clock:  axi_bram_ctrl_0_BRAM_PORTA1_CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[0]/CLR
                            (recovery check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.107ns (4.056%)  route 2.531ns (95.944%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 9.789 - 8.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.638ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.580ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.806     2.049    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X75Y18         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.128 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=1, routed)           1.289     3.417    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_bufg_place
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.445 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg_bufg_place/O
                         net (fo=2619, routed)        1.242     4.687    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X76Y71         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.576     9.789    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X76Y71         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[0]/C
                         clock pessimism              0.092     9.881    
                         clock uncertainty           -0.046     9.835    
    SLICE_X76Y71         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     9.769    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[0]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[0]/CLR
                            (recovery check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.107ns (4.056%)  route 2.531ns (95.944%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 9.789 - 8.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.638ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.580ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.806     2.049    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X75Y18         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.128 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=1, routed)           1.289     3.417    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_bufg_place
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.445 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg_bufg_place/O
                         net (fo=2619, routed)        1.242     4.687    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X76Y71         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.576     9.789    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X76Y71         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[0]/C
                         clock pessimism              0.092     9.881    
                         clock uncertainty           -0.046     9.835    
    SLICE_X76Y71         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     9.769    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]/CLR
                            (recovery check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.107ns (4.147%)  route 2.473ns (95.853%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 9.735 - 8.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.638ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.580ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.806     2.049    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X75Y18         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.128 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=1, routed)           1.289     3.417    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_bufg_place
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.445 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg_bufg_place/O
                         net (fo=2619, routed)        1.184     4.629    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X69Y66         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.522     9.735    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X69Y66         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]/C
                         clock pessimism              0.092     9.827    
                         clock uncertainty           -0.046     9.781    
    SLICE_X69Y66         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     9.715    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]
  -------------------------------------------------------------------
                         required time                          9.715    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep/CLR
                            (recovery check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.107ns (4.147%)  route 2.473ns (95.853%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 9.735 - 8.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.638ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.580ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.806     2.049    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X75Y18         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.128 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=1, routed)           1.289     3.417    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_bufg_place
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.445 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg_bufg_place/O
                         net (fo=2619, routed)        1.184     4.629    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X69Y66         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.522     9.735    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X69Y66         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep/C
                         clock pessimism              0.092     9.827    
                         clock uncertainty           -0.046     9.781    
    SLICE_X69Y66         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     9.715    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          9.715    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.107ns (4.147%)  route 2.473ns (95.853%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 9.735 - 8.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.638ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.580ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.806     2.049    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X75Y18         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.128 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=1, routed)           1.289     3.417    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_bufg_place
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.445 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg_bufg_place/O
                         net (fo=2619, routed)        1.184     4.629    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X69Y66         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.522     9.735    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X69Y66         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0/C
                         clock pessimism              0.092     9.827    
                         clock uncertainty           -0.046     9.781    
    SLICE_X69Y66         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     9.715    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          9.715    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.107ns (4.353%)  route 2.351ns (95.647%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 9.657 - 8.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.638ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.580ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.806     2.049    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X75Y18         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.128 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=1, routed)           1.289     3.417    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_bufg_place
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.445 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg_bufg_place/O
                         net (fo=2619, routed)        1.062     4.507    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X60Y23         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.444     9.657    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X60Y23         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2/C
                         clock pessimism              0.146     9.803    
                         clock uncertainty           -0.046     9.757    
    SLICE_X60Y23         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     9.691    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          9.691    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.107ns (4.353%)  route 2.351ns (95.647%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 9.657 - 8.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.638ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.580ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.806     2.049    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X75Y18         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.128 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=1, routed)           1.289     3.417    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_bufg_place
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.445 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg_bufg_place/O
                         net (fo=2619, routed)        1.062     4.507    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X60Y23         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.444     9.657    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X60Y23         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/C
                         clock pessimism              0.146     9.803    
                         clock uncertainty           -0.046     9.757    
    SLICE_X60Y23         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     9.691    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                          9.691    
                         arrival time                          -4.507    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/CLR
                            (recovery check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.107ns (4.355%)  route 2.350ns (95.645%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 9.659 - 8.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.638ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.580ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.806     2.049    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X75Y18         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.128 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=1, routed)           1.289     3.417    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_bufg_place
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.445 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg_bufg_place/O
                         net (fo=2619, routed)        1.061     4.506    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X60Y23         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.446     9.659    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X60Y23         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]/C
                         clock pessimism              0.146     9.805    
                         clock uncertainty           -0.046     9.759    
    SLICE_X60Y23         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     9.693    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_2ff_reg[1]
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/CLR
                            (recovery check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.107ns (4.355%)  route 2.350ns (95.645%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 9.659 - 8.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.638ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.580ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.806     2.049    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X75Y18         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.128 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=1, routed)           1.289     3.417    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_bufg_place
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.445 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg_bufg_place/O
                         net (fo=2619, routed)        1.061     4.506    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X60Y23         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.446     9.659    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X60Y23         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]/C
                         clock pessimism              0.146     9.805    
                         clock uncertainty           -0.046     9.759    
    SLICE_X60Y23         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     9.693    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep/CLR
                            (recovery check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@8.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.107ns (4.355%)  route 2.350ns (95.645%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 9.659 - 8.000 ) 
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.806ns (routing 0.638ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.580ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.113     0.113    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.806     2.049    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_clk
    SLICE_X75Y18         FDPE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y18         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.128 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg/Q
                         net (fo=1, routed)           1.289     3.417    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_bufg_place
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.445 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_reg_bufg_place/O
                         net (fo=2619, routed)        1.061     4.506    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/sys_reset
    SLICE_X60Y23         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      8.000     8.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     8.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.099     8.099    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.213 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.446     9.659    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X60Y23         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep/C
                         clock pessimism              0.146     9.805    
                         clock uncertainty           -0.046     9.759    
    SLICE_X60Y23         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     9.693    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  5.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.040ns (37.037%)  route 0.068ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.981ns (routing 0.349ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.387ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.981     1.127    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y29         FDSE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y29         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.167 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.068     1.235    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/p_0_in
    SLICE_X75Y29         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.101     1.268    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y29         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[0]/C
                         clock pessimism             -0.132     1.136    
    SLICE_X75Y29         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.116    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.040ns (37.037%)  route 0.068ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.127ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.981ns (routing 0.349ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.101ns (routing 0.387ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.981     1.127    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y29         FDSE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y29         FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.167 f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset_reg[1]/Q
                         net (fo=3, routed)           0.068     1.235    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/p_0_in
    SLICE_X75Y29         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.101     1.268    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/CLK_USERCLK
    SLICE_X75Y29         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[2]/C
                         clock pessimism             -0.132     1.136    
    SLICE_X75Y29         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.116    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/wait_done_sequence_ff_reg[2]/CLR
                            (removal check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.040ns (25.641%)  route 0.116ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.904ns (routing 0.349ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.387ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.904     1.050    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X60Y23         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.090 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/Q
                         net (fo=245, routed)         0.116     1.206    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/user_rst_n_3ff_reg[1]_rep__3
    SLICE_X56Y23         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/wait_done_sequence_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.031     1.198    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/user_clk
    SLICE_X56Y23         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/wait_done_sequence_ff_reg[2]/C
                         clock pessimism             -0.091     1.107    
    SLICE_X56Y23         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.087    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/wait_done_sequence_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/wait_done_sequence_ff_reg[5]/CLR
                            (removal check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.040ns (25.806%)  route 0.115ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.904ns (routing 0.349ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.387ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.904     1.050    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X60Y23         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.090 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/Q
                         net (fo=245, routed)         0.115     1.205    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/user_rst_n_3ff_reg[1]_rep__3
    SLICE_X56Y23         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/wait_done_sequence_ff_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.030     1.197    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/user_clk
    SLICE_X56Y23         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/wait_done_sequence_ff_reg[5]/C
                         clock pessimism             -0.091     1.106    
    SLICE_X56Y23         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.086    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/wait_done_sequence_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/wait_done_sequence_ff_reg[6]/CLR
                            (removal check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.040ns (25.806%)  route 0.115ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Net Delay (Source):      0.904ns (routing 0.349ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.387ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.904     1.050    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X60Y23         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.090 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3/Q
                         net (fo=245, routed)         0.115     1.205    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/user_rst_n_3ff_reg[1]_rep__3
    SLICE_X56Y23         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/wait_done_sequence_ff_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.030     1.197    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/user_clk
    SLICE_X56Y23         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/wait_done_sequence_ff_reg[6]/C
                         clock pessimism             -0.091     1.106    
    SLICE_X56Y23         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.086    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi4mm_axi_slave_read_inst/wait_done_sequence_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[1]/CLR
                            (removal check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.992ns (routing 0.349ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.387ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.992     1.138    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y17         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.177 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/Q
                         net (fo=358, routed)         0.128     1.305    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[0]_0
    SLICE_X74Y19         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.108     1.275    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/user_clk
    SLICE_X74Y19         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[1]/C
                         clock pessimism             -0.094     1.181    
    SLICE_X74Y19         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.161    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[2]/CLR
                            (removal check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.992ns (routing 0.349ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.387ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.992     1.138    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y17         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.177 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/Q
                         net (fo=358, routed)         0.128     1.305    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[0]_0
    SLICE_X74Y19         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.108     1.275    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/user_clk
    SLICE_X74Y19         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[2]/C
                         clock pessimism             -0.094     1.181    
    SLICE_X74Y19         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.161    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[3]/CLR
                            (removal check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.992ns (routing 0.349ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.387ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.992     1.138    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y17         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.177 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/Q
                         net (fo=358, routed)         0.128     1.305    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[0]_0
    SLICE_X74Y19         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.108     1.275    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/user_clk
    SLICE_X74Y19         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[3]/C
                         clock pessimism             -0.094     1.181    
    SLICE_X74Y19         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.161    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[4]/CLR
                            (removal check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.992ns (routing 0.349ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.387ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.992     1.138    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y17         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.177 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/Q
                         net (fo=358, routed)         0.128     1.305    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[0]_0
    SLICE_X74Y19         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.108     1.275    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/user_clk
    SLICE_X74Y19         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[4]/C
                         clock pessimism             -0.094     1.181    
    SLICE_X74Y19         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.161    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/C
                            (rising edge-triggered cell FDCE clocked by axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[5]/CLR
                            (removal check against rising-edge clock axi_bram_ctrl_0_BRAM_PORTA1_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns - axi_bram_ctrl_0_BRAM_PORTA1_CLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.138ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.992ns (routing 0.349ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.387ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.073     0.073    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       0.992     1.138    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/user_clk
    SLICE_X75Y17         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.177 r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi_aresetn_reg/Q
                         net (fo=358, routed)         0.128     1.305    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[0]_0
    SLICE_X74Y19         FDCE                                         f  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axi_bram_ctrl_0_BRAM_PORTA1_CLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/Kintex_Golden_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gthe4_top.Kintex_Golden_xdma_0_0_pcie4_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=6, routed)           0.085     0.085    Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_TXOUTCLK
    BUFG_GT_X1Y14        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  Kintex_Golden_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O
    X2Y1 (CLOCK_ROOT)    net (fo=24781, routed)       1.108     1.275    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/user_clk
    SLICE_X74Y19         FDCE                                         r  Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[5]/C
                         clock pessimism             -0.094     1.181    
    SLICE_X74Y19         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.161    Kintex_Golden_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/mm_slave_port.axi_enhanced_cfg/axi_enhanced_cfg_block_bridge_inst/end_point.cfg_mgmt_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.144    





