// Seed: 3225288459
module module_0 ();
endmodule
module module_1 #(
    parameter id_3 = 32'd92,
    parameter id_5 = 32'd91,
    parameter id_7 = 32'd57
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  output wire id_4;
  module_0 modCall_1 ();
  inout wire _id_3;
  output wire id_2;
  input logic [7:0] id_1;
  rnmos (id_5, 1 == -1, id_4, 1'd0, id_3);
  wor id_6 = -1;
  wire [1 : id_5  *  id_3] _id_7 = id_1[!id_7 : 1];
  logic id_8;
endmodule
