{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 23:17:52 2018 " "Info: Processing started: Mon Oct 29 23:17:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scan_led3 -c scan_led3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scan_led3 -c scan_led3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "scan_led3.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.bdf" { { 192 136 304 208 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter4:inst\|74161:inst\|f74161:sub\|9 counter4:inst\|inst5 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"counter4:inst\|74161:inst\|f74161:sub\|9\" and destination register \"counter4:inst\|inst5\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.186 ns + Longest register register " "Info: + Longest register to register delay is 1.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4:inst\|74161:inst\|f74161:sub\|9 1 REG LCFF_X17_Y7_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N1; Fanout = 10; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.624 ns) 1.078 ns decoder2_3:inst2\|74139:inst\|33~2 2 COMB LCCOMB_X17_Y7_N14 1 " "Info: 2: + IC(0.454 ns) + CELL(0.624 ns) = 1.078 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 1; COMB Node = 'decoder2_3:inst2\|74139:inst\|33~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { counter4:inst|74161:inst|f74161:sub|9 decoder2_3:inst2|74139:inst|33~2 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.186 ns counter4:inst\|inst5 3 REG LCFF_X17_Y7_N15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.186 ns; Loc. = LCFF_X17_Y7_N15; Fanout = 1; REG Node = 'counter4:inst\|inst5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { decoder2_3:inst2|74139:inst|33~2 counter4:inst|inst5 } "NODE_NAME" } } { "../counter4/counter4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/counter4/counter4.bdf" { { 344 1008 1072 424 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 61.72 % ) " "Info: Total cell delay = 0.732 ns ( 61.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.454 ns ( 38.28 % ) " "Info: Total interconnect delay = 0.454 ns ( 38.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { counter4:inst|74161:inst|f74161:sub|9 decoder2_3:inst2|74139:inst|33~2 counter4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.186 ns" { counter4:inst|74161:inst|f74161:sub|9 {} decoder2_3:inst2|74139:inst|33~2 {} counter4:inst|inst5 {} } { 0.000ns 0.454ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.742 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.bdf" { { 192 136 304 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.bdf" { { 192 136 304 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.742 ns counter4:inst\|inst5 3 REG LCFF_X17_Y7_N15 1 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X17_Y7_N15; Fanout = 1; REG Node = 'counter4:inst\|inst5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { clk~clkctrl counter4:inst|inst5 } "NODE_NAME" } } { "../counter4/counter4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/counter4/counter4.bdf" { { 344 1008 1072 424 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.77 % ) " "Info: Total cell delay = 1.776 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl counter4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|inst5 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.742 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.bdf" { { 192 136 304 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.bdf" { { 192 136 304 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.742 ns counter4:inst\|74161:inst\|f74161:sub\|9 3 REG LCFF_X17_Y7_N1 10 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X17_Y7_N1; Fanout = 10; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.77 % ) " "Info: Total cell delay = 1.776 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl counter4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|inst5 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../counter4/counter4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/counter4/counter4.bdf" { { 344 1008 1072 424 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { counter4:inst|74161:inst|f74161:sub|9 decoder2_3:inst2|74139:inst|33~2 counter4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.186 ns" { counter4:inst|74161:inst|f74161:sub|9 {} decoder2_3:inst2|74139:inst|33~2 {} counter4:inst|inst5 {} } { 0.000ns 0.454ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl counter4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|inst5 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst|inst5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { counter4:inst|inst5 {} } {  } {  } "" } } { "../counter4/counter4.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/counter4/counter4.bdf" { { 344 1008 1072 424 "inst5" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk D counter4:inst\|74161:inst\|f74161:sub\|87 18.432 ns register " "Info: tco from clock \"clk\" to destination pin \"D\" through register \"counter4:inst\|74161:inst\|f74161:sub\|87\" is 18.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.742 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.bdf" { { 192 136 304 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 3 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.bdf" { { 192 136 304 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.742 ns counter4:inst\|74161:inst\|f74161:sub\|87 3 REG LCFF_X17_Y7_N27 14 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 14; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { clk~clkctrl counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.77 % ) " "Info: Total cell delay = 1.776 ns ( 64.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.23 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.386 ns + Longest register pin " "Info: + Longest register to pin delay is 15.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4:inst\|74161:inst\|f74161:sub\|87 1 REG LCFF_X17_Y7_N27 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N27; Fanout = 14; REG Node = 'counter4:inst\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(0.539 ns) 2.588 ns mux4_3_1:inst3\|dout\[0\]~14 2 COMB LCCOMB_X17_Y7_N8 1 " "Info: 2: + IC(2.049 ns) + CELL(0.539 ns) = 2.588 ns; Loc. = LCCOMB_X17_Y7_N8; Fanout = 1; COMB Node = 'mux4_3_1:inst3\|dout\[0\]~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { counter4:inst|74161:inst|f74161:sub|87 mux4_3_1:inst3|dout[0]~14 } "NODE_NAME" } } { "../mux4_3_1/mux4_3_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/mux4_3_1/mux4_3_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.319 ns) 3.953 ns mux4_3_1:inst3\|dout\[0\]~15 3 COMB LCCOMB_X17_Y7_N10 16 " "Info: 3: + IC(1.046 ns) + CELL(0.319 ns) = 3.953 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 16; COMB Node = 'mux4_3_1:inst3\|dout\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 } "NODE_NAME" } } { "../mux4_3_1/mux4_3_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/mux4_3_1/mux4_3_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.647 ns) 6.621 ns scan_led:inst6\|Equal14~4 4 COMB LCCOMB_X13_Y12_N18 6 " "Info: 4: + IC(2.021 ns) + CELL(0.647 ns) = 6.621 ns; Loc. = LCCOMB_X13_Y12_N18; Fanout = 6; COMB Node = 'scan_led:inst6\|Equal14~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { mux4_3_1:inst3|dout[0]~15 scan_led:inst6|Equal14~4 } "NODE_NAME" } } { "scan_led3.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.624 ns) 8.562 ns scan_led:inst6\|cout\[3\]~95 5 COMB LCCOMB_X13_Y13_N2 1 " "Info: 5: + IC(1.317 ns) + CELL(0.624 ns) = 8.562 ns; Loc. = LCCOMB_X13_Y13_N2; Fanout = 1; COMB Node = 'scan_led:inst6\|cout\[3\]~95'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { scan_led:inst6|Equal14~4 scan_led:inst6|cout[3]~95 } "NODE_NAME" } } { "scan_led3.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.624 ns) 9.545 ns scan_led:inst6\|cout\[3\]~101 6 COMB LCCOMB_X13_Y13_N10 1 " "Info: 6: + IC(0.359 ns) + CELL(0.624 ns) = 9.545 ns; Loc. = LCCOMB_X13_Y13_N10; Fanout = 1; COMB Node = 'scan_led:inst6\|cout\[3\]~101'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { scan_led:inst6|cout[3]~95 scan_led:inst6|cout[3]~101 } "NODE_NAME" } } { "scan_led3.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.614 ns) 10.551 ns scan_led:inst6\|cout\[3\]~102 7 COMB LCCOMB_X13_Y13_N28 1 " "Info: 7: + IC(0.392 ns) + CELL(0.614 ns) = 10.551 ns; Loc. = LCCOMB_X13_Y13_N28; Fanout = 1; COMB Node = 'scan_led:inst6\|cout\[3\]~102'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { scan_led:inst6|cout[3]~101 scan_led:inst6|cout[3]~102 } "NODE_NAME" } } { "scan_led3.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.599 ns) + CELL(3.236 ns) 15.386 ns D 8 PIN PIN_136 0 " "Info: 8: + IC(1.599 ns) + CELL(3.236 ns) = 15.386 ns; Loc. = PIN_136; Fanout = 0; PIN Node = 'D'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.835 ns" { scan_led:inst6|cout[3]~102 D } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.bdf" { { 440 1008 1184 456 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.603 ns ( 42.92 % ) " "Info: Total cell delay = 6.603 ns ( 42.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.783 ns ( 57.08 % ) " "Info: Total interconnect delay = 8.783 ns ( 57.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.386 ns" { counter4:inst|74161:inst|f74161:sub|87 mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 scan_led:inst6|Equal14~4 scan_led:inst6|cout[3]~95 scan_led:inst6|cout[3]~101 scan_led:inst6|cout[3]~102 D } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.386 ns" { counter4:inst|74161:inst|f74161:sub|87 {} mux4_3_1:inst3|dout[0]~14 {} mux4_3_1:inst3|dout[0]~15 {} scan_led:inst6|Equal14~4 {} scan_led:inst6|cout[3]~95 {} scan_led:inst6|cout[3]~101 {} scan_led:inst6|cout[3]~102 {} D {} } { 0.000ns 2.049ns 1.046ns 2.021ns 1.317ns 0.359ns 0.392ns 1.599ns } { 0.000ns 0.539ns 0.319ns 0.647ns 0.624ns 0.624ns 0.614ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl counter4:inst|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} counter4:inst|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.386 ns" { counter4:inst|74161:inst|f74161:sub|87 mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 scan_led:inst6|Equal14~4 scan_led:inst6|cout[3]~95 scan_led:inst6|cout[3]~101 scan_led:inst6|cout[3]~102 D } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "15.386 ns" { counter4:inst|74161:inst|f74161:sub|87 {} mux4_3_1:inst3|dout[0]~14 {} mux4_3_1:inst3|dout[0]~15 {} scan_led:inst6|Equal14~4 {} scan_led:inst6|cout[3]~95 {} scan_led:inst6|cout[3]~101 {} scan_led:inst6|cout[3]~102 {} D {} } { 0.000ns 2.049ns 1.046ns 2.021ns 1.317ns 0.359ns 0.392ns 1.599ns } { 0.000ns 0.539ns 0.319ns 0.647ns 0.624ns 0.624ns 0.614ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "din0\[0\] D 21.273 ns Longest " "Info: Longest tpd from source pin \"din0\[0\]\" to destination pin \"D\" is 21.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns din0\[0\] 1 PIN PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'din0\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din0[0] } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.bdf" { { 368 280 448 384 "din0\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.904 ns) + CELL(0.647 ns) 8.475 ns mux4_3_1:inst3\|dout\[0\]~14 2 COMB LCCOMB_X17_Y7_N8 1 " "Info: 2: + IC(6.904 ns) + CELL(0.647 ns) = 8.475 ns; Loc. = LCCOMB_X17_Y7_N8; Fanout = 1; COMB Node = 'mux4_3_1:inst3\|dout\[0\]~14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.551 ns" { din0[0] mux4_3_1:inst3|dout[0]~14 } "NODE_NAME" } } { "../mux4_3_1/mux4_3_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/mux4_3_1/mux4_3_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.319 ns) 9.840 ns mux4_3_1:inst3\|dout\[0\]~15 3 COMB LCCOMB_X17_Y7_N10 16 " "Info: 3: + IC(1.046 ns) + CELL(0.319 ns) = 9.840 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 16; COMB Node = 'mux4_3_1:inst3\|dout\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 } "NODE_NAME" } } { "../mux4_3_1/mux4_3_1.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/mux4_3_1/mux4_3_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.647 ns) 12.508 ns scan_led:inst6\|Equal14~4 4 COMB LCCOMB_X13_Y12_N18 6 " "Info: 4: + IC(2.021 ns) + CELL(0.647 ns) = 12.508 ns; Loc. = LCCOMB_X13_Y12_N18; Fanout = 6; COMB Node = 'scan_led:inst6\|Equal14~4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { mux4_3_1:inst3|dout[0]~15 scan_led:inst6|Equal14~4 } "NODE_NAME" } } { "scan_led3.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.624 ns) 14.449 ns scan_led:inst6\|cout\[3\]~95 5 COMB LCCOMB_X13_Y13_N2 1 " "Info: 5: + IC(1.317 ns) + CELL(0.624 ns) = 14.449 ns; Loc. = LCCOMB_X13_Y13_N2; Fanout = 1; COMB Node = 'scan_led:inst6\|cout\[3\]~95'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { scan_led:inst6|Equal14~4 scan_led:inst6|cout[3]~95 } "NODE_NAME" } } { "scan_led3.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.624 ns) 15.432 ns scan_led:inst6\|cout\[3\]~101 6 COMB LCCOMB_X13_Y13_N10 1 " "Info: 6: + IC(0.359 ns) + CELL(0.624 ns) = 15.432 ns; Loc. = LCCOMB_X13_Y13_N10; Fanout = 1; COMB Node = 'scan_led:inst6\|cout\[3\]~101'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { scan_led:inst6|cout[3]~95 scan_led:inst6|cout[3]~101 } "NODE_NAME" } } { "scan_led3.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.614 ns) 16.438 ns scan_led:inst6\|cout\[3\]~102 7 COMB LCCOMB_X13_Y13_N28 1 " "Info: 7: + IC(0.392 ns) + CELL(0.614 ns) = 16.438 ns; Loc. = LCCOMB_X13_Y13_N28; Fanout = 1; COMB Node = 'scan_led:inst6\|cout\[3\]~102'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { scan_led:inst6|cout[3]~101 scan_led:inst6|cout[3]~102 } "NODE_NAME" } } { "scan_led3.vhd" "" { Text "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.599 ns) + CELL(3.236 ns) 21.273 ns D 8 PIN PIN_136 0 " "Info: 8: + IC(1.599 ns) + CELL(3.236 ns) = 21.273 ns; Loc. = PIN_136; Fanout = 0; PIN Node = 'D'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.835 ns" { scan_led:inst6|cout[3]~102 D } "NODE_NAME" } } { "scan_led3.bdf" "" { Schematic "C:/Users/istil/Desktop/istillmessup/Quartus/scan_led3/scan_led3.bdf" { { 440 1008 1184 456 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.635 ns ( 35.89 % ) " "Info: Total cell delay = 7.635 ns ( 35.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.638 ns ( 64.11 % ) " "Info: Total interconnect delay = 13.638 ns ( 64.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "21.273 ns" { din0[0] mux4_3_1:inst3|dout[0]~14 mux4_3_1:inst3|dout[0]~15 scan_led:inst6|Equal14~4 scan_led:inst6|cout[3]~95 scan_led:inst6|cout[3]~101 scan_led:inst6|cout[3]~102 D } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "21.273 ns" { din0[0] {} din0[0]~combout {} mux4_3_1:inst3|dout[0]~14 {} mux4_3_1:inst3|dout[0]~15 {} scan_led:inst6|Equal14~4 {} scan_led:inst6|cout[3]~95 {} scan_led:inst6|cout[3]~101 {} scan_led:inst6|cout[3]~102 {} D {} } { 0.000ns 0.000ns 6.904ns 1.046ns 2.021ns 1.317ns 0.359ns 0.392ns 1.599ns } { 0.000ns 0.924ns 0.647ns 0.319ns 0.647ns 0.624ns 0.624ns 0.614ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 23:17:52 2018 " "Info: Processing ended: Mon Oct 29 23:17:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
