Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep 12 09:32:00 2022
| Host         : LAPTOP-GQ2R1443 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file jk_control_sets_placed.rpt
| Design       : jk
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              27 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+----------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------+---------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG        |               | temp_reg_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG        |               | temp_reg_LDC_i_2_n_0 |                1 |              1 |
|  temp_reg_LDC_i_1_n_0 |               | temp_reg_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG        |               |                      |                1 |              2 |
|  clk_IBUF_BUFG        |               | inversor             |                7 |             26 |
+-----------------------+---------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


