# **Md. Ishtiaq Ahamed Fahim 2012518642**
`CSE231.14L`

**Task 1:**
![Q1](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Questions/Task_1.png)

Truth Table

![Task_1](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_1/Task_1_Truth_Table.jpg)

Logisim

![Task_1](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_1/Task_1_Logisim.jpg)

Description

![Task_1](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_1/Task_1_Description.jpg)


**Task 2:**

Truth Table

![Task_2](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_2/Task_2.jpg)


**Task 3:**
Is it possible to make a 3-input NAND or NOR gate with 2-input NAND or NOR gates? Justify your answer

Proof

![Task_3](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_3/Proof_1.jpg)

![Task_3](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_3/Proof_2.jpg)

Logisim

![Task_3](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_3/Logisim.png)

Description

![Task_3](https://github.com/IAFahim/CSE231/blob/master/Lab/Lab_1/Task_3/Description.jpg)
