attr __file__ str ./benchmarks/standard/interpol/interpol_DFG.0_4.txt
attr __name__ str ./benchmarks/standard/interpol/interpol_DFG.0_4.txt
vertex __inserted_outport_0
vertex fmul2.out0
vertex fadd0
vertex fadd1.in0
vertex fadd3.in0
vertex fmul1.in1
vertex fmul1.in0
vertex __inserted_inport_1.in0
vertex fadd2.in1
vertex fadd1.in1
vertex fmul1.out0
vertex fmul0.out0
vertex fmul0
vertex __inserted_inport_6
vertex fadd2
vertex fadd0.in1
vertex fmul0.in1
vertex __inserted_inport_1
vertex fadd2.in0
vertex __inserted_inport_2.out0
vertex fadd0.in0
vertex __inserted_outport_0.in0
vertex __inserted_inport_2.in0
vertex fadd3.in1
vertex __inserted_inport_5.in0
vertex fmul3.out0
vertex fmul2
vertex __inserted_inport_8
vertex fmul3
vertex __inserted_inport_0.in0
vertex fadd0.out0
vertex fadd2.out0
vertex __inserted_inport_7
vertex fmul2.in0
vertex fadd1
vertex fmul2.in1
vertex __inserted_outport_0.out0
vertex __inserted_inport_7.out0
vertex __inserted_inport_0.out0
vertex __inserted_inport_0
vertex __inserted_inport_1.out0
vertex fmul0.in0
vertex __inserted_inport_2
vertex __inserted_inport_3
vertex fadd3.out0
vertex __inserted_inport_3.in0
vertex __inserted_inport_3.out0
vertex __inserted_inport_4
vertex __inserted_inport_4.in0
vertex fmul3.in0
vertex fmul1
vertex __inserted_inport_4.out0
vertex __inserted_inport_5
vertex fadd1.out0
vertex __inserted_inport_5.out0
vertex fmul3.in1
vertex __inserted_inport_6.in0
vertex fadd3
vertex __inserted_inport_7.in0
vertex __inserted_inport_8.in0
vertex __inserted_inport_6.out0
vertex __inserted_inport_8.out0
net __inserted_outport_0 __inserted_outport_0.out0
net fmul2.out0 fadd2.in1
net fadd0 fadd0.out0
net fadd1.in0 fadd1
net fadd3.in0 fadd3
net fmul1.in1 fmul1
net fmul1.in0 fmul1
net __inserted_inport_1.in0 __inserted_inport_1
net fadd2.in1 fadd2
net fadd1.in1 fadd1
net fmul1.out0 fadd1.in1
net fmul0.out0 fadd0.in0
net fmul0 fmul0.out0
net __inserted_inport_6 __inserted_inport_6.out0
net fadd2 fadd2.out0
net fadd0.in1 fadd0
net fmul0.in1 fmul0
net __inserted_inport_1 __inserted_inport_1.out0
net fadd2.in0 fadd2
net __inserted_inport_2.out0 fmul3.in0
net fadd0.in0 fadd0
net __inserted_outport_0.in0 __inserted_outport_0
net __inserted_inport_2.in0 __inserted_inport_2
net fadd3.in1 fadd3
net __inserted_inport_5.in0 __inserted_inport_5
net fmul3.out0 fadd3.in1
net fmul2 fmul2.out0
net __inserted_inport_8 __inserted_inport_8.out0
net fmul3 fmul3.out0
net __inserted_inport_0.in0 __inserted_inport_0
net fadd0.out0 fadd1.in0
net fadd2.out0 fadd3.in0
net __inserted_inport_7 __inserted_inport_7.out0
net fmul2.in0 fmul2
net fadd1 fadd1.out0
net fmul2.in1 fmul2
net __inserted_inport_7.out0 fmul2.in0
net __inserted_inport_0.out0 fmul1.in1
net __inserted_inport_0 __inserted_inport_0.out0
net __inserted_inport_1.out0 fmul1.in0
net fmul0.in0 fmul0
net __inserted_inport_2 __inserted_inport_2.out0
net __inserted_inport_3 __inserted_inport_3.out0
net fadd3.out0 __inserted_outport_0.in0
net __inserted_inport_3.in0 __inserted_inport_3
net __inserted_inport_3.out0 fmul0.in0
net __inserted_inport_4 __inserted_inport_4.out0
net __inserted_inport_4.in0 __inserted_inport_4
net fmul3.in0 fmul3
net fmul1 fmul1.out0
net __inserted_inport_4.out0 fadd0.in1
net __inserted_inport_5 __inserted_inport_5.out0
net fadd1.out0 fadd2.in0
net __inserted_inport_5.out0 fmul0.in1
net fmul3.in1 fmul3
net __inserted_inport_6.in0 __inserted_inport_6
net fadd3 fadd3.out0
net __inserted_inport_7.in0 __inserted_inport_7
net __inserted_inport_8.in0 __inserted_inport_8
net __inserted_inport_6.out0 fmul3.in1
net __inserted_inport_8.out0 fmul2.in1
