// Seed: 3153343085
module module_0 ();
  always_latch @(id_1 or posedge id_1) begin
    id_1 <= 1;
    $display(1, 1);
    id_1 = 1;
  end
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input supply1 id_3
);
  wire id_5;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge 1 == 1) begin
    id_4 <= 1;
    id_7 <= 1;
    id_4 <= id_4;
  end
  assign id_1 = id_4;
  module_0();
endmodule
