
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf12_readFilters78'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf12_readFilters78
Automatically selected td_fused_top_tdf12_readFilters78 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf12_readFilters78

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf12_readFilters78
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:147$22'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:306$143 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:298$137 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:290$133 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:282$124 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:274$117 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:266$97 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:258$95 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:250$87 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:242$79 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:234$75 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:226$73 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:218$71 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:183$41 in module td_fused_top_tdf12_readFilters78.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:171$30 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:161$27 in module td_fused_top_tdf12_readFilters78.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:147$22 in module td_fused_top_tdf12_readFilters78.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:135$7 in module td_fused_top_tdf12_readFilters78.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:123$3 in module td_fused_top_tdf12_readFilters78.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:115$1 in module td_fused_top_tdf12_readFilters78.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 20 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:0$192'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:0$192'.
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:379$191'.
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:349$182'.
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:306$143'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:298$137'.
     1/1: $1\weight_vecs_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:290$133'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:282$124'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:274$117'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:266$97'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:258$95'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:250$87'.
     1/1: $1\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4[7:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:242$79'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:234$75'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:226$73'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:218$71'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:212$69'.
     1/1: $0\tmp_reg_144[16:7]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:205$67'.
     1/2: $0\icmp_ln49_reg_154_pp0_iter2_reg[0:0]
     2/2: $0\kk_0_0_i_i_reg_93_pp0_iter2_reg[7:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:197$63'.
     1/3: $0\icmp_ln49_reg_154_pp0_iter1_reg[0:0]
     2/3: $0\icmp_ln49_reg_154[0:0]
     3/3: $0\kk_0_0_i_i_reg_93_pp0_iter1_reg[7:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:191$57'.
     1/1: $0\add_ln49_reg_149[7:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:183$41'.
     1/1: $0\kk_0_0_i_i_reg_93[7:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:171$30'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:161$27'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:147$22'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:135$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:123$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:115$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_block_state1' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:349$182'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_NS_fsm' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:306$143'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\weight_vecs_0_0_0_we0' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:298$137'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:290$133'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\indices_23_read' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:282$124'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\indices_23_blk_n' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:274$117'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\filter_data_ce0' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:266$97'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_ready' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:258$95'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:250$87'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_idle_pp0' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:242$79'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_idle' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:234$75'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_done' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:226$73'.
No latch inferred for signal `\td_fused_top_tdf12_readFilters78.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:218$71'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf12_readFilters78.\tmp_reg_144 [6:0]' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:379$191'.
  created $dff cell `$procdff$315' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\tmp_reg_144 [16:7]' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:212$69'.
  created $dff cell `$procdff$316' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\kk_0_0_i_i_reg_93_pp0_iter2_reg' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:205$67'.
  created $dff cell `$procdff$317' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\icmp_ln49_reg_154_pp0_iter2_reg' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:205$67'.
  created $dff cell `$procdff$318' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\kk_0_0_i_i_reg_93_pp0_iter1_reg' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:197$63'.
  created $dff cell `$procdff$319' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\icmp_ln49_reg_154' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:197$63'.
  created $dff cell `$procdff$320' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\icmp_ln49_reg_154_pp0_iter1_reg' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:197$63'.
  created $dff cell `$procdff$321' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\add_ln49_reg_149' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:191$57'.
  created $dff cell `$procdff$322' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\kk_0_0_i_i_reg_93' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:183$41'.
  created $dff cell `$procdff$323' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:171$30'.
  created $dff cell `$procdff$324' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:161$27'.
  created $dff cell `$procdff$325' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:147$22'.
  created $dff cell `$procdff$326' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:135$7'.
  created $dff cell `$procdff$327' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\ap_done_reg' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:123$3'.
  created $dff cell `$procdff$328' with positive edge clock.
Creating register for signal `\td_fused_top_tdf12_readFilters78.\ap_CS_fsm' using process `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:115$1'.
  created $dff cell `$procdff$329' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:0$192'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:379$191'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:349$182'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:306$143'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:306$143'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:298$137'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:298$137'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:290$133'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:290$133'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:282$124'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:282$124'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:274$117'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:274$117'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:266$97'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:266$97'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:258$95'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:258$95'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:250$87'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:250$87'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:242$79'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:242$79'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:234$75'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:234$75'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:226$73'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:226$73'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:218$71'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:218$71'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:212$69'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:212$69'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:205$67'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:205$67'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:197$63'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:197$63'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:191$57'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:191$57'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:183$41'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:183$41'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:171$30'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:171$30'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:161$27'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:161$27'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:147$22'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:147$22'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:135$7'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:135$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:123$3'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:123$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:115$1'.
Removing empty process `td_fused_top_tdf12_readFilters78.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:115$1'.
Cleaned up 36 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf12_readFilters78.
<suppressed ~135 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf12_readFilters78.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf12_readFilters78'.
<suppressed ~132 debug messages>
Removed a total of 44 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf12_readFilters78..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$275.
    dead port 2/2 on $mux $procmux$275.
    dead port 1/2 on $mux $procmux$233.
    dead port 2/2 on $mux $procmux$233.
    dead port 1/2 on $mux $procmux$199.
    dead port 2/2 on $mux $procmux$201.
    dead port 2/2 on $mux $procmux$208.
    dead port 2/2 on $mux $procmux$216.
Removed 8 multiplexer ports.
<suppressed ~23 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf12_readFilters78.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf12_readFilters78'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$329 ($dff) from module td_fused_top_tdf12_readFilters78 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$328 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $procmux$304_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$327 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $procmux$296_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$338 ($sdff) from module td_fused_top_tdf12_readFilters78 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$326 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $procmux$291_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$325 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $procmux$283_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$321 ($dff) from module td_fused_top_tdf12_readFilters78 (D = \icmp_ln49_reg_154, Q = \icmp_ln49_reg_154_pp0_iter1_reg).
Adding EN signal on $procdff$320 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:365$190_Y, Q = \icmp_ln49_reg_154).
Adding EN signal on $procdff$319 ($dff) from module td_fused_top_tdf12_readFilters78 (D = \kk_0_0_i_i_reg_93, Q = \kk_0_0_i_i_reg_93_pp0_iter1_reg).
Adding EN signal on $procdff$316 ($dff) from module td_fused_top_tdf12_readFilters78 (D = \indices_23_dout, Q = \tmp_reg_144 [16:7]).
Setting constant 0-bit at position 0 on $procdff$315 ($dff) from module td_fused_top_tdf12_readFilters78.
Setting constant 0-bit at position 1 on $procdff$315 ($dff) from module td_fused_top_tdf12_readFilters78.
Setting constant 0-bit at position 2 on $procdff$315 ($dff) from module td_fused_top_tdf12_readFilters78.
Setting constant 0-bit at position 3 on $procdff$315 ($dff) from module td_fused_top_tdf12_readFilters78.
Setting constant 0-bit at position 4 on $procdff$315 ($dff) from module td_fused_top_tdf12_readFilters78.
Setting constant 0-bit at position 5 on $procdff$315 ($dff) from module td_fused_top_tdf12_readFilters78.
Setting constant 0-bit at position 6 on $procdff$315 ($dff) from module td_fused_top_tdf12_readFilters78.
Adding EN signal on $procdff$322 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v:333$180_Y, Q = \add_ln49_reg_149).
Adding SRST signal on $procdff$324 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $procmux$278_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding EN signal on $procdff$323 ($dff) from module td_fused_top_tdf12_readFilters78 (D = $procmux$273_Y, Q = \kk_0_0_i_i_reg_93).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf12_readFilters78..
Removed 24 unused cells and 272 unused wires.
<suppressed ~29 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf12_readFilters78.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf12_readFilters78..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf12_readFilters78.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf12_readFilters78'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf12_readFilters78..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf12_readFilters78.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf12_readFilters78 ===

   Number of wires:                 92
   Number of wire bits:            409
   Number of public wires:          52
   Number of public wire bits:     349
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     $add                           25
     $and                           12
     $dff                            9
     $dffe                          36
     $eq                            17
     $mux                           43
     $not                           10
     $or                             6
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           7
     $sdffe                          1

End of script. Logfile hash: 1ba7194cac, CPU: user 0.06s system 0.00s, MEM: 13.41 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 31% 4x opt_expr (0 sec), 24% 3x opt_merge (0 sec), ...
