<stg><name>example_Block_codeRepl971_proc</name>


<trans_list>

<trans id="428" from="1" to="2">
<condition id="246">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="1" to="5">
<condition id="260">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="1" to="6">
<condition id="258">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="2" to="3">
<condition id="248">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="2" to="4">
<condition id="254">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="3" to="2">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="4" to="4">
<condition id="256">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="4" to="7">
<condition id="266">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="mergeState_1_load" val="0"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
<literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="4" to="10">
<condition id="278">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="5" to="4">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="6" to="4">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="7" to="8">
<condition id="268">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="7" to="9">
<condition id="274">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="8" to="7">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="9" to="9">
<condition id="276">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="10" to="9">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i12* %mlx2sbu_V_user_V, i3* %mlx2sbu_V_id_V, i1* %mlx2sbu_V_last_V, i32* %mlx2sbu_V_keep_V, i256* %mlx2sbu_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2mlx_V_user_V, i3* %sbu2mlx_V_id_V, i1* %sbu2mlx_V_last_V, i32* %sbu2mlx_V_keep_V, i256* %sbu2mlx_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_cx_V_user_V, i3* %sbu2prt_cx_V_id_V, i1* %sbu2prt_cx_V_last_V, i32* %sbu2prt_cx_V_keep_V, i256* %sbu2prt_cx_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_nw_V_user_V, i3* %sbu2prt_nw_V_id_V, i1* %sbu2prt_nw_V_last_V, i32* %sbu2prt_nw_V_keep_V, i256* %sbu2prt_nw_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_cx2sbu_V_user_V, i3* %prt_cx2sbu_V_id_V, i1* %prt_cx2sbu_V_last_V, i32* %prt_cx2sbu_V_keep_V, i256* %prt_cx2sbu_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_nw2sbu_V_user_V, i3* %prt_nw2sbu_V_id_V, i1* %prt_nw2sbu_V_last_V, i32* %prt_nw2sbu_V_keep_V, i256* %prt_nw2sbu_V_data_V, [5 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="256" op_0_bw="64">
<![CDATA[
newFuncRoot:6  %merger_network_0_V_data_V = alloca i256, align 8

]]></node>
<StgValue><ssdm name="merger_network_0_V_data_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
newFuncRoot:7  %empty = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_network_0_V_data_V, i256* %merger_network_0_V_data_V)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:8  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_network_0_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:9  %merger_network_0_V_keep_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="merger_network_0_V_keep_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
newFuncRoot:10  %empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_network_0_V_keep_V, i32* %merger_network_0_V_keep_V)

]]></node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:11  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_network_0_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:12  %merger_network_0_V_last_V = alloca i1, align 1

]]></node>
<StgValue><ssdm name="merger_network_0_V_last_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
newFuncRoot:13  %empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_network_0_V_last_V, i1* %merger_network_0_V_last_V)

]]></node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:14  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_network_0_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="3" op_0_bw="64">
<![CDATA[
newFuncRoot:15  %merger_network_0_V_id_V = alloca i3, align 1

]]></node>
<StgValue><ssdm name="merger_network_0_V_id_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
newFuncRoot:16  %empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @merger_network_LF_0_NF_OC_V_O_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_network_0_V_id_V, i3* %merger_network_0_V_id_V)

]]></node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:17  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_network_0_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="12" op_0_bw="64">
<![CDATA[
newFuncRoot:18  %merger_network_0_V_user_V = alloca i12, align 2

]]></node>
<StgValue><ssdm name="merger_network_0_V_user_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="12">
<![CDATA[
newFuncRoot:19  %empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_network_0_V_user_V, i12* %merger_network_0_V_user_V)

]]></node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:20  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_network_0_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="256" op_0_bw="64">
<![CDATA[
newFuncRoot:21  %merger_host_1_V_data_V = alloca i256, align 8

]]></node>
<StgValue><ssdm name="merger_host_1_V_data_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
newFuncRoot:22  %empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_d, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_host_1_V_data_V, i256* %merger_host_1_V_data_V)

]]></node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:23  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_host_1_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:24  %merger_host_1_V_keep_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="merger_host_1_V_keep_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
newFuncRoot:25  %empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_k, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_host_1_V_keep_V, i32* %merger_host_1_V_keep_V)

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:26  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_host_1_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:27  %merger_host_1_V_last_V = alloca i1, align 1

]]></node>
<StgValue><ssdm name="merger_host_1_V_last_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
newFuncRoot:28  %empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_l, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_host_1_V_last_V, i1* %merger_host_1_V_last_V)

]]></node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:29  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_host_1_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="3" op_0_bw="64">
<![CDATA[
newFuncRoot:30  %merger_host_1_V_id_V = alloca i3, align 1

]]></node>
<StgValue><ssdm name="merger_host_1_V_id_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
newFuncRoot:31  %empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @merger_host_LF_1_NF_OC_V_OC_i, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_host_1_V_id_V, i3* %merger_host_1_V_id_V)

]]></node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:32  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_host_1_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="12" op_0_bw="64">
<![CDATA[
newFuncRoot:33  %merger_host_1_V_user_V = alloca i12, align 2

]]></node>
<StgValue><ssdm name="merger_host_1_V_user_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="12">
<![CDATA[
newFuncRoot:34  %empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_u, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_host_1_V_user_V, i12* %merger_host_1_V_user_V)

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:35  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_host_1_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="256" op_0_bw="64">
<![CDATA[
newFuncRoot:36  %merger_host_0_V_data_V = alloca i256, align 8

]]></node>
<StgValue><ssdm name="merger_host_0_V_data_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
newFuncRoot:37  %empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_d, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_host_0_V_data_V, i256* %merger_host_0_V_data_V)

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:38  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_host_0_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:39  %merger_host_0_V_keep_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="merger_host_0_V_keep_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
newFuncRoot:40  %empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_k, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_host_0_V_keep_V, i32* %merger_host_0_V_keep_V)

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:41  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_host_0_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:42  %merger_host_0_V_last_V = alloca i1, align 1

]]></node>
<StgValue><ssdm name="merger_host_0_V_last_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
newFuncRoot:43  %empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_l, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_host_0_V_last_V, i1* %merger_host_0_V_last_V)

]]></node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:44  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_host_0_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="3" op_0_bw="64">
<![CDATA[
newFuncRoot:45  %merger_host_0_V_id_V = alloca i3, align 1

]]></node>
<StgValue><ssdm name="merger_host_0_V_id_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
newFuncRoot:46  %empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @merger_host_LF_0_NF_OC_V_OC_i, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_host_0_V_id_V, i3* %merger_host_0_V_id_V)

]]></node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:47  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_host_0_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="12" op_0_bw="64">
<![CDATA[
newFuncRoot:48  %merger_host_0_V_user_V = alloca i12, align 2

]]></node>
<StgValue><ssdm name="merger_host_0_V_user_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="12">
<![CDATA[
newFuncRoot:49  %empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_u, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_host_0_V_user_V, i12* %merger_host_0_V_user_V)

]]></node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:50  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_host_0_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="256" op_0_bw="64">
<![CDATA[
newFuncRoot:51  %merger_network_1_V_data_V = alloca i256, align 8

]]></node>
<StgValue><ssdm name="merger_network_1_V_data_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
newFuncRoot:52  %empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_network_1_V_data_V, i256* %merger_network_1_V_data_V)

]]></node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:53  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_network_1_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:54  %merger_network_1_V_keep_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="merger_network_1_V_keep_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
newFuncRoot:55  %empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_network_1_V_keep_V, i32* %merger_network_1_V_keep_V)

]]></node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:56  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_network_1_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:57  %merger_network_1_V_last_V = alloca i1, align 1

]]></node>
<StgValue><ssdm name="merger_network_1_V_last_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
newFuncRoot:58  %empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_network_1_V_last_V, i1* %merger_network_1_V_last_V)

]]></node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:59  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_network_1_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="3" op_0_bw="64">
<![CDATA[
newFuncRoot:60  %merger_network_1_V_id_V = alloca i3, align 1

]]></node>
<StgValue><ssdm name="merger_network_1_V_id_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
newFuncRoot:61  %empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @merger_network_LF_1_NF_OC_V_O_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_network_1_V_id_V, i3* %merger_network_1_V_id_V)

]]></node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:62  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_network_1_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="12" op_0_bw="64">
<![CDATA[
newFuncRoot:63  %merger_network_1_V_user_V = alloca i12, align 2

]]></node>
<StgValue><ssdm name="merger_network_1_V_user_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="12">
<![CDATA[
newFuncRoot:64  %empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_network_1_V_user_V, i12* %merger_network_1_V_user_V)

]]></node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:65  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_network_1_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="2" op_0_bw="2">
<![CDATA[
newFuncRoot:66  %DetectState_load = load i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name="DetectState_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="1">
<![CDATA[
newFuncRoot:67  %reply_load = load i1* @reply, align 1

]]></node>
<StgValue><ssdm name="reply_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
newFuncRoot:68  switch i2 %DetectState_load, label %axi_stream_pass_nw.exit [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %2
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_2, label %8, label %._crit_edge168.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_63 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_63, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %reply_load, label %15, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="reply_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i256 %tmp_data_V_2, i32 %tmp_keep_V_2, i1 %tmp_last_V_2, i3 %tmp_id_V_2, i12 %tmp_user_V_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="reply_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="reply_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i256 %tmp_data_V_2, i32 %tmp_keep_V_2, i1 %tmp_last_V_2, i3 %tmp_id_V_2, i12 %tmp_user_V_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="reply_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_last_V_2, label %33, label %._crit_edge169.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 false, i1* @reply, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge169.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge169.i:0  br label %._crit_edge168.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge168.i:0  br label %axi_stream_pass_nw.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %7, label %._crit_edge166.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_62 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_23 = extractvalue { i256, i32, i1, i3, i12 } %empty_62, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_23"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V = extractvalue { i256, i32, i1, i3, i12 } %empty_62, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V = extractvalue { i256, i32, i1, i3, i12 } %empty_62, 2

]]></node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V = extractvalue { i256, i32, i1, i3, i12 } %empty_62, 3

]]></node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V = extractvalue { i256, i32, i1, i3, i12 } %empty_62, 4

]]></node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_10 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_23, i16 0, i32 176, i32 191)

]]></node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %p_Result_11 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_10, i16 259, i32 240, i32 255)

]]></node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="80" op_3_bw="32" op_4_bw="32">
<![CDATA[
:8  %tmp_data_V = call i256 @_ssdm_op_PartSet.i256.i256.i80.i32.i32(i256 %p_Result_11, i80 199121678069586423917098, i32 96, i32 175)

]]></node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %tmp_last_V, label %14, label %._crit_edge167.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge167.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge167.i:0  br label %._crit_edge166.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge166.i:0  br label %axi_stream_pass_nw.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %6, label %._crit_edge163.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_61 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_22 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_22"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_3"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_3"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_3"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_3"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_22, i32 144, i32 159)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_5 = icmp eq i16 %p_Result_s, 2048

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_5, label %13, label %._crit_edge164.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_22, i32 64, i32 71)

]]></node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_8 = icmp eq i8 %p_Result_3, 17

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8, label %23, label %._crit_edge164.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge164.i:0  br label %24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_14 = call i256 @llvm.part.set.i256.i32(i256 %tmp_data_V_22, i32 -1062731518, i32 16, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="96" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_15 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_14, i96 11308328290305249705890216434, i32 160, i32 255)

]]></node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store i1 true, i1* @reply, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %reply_loc = phi i1 [ true, %23 ], [ %reply_load, %._crit_edge164.i ]

]]></node>
<StgValue><ssdm name="reply_loc"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:1  %tmp_data_V_3 = phi i256 [ %p_Result_15, %23 ], [ %tmp_data_V_22, %._crit_edge164.i ]

]]></node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %storemerge_i = phi i2 [ 1, %23 ], [ -2, %._crit_edge164.i ]

]]></node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  store i2 %storemerge_i, i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %reply_loc, label %31, label %32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="reply_loc" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i256 %tmp_data_V_3, i32 %tmp_keep_V_3, i1 %tmp_last_V_3, i3 %tmp_id_V_3, i12 %tmp_user_V_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="reply_loc" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="reply_loc" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i256 %tmp_data_V_3, i32 %tmp_keep_V_3, i1 %tmp_last_V_3, i3 %tmp_id_V_3, i12 %tmp_user_V_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="reply_loc" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge163.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge163.i:0  br label %axi_stream_pass_nw.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="2" op_0_bw="2">
<![CDATA[
axi_stream_pass_nw.exit:0  %DetectState_1_load = load i2* @DetectState_1, align 1

]]></node>
<StgValue><ssdm name="DetectState_1_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="1">
<![CDATA[
axi_stream_pass_nw.exit:1  %reply_1_load = load i1* @reply_1, align 1

]]></node>
<StgValue><ssdm name="reply_1_load"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
axi_stream_pass_nw.exit:2  switch i2 %DetectState_1_load, label %axi_stream_pass_host.exit [
    i2 0, label %3
    i2 1, label %4
    i2 -2, label %5
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_6 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_6, label %12, label %._crit_edge140.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_68 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_68, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_8"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_68, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_8"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_68, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_8"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_68, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_8"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_68, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_8"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %reply_1_load, label %21, label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i256 %tmp_data_V_8, i32 %tmp_keep_V_8, i1 %tmp_last_V_8, i3 %tmp_id_V_8, i12 %tmp_user_V_8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i256 %tmp_data_V_8, i32 %tmp_keep_V_8, i1 %tmp_last_V_8, i3 %tmp_id_V_8, i12 %tmp_user_V_8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_last_V_8, label %39, label %._crit_edge141.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @DetectState_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 false, i1* @reply_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge141.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge141.i:0  br label %._crit_edge140.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge140.i:0  br label %axi_stream_pass_host.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_4 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %11, label %._crit_edge138.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_67 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_25 = extractvalue { i256, i32, i1, i3, i12 } %empty_67, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_25"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_67, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_67, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_6"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_67, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_6"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_67, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_6"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_12 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_25, i16 0, i32 176, i32 191)

]]></node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %p_Result_13 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_12, i16 259, i32 240, i32 255)

]]></node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i256 %p_Result_13, i32 %tmp_keep_V_6, i1 %tmp_last_V_6, i3 %tmp_id_V_6, i12 %tmp_user_V_6)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_last_V_6, label %20, label %._crit_edge139.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @DetectState_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge139.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge139.i:0  br label %._crit_edge138.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge138.i:0  br label %axi_stream_pass_host.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_3 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %10, label %._crit_edge135.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_65 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_24 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_24"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_9"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_9"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_9"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_9"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_s_66 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_24, i32 144, i32 159)

]]></node>
<StgValue><ssdm name="p_Result_s_66"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_s = icmp eq i16 %p_Result_s_66, 2048

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_s, label %19, label %._crit_edge136.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_24, i32 64, i32 71)

]]></node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_7 = icmp eq i8 %p_Result_4, 17

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_7, label %28, label %._crit_edge136.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge136.i:0  br label %29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_16 = call i256 @llvm.part.set.i256.i32(i256 %tmp_data_V_24, i32 -1062731518, i32 16, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="96" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_17 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_16, i96 11308328290305249705890216434, i32 160, i32 255)

]]></node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store i1 true, i1* @reply_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %reply_1_loc = phi i1 [ true, %28 ], [ %reply_1_load, %._crit_edge136.i ]

]]></node>
<StgValue><ssdm name="reply_1_loc"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:1  %tmp_data_V_9 = phi i256 [ %p_Result_17, %28 ], [ %tmp_data_V_24, %._crit_edge136.i ]

]]></node>
<StgValue><ssdm name="tmp_data_V_9"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %storemerge_i1 = phi i2 [ 1, %28 ], [ -2, %._crit_edge136.i ]

]]></node>
<StgValue><ssdm name="storemerge_i1"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  store i2 %storemerge_i1, i2* @DetectState_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %reply_1_loc, label %37, label %38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i256 %tmp_data_V_9, i32 %tmp_keep_V_9, i1 %tmp_last_V_9, i3 %tmp_id_V_9, i12 %tmp_user_V_9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i256 %tmp_data_V_9, i32 %tmp_keep_V_9, i1 %tmp_last_V_9, i3 %tmp_id_V_9, i12 %tmp_user_V_9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge135.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge135.i:0  br label %axi_stream_pass_host.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="1" op_0_bw="1">
<![CDATA[
axi_stream_pass_host.exit:0  %mergeState_load = load i1* @mergeState, align 1

]]></node>
<StgValue><ssdm name="mergeState_load"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="2" op_0_bw="2">
<![CDATA[
axi_stream_pass_host.exit:1  %streamSource_V_1_load = load i2* @streamSource_V_1, align 1

]]></node>
<StgValue><ssdm name="streamSource_V_1_load"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
axi_stream_pass_host.exit:2  br i1 %mergeState_load, label %9, label %.preheader145.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="1" op_0_bw="32">
<![CDATA[
.preheader145.preheader:0  %stream_empty_0_s = alloca i1

]]></node>
<StgValue><ssdm name="stream_empty_0_s"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="1" op_0_bw="32">
<![CDATA[
.preheader145.preheader:1  %stream_empty_121_s = alloca i1

]]></node>
<StgValue><ssdm name="stream_empty_121_s"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="0">
<![CDATA[
.preheader145.preheader:2  br label %.preheader145

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_12 = trunc i2 %streamSource_V_1_load to i1

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_12, label %branch365, label %branch354

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader145:0  %k_0_i = phi i2 [ %k, %branch874 ], [ 0, %.preheader145.preheader ]

]]></node>
<StgValue><ssdm name="k_0_i"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader145:1  %exitcond_i1 = icmp eq i2 %k_0_i, -2

]]></node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader145:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader145:3  %k = add i2 %k_0_i, 1

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader145:4  br i1 %exitcond_i1, label %.preheader.i.preheader, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_14 = trunc i2 %k_0_i to i1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_14, label %branch269, label %branch258

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch258:0  %tmp_15 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch258:1  br label %branch874

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch269:0  %tmp_13 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch269:1  br label %branch874

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="3" op_0_bw="2">
<![CDATA[
.preheader.i.preheader:0  %tmp_13_cast = zext i2 %streamSource_V_1_load to i3

]]></node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:1  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch874:0  %tmp_20 = phi i1 [ %tmp_13, %branch269 ], [ %tmp_15, %branch258 ]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="1" op_0_bw="1">
<![CDATA[
branch874:1  %stream_empty_0_load_1 = load i1* %stream_empty_0_s

]]></node>
<StgValue><ssdm name="stream_empty_0_load_1"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="1" op_0_bw="1">
<![CDATA[
branch874:2  %stream_empty_121_load_1 = load i1* %stream_empty_121_s

]]></node>
<StgValue><ssdm name="stream_empty_121_load_1"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch874:3  %stream_empty_1 = xor i1 %tmp_20, true

]]></node>
<StgValue><ssdm name="stream_empty_1"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
branch874:4  %stream_empty_121_0_stream_empt = select i1 %tmp_14, i1 %stream_empty_1, i1 %stream_empty_121_load_1

]]></node>
<StgValue><ssdm name="stream_empty_121_0_stream_empt"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
branch874:5  %stream_empty_0_0965_stream_emp = select i1 %tmp_14, i1 %stream_empty_0_load_1, i1 %stream_empty_1

]]></node>
<StgValue><ssdm name="stream_empty_0_0965_stream_emp"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch874:6  store i1 %stream_empty_121_0_stream_empt, i1* %stream_empty_121_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch874:7  store i1 %stream_empty_0_0965_stream_emp, i1* %stream_empty_0_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch874:8  br label %.preheader145

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i:0  %i_op_assign = phi i2 [ %i, %27 ], [ 0, %.preheader.i.preheader ]

]]></node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.i:1  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i_op_assign, i32 1)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:3  %i = add i2 %i_op_assign, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %tmp_19, label %.loopexit.i, label %27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="1" op_0_bw="1">
<![CDATA[
:0  %stream_empty_0_load = load i1* %stream_empty_0_s

]]></node>
<StgValue><ssdm name="stream_empty_0_load"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1">
<![CDATA[
:1  %stream_empty_121_load = load i1* %stream_empty_121_s

]]></node>
<StgValue><ssdm name="stream_empty_121_load"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="3" op_0_bw="2">
<![CDATA[
:2  %i_cast = zext i2 %i to i3

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %tmp_16 = add i2 %streamSource_V_1_load, %i

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %tempCtr = add i3 %i_cast, %tmp_13_cast

]]></node>
<StgValue><ssdm name="tempCtr"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %tempCtr, i32 1, i32 2)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %icmp = icmp ne i2 %tmp_24, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %tmp_17 = xor i2 %tmp_16, -2

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:8  %tmp_18 = select i1 %icmp, i2 %tmp_17, i2 %tmp_16

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="1" op_0_bw="2">
<![CDATA[
:9  %tmp_28 = trunc i2 %tmp_18 to i1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  %stream_empty_load_phi = select i1 %tmp_28, i1 %stream_empty_121_load, i1 %stream_empty_0_load

]]></node>
<StgValue><ssdm name="stream_empty_load_phi"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %stream_empty_load_phi, label %.preheader.i, label %35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 %tmp_18, i2* @streamSource_V_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_28, label %branch301, label %branch290

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch290:0  %empty_73 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V)

]]></node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="256" op_0_bw="304">
<![CDATA[
branch290:1  %tmp_data_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_14"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="304">
<![CDATA[
branch290:2  %tmp_keep_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_14"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="1" op_0_bw="304">
<![CDATA[
branch290:3  %tmp_last_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_14"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="3" op_0_bw="304">
<![CDATA[
branch290:4  %tmp_id_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_14"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="12" op_0_bw="304">
<![CDATA[
branch290:5  %tmp_user_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_73, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_14"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch290:6  br label %44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch301:0  %empty_72 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V)

]]></node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="256" op_0_bw="304">
<![CDATA[
branch301:1  %tmp_data_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_13"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="304">
<![CDATA[
branch301:2  %tmp_keep_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_13"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="304">
<![CDATA[
branch301:3  %tmp_last_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_13"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="3" op_0_bw="304">
<![CDATA[
branch301:4  %tmp_id_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_13"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="12" op_0_bw="304">
<![CDATA[
branch301:5  %tmp_user_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_13"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch301:6  br label %44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %tmp_user_V_15 = phi i12 [ %tmp_user_V_14, %branch290 ], [ %tmp_user_V_13, %branch301 ]

]]></node>
<StgValue><ssdm name="tmp_user_V_15"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %tmp_id_V_15 = phi i3 [ %tmp_id_V_14, %branch290 ], [ %tmp_id_V_13, %branch301 ]

]]></node>
<StgValue><ssdm name="tmp_id_V_15"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %tmp_last_V_15 = phi i1 [ %tmp_last_V_14, %branch290 ], [ %tmp_last_V_13, %branch301 ]

]]></node>
<StgValue><ssdm name="tmp_last_V_15"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_keep_V_15 = phi i32 [ %tmp_keep_V_14, %branch290 ], [ %tmp_keep_V_13, %branch301 ]

]]></node>
<StgValue><ssdm name="tmp_keep_V_15"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:4  %tmp_data_V_15 = phi i256 [ %tmp_data_V_14, %branch290 ], [ %tmp_data_V_13, %branch301 ]

]]></node>
<StgValue><ssdm name="tmp_data_V_15"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_15, i32 %tmp_keep_V_15, i1 %tmp_last_V_15, i3 %tmp_id_V_15, i12 %tmp_user_V_15)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_last_V_15, label %._crit_edge91.i, label %48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_last_V_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @mergeState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
<literal name="tmp_last_V_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge91.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge91.i:0  br label %.loopexit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_19" val="1"/>
</and_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i:0  br label %merger_nw.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1488:0  %tmp_11 = phi i1 [ %tmp_9, %branch365 ], [ %tmp_10, %branch354 ]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch1488:1  br i1 %tmp_11, label %36, label %._crit_edge92.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_12, label %branch333, label %branch322

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch322:0  %empty_75 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V)

]]></node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="256" op_0_bw="304">
<![CDATA[
branch322:1  %tmp_data_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_11"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="304">
<![CDATA[
branch322:2  %tmp_keep_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_11"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="1" op_0_bw="304">
<![CDATA[
branch322:3  %tmp_last_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_11"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="3" op_0_bw="304">
<![CDATA[
branch322:4  %tmp_id_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_11"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="12" op_0_bw="304">
<![CDATA[
branch322:5  %tmp_user_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_75, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_11"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch322:6  br label %45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch333:0  %empty_74 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V)

]]></node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="256" op_0_bw="304">
<![CDATA[
branch333:1  %tmp_data_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_10"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="304">
<![CDATA[
branch333:2  %tmp_keep_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_10"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="1" op_0_bw="304">
<![CDATA[
branch333:3  %tmp_last_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_10"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="3" op_0_bw="304">
<![CDATA[
branch333:4  %tmp_id_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_10"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="12" op_0_bw="304">
<![CDATA[
branch333:5  %tmp_user_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_74, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_10"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch333:6  br label %45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %tmp_user_V_12 = phi i12 [ %tmp_user_V_11, %branch322 ], [ %tmp_user_V_10, %branch333 ]

]]></node>
<StgValue><ssdm name="tmp_user_V_12"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %tmp_id_V_12 = phi i3 [ %tmp_id_V_11, %branch322 ], [ %tmp_id_V_10, %branch333 ]

]]></node>
<StgValue><ssdm name="tmp_id_V_12"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %tmp_last_V_12 = phi i1 [ %tmp_last_V_11, %branch322 ], [ %tmp_last_V_10, %branch333 ]

]]></node>
<StgValue><ssdm name="tmp_last_V_12"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_keep_V_12 = phi i32 [ %tmp_keep_V_11, %branch322 ], [ %tmp_keep_V_10, %branch333 ]

]]></node>
<StgValue><ssdm name="tmp_keep_V_12"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:4  %tmp_data_V_12 = phi i256 [ %tmp_data_V_11, %branch322 ], [ %tmp_data_V_10, %branch333 ]

]]></node>
<StgValue><ssdm name="tmp_data_V_12"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_12, i32 %tmp_keep_V_12, i1 %tmp_last_V_12, i3 %tmp_id_V_12, i12 %tmp_user_V_12)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_last_V_12, label %49, label %._crit_edge93.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_last_V_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @mergeState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_last_V_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge93.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge93.i:0  br label %._crit_edge92.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge92.i:0  br label %merger_nw.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="1" op_0_bw="1">
<![CDATA[
merger_nw.exit:0  %mergeState_1_load = load i1* @mergeState_1, align 1

]]></node>
<StgValue><ssdm name="mergeState_1_load"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="2" op_0_bw="2">
<![CDATA[
merger_nw.exit:1  %streamSource_V_load = load i2* @streamSource_V, align 1

]]></node>
<StgValue><ssdm name="streamSource_V_load"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
merger_nw.exit:2  br i1 %mergeState_1_load, label %17, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="mergeState_1_load" val="0"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
<literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %stream_empty_1_0_s = alloca i1

]]></node>
<StgValue><ssdm name="stream_empty_1_0_s"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="mergeState_1_load" val="0"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
<literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %stream_empty_1_1_s = alloca i1

]]></node>
<StgValue><ssdm name="stream_empty_1_1_s"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="mergeState_1_load" val="0"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
<literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_31 = trunc i2 %streamSource_V_load to i1

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_31, label %branch493, label %branch482

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch482:0  %tmp_22 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch482:1  br label %branch38142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_31" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_31" val="1"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch493:0  %tmp_21 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_31" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_31" val="1"/>
</and_exp><and_exp><literal name="stream_empty_load_phi" val="0"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="0" op_0_bw="0">
<![CDATA[
branch493:1  br label %branch38142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="328" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch354:0  %tmp_10 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch354:1  br label %branch1488

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="330" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch365:0  %tmp_9 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch365:1  br label %branch1488

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %k_0_i1 = phi i2 [ %k_1, %branch32128 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="k_0_i1"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %exitcond_i2 = icmp eq i2 %k_0_i1, -2

]]></node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %k_1 = add i2 %k_0_i1, 1

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond_i2, label %.preheader.i34.preheader, label %26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_33 = trunc i2 %k_0_i1 to i1

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_33, label %branch397, label %branch386

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch386:0  %tmp_26 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch386:1  br label %branch32128

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch397:0  %tmp_25 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch397:1  br label %branch32128

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="3" op_0_bw="2">
<![CDATA[
.preheader.i34.preheader:0  %tmp_36_cast = zext i2 %streamSource_V_load to i3

]]></node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i34.preheader:1  br label %.preheader.i34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch32128:0  %tmp_32 = phi i1 [ %tmp_25, %branch397 ], [ %tmp_26, %branch386 ]

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="1" op_0_bw="1">
<![CDATA[
branch32128:1  %stream_empty_1_0_load_1 = load i1* %stream_empty_1_0_s

]]></node>
<StgValue><ssdm name="stream_empty_1_0_load_1"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="1" op_0_bw="1">
<![CDATA[
branch32128:2  %stream_empty_1_1_load_1 = load i1* %stream_empty_1_1_s

]]></node>
<StgValue><ssdm name="stream_empty_1_1_load_1"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch32128:3  %stream_empty_1_1 = xor i1 %tmp_32, true

]]></node>
<StgValue><ssdm name="stream_empty_1_1"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
branch32128:4  %stream_empty_1_1_0_stream_empt = select i1 %tmp_33, i1 %stream_empty_1_1, i1 %stream_empty_1_1_load_1

]]></node>
<StgValue><ssdm name="stream_empty_1_1_0_stream_empt"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
branch32128:5  %stream_empty_1_0_0963_stream_e = select i1 %tmp_33, i1 %stream_empty_1_0_load_1, i1 %stream_empty_1_1

]]></node>
<StgValue><ssdm name="stream_empty_1_0_0963_stream_e"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch32128:6  store i1 %stream_empty_1_1_0_stream_empt, i1* %stream_empty_1_1_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch32128:7  store i1 %stream_empty_1_0_0963_stream_e, i1* %stream_empty_1_0_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="0">
<![CDATA[
branch32128:8  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i34:0  %i_op_assign_1 = phi i2 [ %i_1, %34 ], [ 0, %.preheader.i34.preheader ]

]]></node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.i34:1  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i_op_assign_1, i32 1)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i34:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i34:3  %i_1 = add i2 %i_op_assign_1, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i34:4  br i1 %tmp_34, label %.loopexit.i37, label %34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="1" op_0_bw="1">
<![CDATA[
:0  %stream_empty_1_0_load = load i1* %stream_empty_1_0_s

]]></node>
<StgValue><ssdm name="stream_empty_1_0_load"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="1" op_0_bw="1">
<![CDATA[
:1  %stream_empty_1_1_load = load i1* %stream_empty_1_1_s

]]></node>
<StgValue><ssdm name="stream_empty_1_1_load"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="3" op_0_bw="2">
<![CDATA[
:2  %i_1_cast = zext i2 %i_1 to i3

]]></node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %tmp_27 = add i2 %streamSource_V_load, %i_1

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %tempCtr_1 = add i3 %i_1_cast, %tmp_36_cast

]]></node>
<StgValue><ssdm name="tempCtr_1"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_35 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %tempCtr_1, i32 1, i32 2)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %icmp1 = icmp ne i2 %tmp_35, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %tmp_29 = xor i2 %tmp_27, -2

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:8  %tmp_30 = select i1 %icmp1, i2 %tmp_29, i2 %tmp_27

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="1" op_0_bw="2">
<![CDATA[
:9  %tmp_36 = trunc i2 %tmp_30 to i1

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  %stream_empty_1_load_phi = select i1 %tmp_36, i1 %stream_empty_1_1_load, i1 %stream_empty_1_0_load

]]></node>
<StgValue><ssdm name="stream_empty_1_load_phi"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %stream_empty_1_load_phi, label %.preheader.i34, label %41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 %tmp_30, i2* @streamSource_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_36, label %branch429, label %branch418

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch418:0  %empty_77 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V)

]]></node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="256" op_0_bw="304">
<![CDATA[
branch418:1  %tmp_data_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_77, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_20"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="304">
<![CDATA[
branch418:2  %tmp_keep_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_77, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_20"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="1" op_0_bw="304">
<![CDATA[
branch418:3  %tmp_last_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_77, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_20"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="3" op_0_bw="304">
<![CDATA[
branch418:4  %tmp_id_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_77, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_20"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="12" op_0_bw="304">
<![CDATA[
branch418:5  %tmp_user_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_77, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_20"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="0" op_0_bw="0">
<![CDATA[
branch418:6  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch429:0  %empty_76 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V)

]]></node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="256" op_0_bw="304">
<![CDATA[
branch429:1  %tmp_data_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_19"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="304">
<![CDATA[
branch429:2  %tmp_keep_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_19"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="1" op_0_bw="304">
<![CDATA[
branch429:3  %tmp_last_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_19"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="3" op_0_bw="304">
<![CDATA[
branch429:4  %tmp_id_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_19"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="12" op_0_bw="304">
<![CDATA[
branch429:5  %tmp_user_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_76, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_19"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch429:6  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %tmp_user_V_21 = phi i12 [ %tmp_user_V_20, %branch418 ], [ %tmp_user_V_19, %branch429 ]

]]></node>
<StgValue><ssdm name="tmp_user_V_21"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %tmp_id_V_21 = phi i3 [ %tmp_id_V_20, %branch418 ], [ %tmp_id_V_19, %branch429 ]

]]></node>
<StgValue><ssdm name="tmp_id_V_21"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %tmp_last_V_21 = phi i1 [ %tmp_last_V_20, %branch418 ], [ %tmp_last_V_19, %branch429 ]

]]></node>
<StgValue><ssdm name="tmp_last_V_21"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_keep_V_21 = phi i32 [ %tmp_keep_V_20, %branch418 ], [ %tmp_keep_V_19, %branch429 ]

]]></node>
<StgValue><ssdm name="tmp_keep_V_21"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:4  %tmp_data_V_21 = phi i256 [ %tmp_data_V_20, %branch418 ], [ %tmp_data_V_19, %branch429 ]

]]></node>
<StgValue><ssdm name="tmp_data_V_21"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_21, i32 %tmp_keep_V_21, i1 %tmp_last_V_21, i3 %tmp_id_V_21, i12 %tmp_user_V_21)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_last_V_21, label %._crit_edge91.i36, label %50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_last_V_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @mergeState_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
<literal name="tmp_last_V_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge91.i36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge91.i36:0  br label %.loopexit.i37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="stream_empty_1_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i37:0  br label %merger_host_func.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %tmp_user_V_18 = phi i12 [ %tmp_user_V_17, %branch450 ], [ %tmp_user_V_16, %branch461 ]

]]></node>
<StgValue><ssdm name="tmp_user_V_18"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %tmp_id_V_18 = phi i3 [ %tmp_id_V_17, %branch450 ], [ %tmp_id_V_16, %branch461 ]

]]></node>
<StgValue><ssdm name="tmp_id_V_18"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %tmp_last_V_18 = phi i1 [ %tmp_last_V_17, %branch450 ], [ %tmp_last_V_16, %branch461 ]

]]></node>
<StgValue><ssdm name="tmp_last_V_18"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_keep_V_18 = phi i32 [ %tmp_keep_V_17, %branch450 ], [ %tmp_keep_V_16, %branch461 ]

]]></node>
<StgValue><ssdm name="tmp_keep_V_18"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:4  %tmp_data_V_18 = phi i256 [ %tmp_data_V_17, %branch450 ], [ %tmp_data_V_16, %branch461 ]

]]></node>
<StgValue><ssdm name="tmp_data_V_18"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_18, i32 %tmp_keep_V_18, i1 %tmp_last_V_18, i3 %tmp_id_V_18, i12 %tmp_user_V_18)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_last_V_18, label %51, label %._crit_edge93.i39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_last_V_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @mergeState_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_23" val="1"/>
<literal name="tmp_last_V_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge93.i39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge93.i39:0  br label %._crit_edge92.i40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge92.i40:0  br label %merger_host_func.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp><and_exp><literal name="stream_empty_1_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
merger_host_func.exit:0  call fastcc void @example_axi_stream_pass_alt(i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp><and_exp><literal name="stream_empty_1_load_phi" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="0">
<![CDATA[
merger_host_func.exit:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch38142:0  %tmp_23 = phi i1 [ %tmp_21, %branch493 ], [ %tmp_22, %branch482 ]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch38142:1  br i1 %tmp_23, label %42, label %._crit_edge92.i40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_31, label %branch461, label %branch450

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch450:0  %empty_79 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V)

]]></node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="256" op_0_bw="304">
<![CDATA[
branch450:1  %tmp_data_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_79, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_17"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="304">
<![CDATA[
branch450:2  %tmp_keep_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_79, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_17"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="1" op_0_bw="304">
<![CDATA[
branch450:3  %tmp_last_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_79, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_17"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="3" op_0_bw="304">
<![CDATA[
branch450:4  %tmp_id_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_79, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_17"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="12" op_0_bw="304">
<![CDATA[
branch450:5  %tmp_user_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_79, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_17"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="0" op_0_bw="0">
<![CDATA[
branch450:6  br label %47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch461:0  %empty_78 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V)

]]></node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="256" op_0_bw="304">
<![CDATA[
branch461:1  %tmp_data_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_78, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_16"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="304">
<![CDATA[
branch461:2  %tmp_keep_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_78, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_16"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="1" op_0_bw="304">
<![CDATA[
branch461:3  %tmp_last_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_78, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_16"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="3" op_0_bw="304">
<![CDATA[
branch461:4  %tmp_id_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_78, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_16"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="12" op_0_bw="304">
<![CDATA[
branch461:5  %tmp_user_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_78, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_16"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch461:6  br label %47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
