Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 16 00:01:35 2024
| Host         : GotohHitori running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            5 |
| Yes          | No                    | No                     |              30 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+---------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+---------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | uart_rx_inst/rx_data_out[7]_i_1_n_0 |                                       |                1 |              8 |
|  clk_IBUF_BUFG | uart_tx_inst/tx_data_0              |                                       |                1 |              8 |
|  clk_IBUF_BUFG | fifo_inst/count[10]_i_1_n_0         | rst_IBUF                              |                3 |             10 |
|  clk_IBUF_BUFG | fifo_inst/rd_ptr0                   | rst_IBUF                              |                2 |             10 |
|  clk_IBUF_BUFG | uart_rx_inst/E[0]                   | rst_IBUF                              |                2 |             10 |
|  clk_IBUF_BUFG |                                     | uart_tx_inst/clk_count[13]_i_1__0_n_0 |                5 |             14 |
|  clk_IBUF_BUFG | uart_rx_inst/clk_count_0            |                                       |                6 |             14 |
|  clk_IBUF_BUFG |                                     |                                       |               13 |             30 |
+----------------+-------------------------------------+---------------------------------------+------------------+----------------+


