Warning (10268): Verilog HDL information at VGA_IP.v(141): always construct contains both blocking and non-blocking assignments File: E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v Line: 141
