verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../line_follower.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../line_follower.gen/sources_1/bd/design_1/ipshared/da1e/hdl" --include "../../../../line_follower.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../line_follower.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../line_follower.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../line_follower.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_2/sim/design_1_zynq_ultra_ps_e_0_2_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/5cf6/hdl/lane_linear_ip_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/5cf6/hdl/lane_linear_ip_v1_0.v" \
"../../../bd/design_1/ip/design_1_lane_linear_ip_0_1/sim/design_1_lane_linear_ip_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
