Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Jun 02 21:29:50 2025
| Host         : GuoXinYi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file C:/Users/29910/Desktop/timing_report.txt
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/PC_out_reg[10]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/PC_out_reg[11]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/PC_out_reg[12]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/PC_out_reg[2]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/PC_out_reg[3]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/PC_out_reg[4]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/PC_out_reg[5]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/PC_out_reg[6]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/PC_out_reg[7]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/PC_out_reg[8]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G

 There are 33 register/latch pins with no clock driven by root clock pin: sccpu/pc/PC_out_reg[9]/C (HIGH)

sccpu/alu/ans_reg[0]/G
sccpu/alu/ans_reg[10]/G
sccpu/alu/ans_reg[11]/G
sccpu/alu/ans_reg[12]/G
sccpu/alu/ans_reg[13]/G
sccpu/alu/ans_reg[14]/G
sccpu/alu/ans_reg[15]/G
sccpu/alu/ans_reg[16]/G
sccpu/alu/ans_reg[17]/G
sccpu/alu/ans_reg[18]/G
sccpu/alu/ans_reg[19]/G
sccpu/alu/ans_reg[1]/G
sccpu/alu/ans_reg[20]/G
sccpu/alu/ans_reg[21]/G
sccpu/alu/ans_reg[22]/G
sccpu/alu/ans_reg[23]/G
sccpu/alu/ans_reg[24]/G
sccpu/alu/ans_reg[25]/G
sccpu/alu/ans_reg[26]/G
sccpu/alu/ans_reg[27]/G
sccpu/alu/ans_reg[28]/G
sccpu/alu/ans_reg[29]/G
sccpu/alu/ans_reg[2]/G
sccpu/alu/ans_reg[30]/G
sccpu/alu/ans_reg[31]/G
sccpu/alu/ans_reg[32]/G
sccpu/alu/ans_reg[3]/G
sccpu/alu/ans_reg[4]/G
sccpu/alu/ans_reg[5]/G
sccpu/alu/ans_reg[6]/G
sccpu/alu/ans_reg[7]/G
sccpu/alu/ans_reg[8]/G
sccpu/alu/ans_reg[9]/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

sccpu/alu/ans_reg[0]/D
sccpu/alu/ans_reg[10]/D
sccpu/alu/ans_reg[11]/D
sccpu/alu/ans_reg[12]/D
sccpu/alu/ans_reg[13]/D
sccpu/alu/ans_reg[14]/D
sccpu/alu/ans_reg[15]/D
sccpu/alu/ans_reg[16]/D
sccpu/alu/ans_reg[17]/D
sccpu/alu/ans_reg[18]/D
sccpu/alu/ans_reg[19]/D
sccpu/alu/ans_reg[1]/D
sccpu/alu/ans_reg[20]/D
sccpu/alu/ans_reg[21]/D
sccpu/alu/ans_reg[22]/D
sccpu/alu/ans_reg[23]/D
sccpu/alu/ans_reg[24]/D
sccpu/alu/ans_reg[25]/D
sccpu/alu/ans_reg[26]/D
sccpu/alu/ans_reg[27]/D
sccpu/alu/ans_reg[28]/D
sccpu/alu/ans_reg[29]/D
sccpu/alu/ans_reg[2]/D
sccpu/alu/ans_reg[30]/D
sccpu/alu/ans_reg[31]/D
sccpu/alu/ans_reg[32]/D
sccpu/alu/ans_reg[3]/D
sccpu/alu/ans_reg[4]/D
sccpu/alu/ans_reg[5]/D
sccpu/alu/ans_reg[6]/D
sccpu/alu/ans_reg[7]/D
sccpu/alu/ans_reg[8]/D
sccpu/alu/ans_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     39.862        0.000                      0                 3423        0.147        0.000                      0                 3423       48.750        0.000                       0                  1089  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            39.862        0.000                      0                 3423        0.147        0.000                      0                 3423       48.750        0.000                       0                  1089  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       39.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.862ns  (required time - arrival time)
  Source:                 sccpu/pc/PC_out_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst[9]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        7.648ns  (logic 3.806ns (49.766%)  route 3.842ns (50.234%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 r  sccpu/pc/PC_out_reg[2]/Q
                         net (fo=424, unplaced)       0.899    53.834    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_20/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.153 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_20/O
                         net (fo=2, unplaced)         0.743    54.896    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_20_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.020 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.752    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.876 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.541    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.665 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=6, unplaced)         0.803    57.468    inst_OBUF[9]
                                                                      r  inst_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    60.102 r  inst_OBUF[9]_inst/O
                         net (fo=0)                   0.000    60.102    inst[9]
                                                                      r  inst[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -60.102    
  -------------------------------------------------------------------
                         slack                                 39.862    

Slack (MET) :             39.872ns  (required time - arrival time)
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst[21]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        7.638ns  (logic 3.806ns (49.831%)  route 3.832ns (50.169%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.154 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    54.886    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.010 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.742    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.866 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.531    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.803    57.458    inst_OBUF[21]
                                                                      r  inst_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    60.092 r  inst_OBUF[21]_inst/O
                         net (fo=0)                   0.000    60.092    inst[21]
                                                                      r  inst[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -60.092    
  -------------------------------------------------------------------
                         slack                                 39.872    

Slack (MET) :             39.872ns  (required time - arrival time)
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst[29]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        7.638ns  (logic 3.806ns (49.831%)  route 3.832ns (50.169%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15/I1
                         LUT4 (Prop_lut4_I1_O)        0.319    54.154 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    54.886    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_15_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.010 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.742    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.866 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.531    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[29]_INST_0/O
                         net (fo=16, unplaced)        0.803    57.458    inst_OBUF[29]
                                                                      r  inst_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    60.092 r  inst_OBUF[29]_inst/O
                         net (fo=0)                   0.000    60.092    inst[29]
                                                                      r  inst[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -60.092    
  -------------------------------------------------------------------
                         slack                                 39.872    

Slack (MET) :             39.874ns  (required time - arrival time)
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst[18]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        7.636ns  (logic 3.782ns (49.529%)  route 3.854ns (50.471%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0_i_11/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    54.130 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0_i_11/O
                         net (fo=2, unplaced)         0.743    54.873    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0_i_11_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    54.997 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0_i_5/O
                         net (fo=2, unplaced)         0.743    55.740    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[19]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.864 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.529    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.653 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[18]_INST_0/O
                         net (fo=131, unplaced)       0.803    57.456    inst_OBUF[18]
                                                                      r  inst_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    60.090 r  inst_OBUF[18]_inst/O
                         net (fo=0)                   0.000    60.090    inst[18]
                                                                      r  inst[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -60.090    
  -------------------------------------------------------------------
                         slack                                 39.874    

Slack (MET) :             39.885ns  (required time - arrival time)
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        7.625ns  (logic 3.782ns (49.601%)  route 3.843ns (50.399%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    54.130 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743    54.873    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    54.997 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.729    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.853 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.518    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.642 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=16, unplaced)        0.803    57.445    inst_OBUF[0]
                                                                      r  inst_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    60.079 r  inst_OBUF[0]_inst/O
                         net (fo=0)                   0.000    60.079    inst[0]
                                                                      r  inst[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -60.079    
  -------------------------------------------------------------------
                         slack                                 39.885    

Slack (MET) :             39.889ns  (required time - arrival time)
  Source:                 sccpu/pc/PC_out_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst[12]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        7.621ns  (logic 3.782ns (49.627%)  route 3.839ns (50.373%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 r  sccpu/pc/PC_out_reg[6]/Q
                         net (fo=432, unplaced)       1.101    54.036    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.331 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743    55.074    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_18_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.198 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.449    55.647    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_8_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.771 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_2/O
                         net (fo=2, unplaced)         0.743    56.514    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_2_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    56.638 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[12]_INST_0/O
                         net (fo=6, unplaced)         0.803    57.441    inst_OBUF[12]
                                                                      r  inst_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    60.075 r  inst_OBUF[12]_inst/O
                         net (fo=0)                   0.000    60.075    inst[12]
                                                                      r  inst[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -60.075    
  -------------------------------------------------------------------
                         slack                                 39.889    

Slack (MET) :             39.889ns  (required time - arrival time)
  Source:                 sccpu/pc/PC_out_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst[14]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        7.621ns  (logic 3.782ns (49.627%)  route 3.839ns (50.373%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 r  sccpu/pc/PC_out_reg[6]/Q
                         net (fo=432, unplaced)       1.101    54.036    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.331 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743    55.074    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_18_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.198 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.449    55.647    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_8_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.771 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_2/O
                         net (fo=2, unplaced)         0.743    56.514    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0_i_2_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    56.638 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[14]_INST_0/O
                         net (fo=6, unplaced)         0.803    57.441    inst_OBUF[14]
                                                                      r  inst_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    60.075 r  inst_OBUF[14]_inst/O
                         net (fo=0)                   0.000    60.075    inst[14]
                                                                      r  inst[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -60.075    
  -------------------------------------------------------------------
                         slack                                 39.889    

Slack (MET) :             39.900ns  (required time - arrival time)
  Source:                 sccpu/pc/PC_out_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst[10]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        7.610ns  (logic 3.782ns (49.699%)  route 3.828ns (50.301%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 r  sccpu/pc/PC_out_reg[6]/Q
                         net (fo=432, unplaced)       1.101    54.036    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.331 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_23/O
                         net (fo=2, unplaced)         0.743    55.074    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[27]_INST_0_i_23_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.198 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8/O
                         net (fo=1, unplaced)         0.449    55.647    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.771 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.732    56.503    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    56.627 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/O
                         net (fo=6, unplaced)         0.803    57.430    inst_OBUF[10]
                                                                      r  inst_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    60.064 r  inst_OBUF[10]_inst/O
                         net (fo=0)                   0.000    60.064    inst[10]
                                                                      r  inst[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -60.064    
  -------------------------------------------------------------------
                         slack                                 39.900    

Slack (MET) :             39.900ns  (required time - arrival time)
  Source:                 sccpu/pc/PC_out_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        7.610ns  (logic 3.782ns (49.699%)  route 3.828ns (50.301%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 r  sccpu/pc/PC_out_reg[6]/Q
                         net (fo=432, unplaced)       1.101    54.036    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.331 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_23/O
                         net (fo=2, unplaced)         0.460    54.791    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_23_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_9/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    54.915 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_9/O
                         net (fo=1, unplaced)         0.732    55.647    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_9_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    55.771 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.732    56.503    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_3_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    56.627 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=12, unplaced)        0.803    57.430    inst_OBUF[4]
                                                                      r  inst_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    60.064 r  inst_OBUF[4]_inst/O
                         net (fo=0)                   0.000    60.064    inst[4]
                                                                      r  inst[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -60.064    
  -------------------------------------------------------------------
                         slack                                 39.900    

Slack (MET) :             39.911ns  (required time - arrival time)
  Source:                 sccpu/pc/PC_out_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            inst[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_pin rise@100.000ns - clk_pin fall@50.000ns)
  Data Path Delay:        7.599ns  (logic 3.782ns (49.771%)  route 3.817ns (50.229%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    2.454ns = ( 52.454 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 r  sccpu/pc/PC_out_reg[6]/Q
                         net (fo=432, unplaced)       1.101    54.036    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_17/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    54.331 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_17/O
                         net (fo=1, unplaced)         0.732    55.063    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_17_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    55.187 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, unplaced)         0.732    55.919    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    56.043 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449    56.492    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_3_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    56.616 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=6, unplaced)         0.803    57.419    inst_OBUF[6]
                                                                      r  inst_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    60.053 r  inst_OBUF[6]_inst/O
                         net (fo=0)                   0.000    60.053    inst[6]
                                                                      r  inst[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)  100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.035    99.965    
                         output delay                -0.000    99.965    
  -------------------------------------------------------------------
                         required time                         99.965    
                         arrival time                         -60.053    
  -------------------------------------------------------------------
                         slack                                 39.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     1.838 r  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     2.601    sccpu/cpu_ref/reset_IBUF
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584     2.454    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C
                         clock pessimism              0.000     2.454    
                         FDRE (Hold_fdre_C_R)        -0.001     2.453    sccpu/cpu_ref/array_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     1.838 r  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     2.601    sccpu/cpu_ref/reset_IBUF
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584     2.454    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/C
                         clock pessimism              0.000     2.454    
                         FDRE (Hold_fdre_C_R)        -0.001     2.453    sccpu/cpu_ref/array_reg_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     1.838 r  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     2.601    sccpu/cpu_ref/reset_IBUF
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584     2.454    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/C
                         clock pessimism              0.000     2.454    
                         FDRE (Hold_fdre_C_R)        -0.001     2.453    sccpu/cpu_ref/array_reg_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     1.838 r  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     2.601    sccpu/cpu_ref/reset_IBUF
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584     2.454    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/C
                         clock pessimism              0.000     2.454    
                         FDRE (Hold_fdre_C_R)        -0.001     2.453    sccpu/cpu_ref/array_reg_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     1.838 r  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     2.601    sccpu/cpu_ref/reset_IBUF
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584     2.454    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/C
                         clock pessimism              0.000     2.454    
                         FDRE (Hold_fdre_C_R)        -0.001     2.453    sccpu/cpu_ref/array_reg_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     1.838 r  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     2.601    sccpu/cpu_ref/reset_IBUF
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584     2.454    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/C
                         clock pessimism              0.000     2.454    
                         FDRE (Hold_fdre_C_R)        -0.001     2.453    sccpu/cpu_ref/array_reg_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     1.838 r  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     2.601    sccpu/cpu_ref/reset_IBUF
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584     2.454    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][15]/C
                         clock pessimism              0.000     2.454    
                         FDRE (Hold_fdre_C_R)        -0.001     2.453    sccpu/cpu_ref/array_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     1.838 r  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     2.601    sccpu/cpu_ref/reset_IBUF
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584     2.454    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][16]/C
                         clock pessimism              0.000     2.454    
                         FDRE (Hold_fdre_C_R)        -0.001     2.453    sccpu/cpu_ref/array_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     1.838 r  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     2.601    sccpu/cpu_ref/reset_IBUF
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584     2.454    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][17]/C
                         clock pessimism              0.000     2.454    
                         FDRE (Hold_fdre_C_R)        -0.001     2.453    sccpu/cpu_ref/array_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.838ns (52.339%)  route 0.763ns (47.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
                                                      0.000     1.000 r  reset (IN)
                         net (fo=0)                   0.000     1.000    reset
                                                                      r  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     1.838 r  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.763     2.601    sccpu/cpu_ref/reset_IBUF
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584     2.454    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/C
                         clock pessimism              0.000     2.454    
                         FDRE (Hold_fdre_C_R)        -0.001     2.453    sccpu/cpu_ref/array_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845               clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[14][24]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[14][25]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[14][26]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[14][27]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[14][28]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[14][29]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[14][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[14][30]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000               sccpu/cpu_ref/array_reg_reg[14][31]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         50.000      48.750               dmem/DM_reg_0_31_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.236ns  (logic 4.360ns (30.627%)  route 9.876ns (69.374%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.154 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    54.886    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.010 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.742    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.866 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.531    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.197    sccpu/cpu_ref/spo[5]
                                                                      r  sccpu/cpu_ref/PC_out[2]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.321 f  sccpu/cpu_ref/PC_out[2]_i_10/O
                         net (fo=1, unplaced)         0.000    57.321    sccpu/cpu_ref/PC_out[2]_i_10_n_1
                                                                      f  sccpu/cpu_ref/PC_out_reg[2]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.568 f  sccpu/cpu_ref/PC_out_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.735    58.303    sccpu/cpu_ref/PC_out_reg[2]_i_4_n_1
                                                                      f  sccpu/cpu_ref/PC_out[2]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.601 f  sccpu/cpu_ref/PC_out[2]_i_2/O
                         net (fo=2, unplaced)         0.460    59.061    imem/rs[2]
                                                                      f  imem/ans_reg[31]_i_14/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    59.185 f  imem/ans_reg[31]_i_14/O
                         net (fo=66, unplaced)        0.538    59.723    imem/sccpu/A[2]
                                                                      f  imem/ans_reg[7]_i_29/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.847 r  imem/ans_reg[7]_i_29/O
                         net (fo=1, unplaced)         0.000    59.847    imem/ans_reg[7]_i_29_n_1
                                                                      r  imem/ans_reg[7]_i_14/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.380 r  imem/ans_reg[7]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    60.380    imem/ans_reg[7]_i_14_n_1
                                                                      r  imem/ans_reg[32]_i_67/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.497 r  imem/ans_reg[32]_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    60.497    imem/ans_reg[32]_i_67_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.614 r  imem/ans_reg[32]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000    60.614    imem/ans_reg[32]_i_87_n_1
                                                                      r  imem/ans_reg[32]_i_65/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.731 r  imem/ans_reg[32]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000    60.731    imem/ans_reg[32]_i_65_n_1
                                                                      r  imem/ans_reg[32]_i_96/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.068 f  imem/ans_reg[32]_i_96/O[1]
                         net (fo=2, unplaced)         0.728    61.796    sccpu/alu/PC_out_reg[30][13]
                                                                      f  sccpu/alu/ans_reg[32]_i_66/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.102 f  sccpu/alu/ans_reg[32]_i_66/O
                         net (fo=2, unplaced)         0.460    62.562    sccpu/alu/ans_reg[32]_i_66_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_41/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.686 f  sccpu/alu/ans_reg[32]_i_41/O
                         net (fo=8, unplaced)         0.979    63.665    sccpu/alu/array_reg_reg[1][6]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.789 r  sccpu/alu/ans_reg[32]_i_20/O
                         net (fo=47, unplaced)        0.500    64.289    imem/PC_out_reg[30]_0
                                                                      r  imem/ans_reg[6]_i_12/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    64.413 f  imem/ans_reg[6]_i_12/O
                         net (fo=2, unplaced)         0.743    65.156    imem/ans_reg[6]_i_12_n_1
                                                                      f  imem/ans_reg[5]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    65.280 f  imem/ans_reg[5]_i_9/O
                         net (fo=2, unplaced)         0.743    66.023    imem/ans_reg[5]_i_9_n_1
                                                                      f  imem/ans_reg[4]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    66.147 f  imem/ans_reg[4]_i_4/O
                         net (fo=1, unplaced)         0.419    66.566    imem/ans_reg[4]_i_4_n_1
                                                                      f  imem/ans_reg[4]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    66.690 r  imem/ans_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000    66.690    sccpu/alu/PC_out_reg[4][4]
                         LDCE                                         r  sccpu/alu/ans_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[32]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.199ns  (logic 4.360ns (30.706%)  route 9.839ns (69.294%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.154 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    54.886    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.010 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.742    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.866 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.531    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.197    sccpu/cpu_ref/spo[5]
                                                                      r  sccpu/cpu_ref/PC_out[2]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.321 f  sccpu/cpu_ref/PC_out[2]_i_10/O
                         net (fo=1, unplaced)         0.000    57.321    sccpu/cpu_ref/PC_out[2]_i_10_n_1
                                                                      f  sccpu/cpu_ref/PC_out_reg[2]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.568 f  sccpu/cpu_ref/PC_out_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.735    58.303    sccpu/cpu_ref/PC_out_reg[2]_i_4_n_1
                                                                      f  sccpu/cpu_ref/PC_out[2]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.601 f  sccpu/cpu_ref/PC_out[2]_i_2/O
                         net (fo=2, unplaced)         0.460    59.061    imem/rs[2]
                                                                      f  imem/ans_reg[31]_i_14/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    59.185 f  imem/ans_reg[31]_i_14/O
                         net (fo=66, unplaced)        0.538    59.723    imem/sccpu/A[2]
                                                                      f  imem/ans_reg[7]_i_29/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.847 r  imem/ans_reg[7]_i_29/O
                         net (fo=1, unplaced)         0.000    59.847    imem/ans_reg[7]_i_29_n_1
                                                                      r  imem/ans_reg[7]_i_14/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.380 r  imem/ans_reg[7]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    60.380    imem/ans_reg[7]_i_14_n_1
                                                                      r  imem/ans_reg[32]_i_67/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.497 r  imem/ans_reg[32]_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    60.497    imem/ans_reg[32]_i_67_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.614 r  imem/ans_reg[32]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000    60.614    imem/ans_reg[32]_i_87_n_1
                                                                      r  imem/ans_reg[32]_i_65/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.731 r  imem/ans_reg[32]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000    60.731    imem/ans_reg[32]_i_65_n_1
                                                                      r  imem/ans_reg[32]_i_96/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.068 f  imem/ans_reg[32]_i_96/O[1]
                         net (fo=2, unplaced)         0.728    61.796    sccpu/alu/PC_out_reg[30][13]
                                                                      f  sccpu/alu/ans_reg[32]_i_66/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.102 f  sccpu/alu/ans_reg[32]_i_66/O
                         net (fo=2, unplaced)         0.460    62.562    sccpu/alu/ans_reg[32]_i_66_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_41/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.686 f  sccpu/alu/ans_reg[32]_i_41/O
                         net (fo=8, unplaced)         0.979    63.665    sccpu/alu/array_reg_reg[1][6]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.789 r  sccpu/alu/ans_reg[32]_i_20/O
                         net (fo=47, unplaced)        0.500    64.289    imem/PC_out_reg[30]_0
                                                                      r  imem/ans_reg[32]_i_45/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    64.413 r  imem/ans_reg[32]_i_45/O
                         net (fo=2, unplaced)         0.676    65.089    imem/ans_reg[32]_i_45_n_1
                                                                      r  imem/ans_reg[32]_i_21/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    65.213 r  imem/ans_reg[32]_i_21/O
                         net (fo=2, unplaced)         0.743    65.956    imem/ans_reg[32]_i_21_n_1
                                                                      r  imem/ans_reg[32]_i_6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    66.080 r  imem/ans_reg[32]_i_6/O
                         net (fo=1, unplaced)         0.449    66.529    imem/ans_reg[32]_i_6_n_1
                                                                      r  imem/ans_reg[32]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    66.653 r  imem/ans_reg[32]_i_1/O
                         net (fo=1, unplaced)         0.000    66.653    sccpu/alu/PC_out_reg[4][32]
                         LDCE                                         r  sccpu/alu/ans_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.143ns  (logic 4.781ns (33.805%)  route 9.362ns (66.195%))
  Logic Levels:           22  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.154 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    54.886    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.010 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.742    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.866 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.531    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.197    sccpu/cpu_ref/spo[5]
                                                                      r  sccpu/cpu_ref/PC_out[2]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.321 f  sccpu/cpu_ref/PC_out[2]_i_10/O
                         net (fo=1, unplaced)         0.000    57.321    sccpu/cpu_ref/PC_out[2]_i_10_n_1
                                                                      f  sccpu/cpu_ref/PC_out_reg[2]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.568 f  sccpu/cpu_ref/PC_out_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.735    58.303    sccpu/cpu_ref/PC_out_reg[2]_i_4_n_1
                                                                      f  sccpu/cpu_ref/PC_out[2]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.601 f  sccpu/cpu_ref/PC_out[2]_i_2/O
                         net (fo=2, unplaced)         0.460    59.061    imem/rs[2]
                                                                      f  imem/ans_reg[31]_i_14/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    59.185 f  imem/ans_reg[31]_i_14/O
                         net (fo=66, unplaced)        0.538    59.723    imem/sccpu/A[2]
                                                                      f  imem/ans_reg[7]_i_29/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.847 r  imem/ans_reg[7]_i_29/O
                         net (fo=1, unplaced)         0.000    59.847    imem/ans_reg[7]_i_29_n_1
                                                                      r  imem/ans_reg[7]_i_14/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.380 r  imem/ans_reg[7]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    60.380    imem/ans_reg[7]_i_14_n_1
                                                                      r  imem/ans_reg[32]_i_67/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.497 r  imem/ans_reg[32]_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    60.497    imem/ans_reg[32]_i_67_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.614 r  imem/ans_reg[32]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000    60.614    imem/ans_reg[32]_i_87_n_1
                                                                      r  imem/ans_reg[32]_i_65/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.731 r  imem/ans_reg[32]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000    60.731    imem/ans_reg[32]_i_65_n_1
                                                                      r  imem/ans_reg[32]_i_96/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.068 f  imem/ans_reg[32]_i_96/O[1]
                         net (fo=2, unplaced)         0.728    61.796    sccpu/alu/PC_out_reg[30][13]
                                                                      f  sccpu/alu/ans_reg[32]_i_66/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.102 f  sccpu/alu/ans_reg[32]_i_66/O
                         net (fo=2, unplaced)         0.460    62.562    sccpu/alu/ans_reg[32]_i_66_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_41/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.686 f  sccpu/alu/ans_reg[32]_i_41/O
                         net (fo=8, unplaced)         0.979    63.665    sccpu/alu/array_reg_reg[1][6]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.789 r  sccpu/alu/ans_reg[32]_i_20/O
                         net (fo=47, unplaced)        0.530    64.319    imem/PC_out_reg[30]_0
                                                                      r  imem/ans_reg[26]_i_17/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    64.443 f  imem/ans_reg[26]_i_17/O
                         net (fo=1, unplaced)         0.000    64.443    imem/ans_reg[26]_i_17_n_1
                                                                      f  imem/ans_reg[26]_i_8/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    64.690 f  imem/ans_reg[26]_i_8/O
                         net (fo=2, unplaced)         0.463    65.153    imem/ans_reg[26]_i_8_n_1
                                                                      f  imem/ans_reg[27]_i_6/I1
                         LUT5 (Prop_lut5_I1_O)        0.298    65.451 f  imem/ans_reg[27]_i_6/O
                         net (fo=1, unplaced)         0.449    65.900    imem/ans_reg[27]_i_6_n_1
                                                                      f  imem/ans_reg[27]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    66.024 r  imem/ans_reg[27]_i_2/O
                         net (fo=1, unplaced)         0.449    66.473    imem/ans_reg[27]_i_2_n_1
                                                                      r  imem/ans_reg[27]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    66.597 r  imem/ans_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000    66.597    sccpu/alu/PC_out_reg[4][27]
                         LDCE                                         r  sccpu/alu/ans_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.068ns  (logic 4.360ns (30.992%)  route 9.708ns (69.008%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.154 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    54.886    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.010 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.742    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.866 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.531    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.197    sccpu/cpu_ref/spo[5]
                                                                      r  sccpu/cpu_ref/PC_out[2]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.321 f  sccpu/cpu_ref/PC_out[2]_i_10/O
                         net (fo=1, unplaced)         0.000    57.321    sccpu/cpu_ref/PC_out[2]_i_10_n_1
                                                                      f  sccpu/cpu_ref/PC_out_reg[2]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.568 f  sccpu/cpu_ref/PC_out_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.735    58.303    sccpu/cpu_ref/PC_out_reg[2]_i_4_n_1
                                                                      f  sccpu/cpu_ref/PC_out[2]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.601 f  sccpu/cpu_ref/PC_out[2]_i_2/O
                         net (fo=2, unplaced)         0.460    59.061    imem/rs[2]
                                                                      f  imem/ans_reg[31]_i_14/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    59.185 f  imem/ans_reg[31]_i_14/O
                         net (fo=66, unplaced)        0.538    59.723    imem/sccpu/A[2]
                                                                      f  imem/ans_reg[7]_i_29/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.847 r  imem/ans_reg[7]_i_29/O
                         net (fo=1, unplaced)         0.000    59.847    imem/ans_reg[7]_i_29_n_1
                                                                      r  imem/ans_reg[7]_i_14/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.380 r  imem/ans_reg[7]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    60.380    imem/ans_reg[7]_i_14_n_1
                                                                      r  imem/ans_reg[32]_i_67/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.497 r  imem/ans_reg[32]_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    60.497    imem/ans_reg[32]_i_67_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.614 r  imem/ans_reg[32]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000    60.614    imem/ans_reg[32]_i_87_n_1
                                                                      r  imem/ans_reg[32]_i_65/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.731 r  imem/ans_reg[32]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000    60.731    imem/ans_reg[32]_i_65_n_1
                                                                      r  imem/ans_reg[32]_i_96/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.068 r  imem/ans_reg[32]_i_96/O[1]
                         net (fo=2, unplaced)         0.622    61.690    sccpu/alu/PC_out_reg[30][13]
                                                                      r  sccpu/alu/ans_reg[32]_i_125/I3
                         LUT4 (Prop_lut4_I3_O)        0.306    61.996 r  sccpu/alu/ans_reg[32]_i_125/O
                         net (fo=1, unplaced)         0.964    62.960    sccpu/alu/ans_reg[32]_i_125_n_1
                                                                      r  sccpu/alu/ans_reg[32]_i_84/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    63.084 r  sccpu/alu/ans_reg[32]_i_84/O
                         net (fo=23, unplaced)        0.512    63.596    imem/PC_out_reg[28]
                                                                      r  imem/ans_reg[3]_i_20/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    63.720 f  imem/ans_reg[3]_i_20/O
                         net (fo=1, unplaced)         0.732    64.452    imem/ans_reg[3]_i_20_n_1
                                                                      f  imem/ans_reg[3]_i_14/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    64.576 r  imem/ans_reg[3]_i_14/O
                         net (fo=1, unplaced)         0.449    65.025    imem/ans_reg[3]_i_14_n_1
                                                                      r  imem/ans_reg[3]_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    65.149 r  imem/ans_reg[3]_i_8/O
                         net (fo=2, unplaced)         0.676    65.825    imem/ans_reg[3]_i_8_n_1
                                                                      r  imem/ans_reg[2]_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    65.949 f  imem/ans_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.449    66.398    imem/ans_reg[2]_i_4_n_1
                                                                      f  imem/ans_reg[2]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    66.522 r  imem/ans_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000    66.522    sccpu/alu/PC_out_reg[4][2]
                         LDCE                                         r  sccpu/alu/ans_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.043ns  (logic 4.352ns (30.991%)  route 9.691ns (69.010%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.154 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    54.886    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.010 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.742    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.866 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.531    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.197    sccpu/cpu_ref/spo[5]
                                                                      r  sccpu/cpu_ref/PC_out[2]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.321 f  sccpu/cpu_ref/PC_out[2]_i_10/O
                         net (fo=1, unplaced)         0.000    57.321    sccpu/cpu_ref/PC_out[2]_i_10_n_1
                                                                      f  sccpu/cpu_ref/PC_out_reg[2]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.568 f  sccpu/cpu_ref/PC_out_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.735    58.303    sccpu/cpu_ref/PC_out_reg[2]_i_4_n_1
                                                                      f  sccpu/cpu_ref/PC_out[2]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.601 f  sccpu/cpu_ref/PC_out[2]_i_2/O
                         net (fo=2, unplaced)         0.460    59.061    imem/rs[2]
                                                                      f  imem/ans_reg[31]_i_14/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    59.185 f  imem/ans_reg[31]_i_14/O
                         net (fo=66, unplaced)        0.538    59.723    imem/sccpu/A[2]
                                                                      f  imem/ans_reg[7]_i_29/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.847 r  imem/ans_reg[7]_i_29/O
                         net (fo=1, unplaced)         0.000    59.847    imem/ans_reg[7]_i_29_n_1
                                                                      r  imem/ans_reg[7]_i_14/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.380 r  imem/ans_reg[7]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    60.380    imem/ans_reg[7]_i_14_n_1
                                                                      r  imem/ans_reg[32]_i_67/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.497 r  imem/ans_reg[32]_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    60.497    imem/ans_reg[32]_i_67_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.614 r  imem/ans_reg[32]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000    60.614    imem/ans_reg[32]_i_87_n_1
                                                                      r  imem/ans_reg[32]_i_65/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.731 r  imem/ans_reg[32]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000    60.731    imem/ans_reg[32]_i_65_n_1
                                                                      r  imem/ans_reg[32]_i_96/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.068 f  imem/ans_reg[32]_i_96/O[1]
                         net (fo=2, unplaced)         0.728    61.796    sccpu/alu/PC_out_reg[30][13]
                                                                      f  sccpu/alu/ans_reg[32]_i_66/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.102 f  sccpu/alu/ans_reg[32]_i_66/O
                         net (fo=2, unplaced)         0.460    62.562    sccpu/alu/ans_reg[32]_i_66_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_41/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.686 f  sccpu/alu/ans_reg[32]_i_41/O
                         net (fo=8, unplaced)         0.979    63.665    sccpu/alu/array_reg_reg[1][6]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.789 r  sccpu/alu/ans_reg[32]_i_20/O
                         net (fo=47, unplaced)        0.530    64.319    imem/PC_out_reg[30]_0
                                                                      r  imem/ans_reg[30]_i_13/I0
                         LUT3 (Prop_lut3_I0_O)        0.116    64.435 r  imem/ans_reg[30]_i_13/O
                         net (fo=20, unplaced)        0.509    64.944    imem/ans_reg[30]_i_13_n_1
                                                                      r  imem/ans_reg[6]_i_9/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    65.068 f  imem/ans_reg[6]_i_9/O
                         net (fo=1, unplaced)         0.449    65.517    imem/ans_reg[6]_i_9_n_1
                                                                      f  imem/ans_reg[6]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    65.641 r  imem/ans_reg[6]_i_2/O
                         net (fo=1, unplaced)         0.732    66.373    imem/ans_reg[6]_i_2_n_1
                                                                      r  imem/ans_reg[6]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    66.497 r  imem/ans_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000    66.497    sccpu/alu/PC_out_reg[4][6]
                         LDCE                                         r  sccpu/alu/ans_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.026ns  (logic 4.360ns (31.085%)  route 9.666ns (68.915%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.154 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    54.886    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.010 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.742    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.866 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.531    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.197    sccpu/cpu_ref/spo[5]
                                                                      r  sccpu/cpu_ref/PC_out[2]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.321 f  sccpu/cpu_ref/PC_out[2]_i_10/O
                         net (fo=1, unplaced)         0.000    57.321    sccpu/cpu_ref/PC_out[2]_i_10_n_1
                                                                      f  sccpu/cpu_ref/PC_out_reg[2]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.568 f  sccpu/cpu_ref/PC_out_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.735    58.303    sccpu/cpu_ref/PC_out_reg[2]_i_4_n_1
                                                                      f  sccpu/cpu_ref/PC_out[2]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.601 f  sccpu/cpu_ref/PC_out[2]_i_2/O
                         net (fo=2, unplaced)         0.460    59.061    imem/rs[2]
                                                                      f  imem/ans_reg[31]_i_14/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    59.185 f  imem/ans_reg[31]_i_14/O
                         net (fo=66, unplaced)        0.538    59.723    imem/sccpu/A[2]
                                                                      f  imem/ans_reg[7]_i_29/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.847 r  imem/ans_reg[7]_i_29/O
                         net (fo=1, unplaced)         0.000    59.847    imem/ans_reg[7]_i_29_n_1
                                                                      r  imem/ans_reg[7]_i_14/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.380 r  imem/ans_reg[7]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    60.380    imem/ans_reg[7]_i_14_n_1
                                                                      r  imem/ans_reg[32]_i_67/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.497 r  imem/ans_reg[32]_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    60.497    imem/ans_reg[32]_i_67_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.614 r  imem/ans_reg[32]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000    60.614    imem/ans_reg[32]_i_87_n_1
                                                                      r  imem/ans_reg[32]_i_65/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.731 r  imem/ans_reg[32]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000    60.731    imem/ans_reg[32]_i_65_n_1
                                                                      r  imem/ans_reg[32]_i_96/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.068 f  imem/ans_reg[32]_i_96/O[1]
                         net (fo=2, unplaced)         0.728    61.796    sccpu/alu/PC_out_reg[30][13]
                                                                      f  sccpu/alu/ans_reg[32]_i_66/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.102 f  sccpu/alu/ans_reg[32]_i_66/O
                         net (fo=2, unplaced)         0.460    62.562    sccpu/alu/ans_reg[32]_i_66_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_41/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.686 f  sccpu/alu/ans_reg[32]_i_41/O
                         net (fo=8, unplaced)         0.979    63.665    sccpu/alu/array_reg_reg[1][6]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.789 r  sccpu/alu/ans_reg[32]_i_20/O
                         net (fo=47, unplaced)        0.530    64.319    imem/PC_out_reg[30]_0
                                                                      r  imem/ans_reg[14]_i_15/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    64.443 f  imem/ans_reg[14]_i_15/O
                         net (fo=4, unplaced)         0.756    65.199    imem/ans_reg[14]_i_15_n_1
                                                                      f  imem/ans_reg[12]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    65.323 f  imem/ans_reg[12]_i_7/O
                         net (fo=2, unplaced)         0.460    65.783    imem/ans_reg[12]_i_7_n_1
                                                                      f  imem/ans_reg[11]_i_5/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    65.907 r  imem/ans_reg[11]_i_5/O
                         net (fo=1, unplaced)         0.449    66.356    imem/ans_reg[11]_i_5_n_1
                                                                      r  imem/ans_reg[11]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    66.480 r  imem/ans_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000    66.480    sccpu/alu/PC_out_reg[4][11]
                         LDCE                                         r  sccpu/alu/ans_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.026ns  (logic 4.360ns (31.085%)  route 9.666ns (68.915%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.154 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    54.886    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.010 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.742    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.866 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.531    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.197    sccpu/cpu_ref/spo[5]
                                                                      r  sccpu/cpu_ref/PC_out[2]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.321 f  sccpu/cpu_ref/PC_out[2]_i_10/O
                         net (fo=1, unplaced)         0.000    57.321    sccpu/cpu_ref/PC_out[2]_i_10_n_1
                                                                      f  sccpu/cpu_ref/PC_out_reg[2]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.568 f  sccpu/cpu_ref/PC_out_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.735    58.303    sccpu/cpu_ref/PC_out_reg[2]_i_4_n_1
                                                                      f  sccpu/cpu_ref/PC_out[2]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.601 f  sccpu/cpu_ref/PC_out[2]_i_2/O
                         net (fo=2, unplaced)         0.460    59.061    imem/rs[2]
                                                                      f  imem/ans_reg[31]_i_14/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    59.185 f  imem/ans_reg[31]_i_14/O
                         net (fo=66, unplaced)        0.538    59.723    imem/sccpu/A[2]
                                                                      f  imem/ans_reg[7]_i_29/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.847 r  imem/ans_reg[7]_i_29/O
                         net (fo=1, unplaced)         0.000    59.847    imem/ans_reg[7]_i_29_n_1
                                                                      r  imem/ans_reg[7]_i_14/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.380 r  imem/ans_reg[7]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    60.380    imem/ans_reg[7]_i_14_n_1
                                                                      r  imem/ans_reg[32]_i_67/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.497 r  imem/ans_reg[32]_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    60.497    imem/ans_reg[32]_i_67_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.614 r  imem/ans_reg[32]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000    60.614    imem/ans_reg[32]_i_87_n_1
                                                                      r  imem/ans_reg[32]_i_65/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.731 r  imem/ans_reg[32]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000    60.731    imem/ans_reg[32]_i_65_n_1
                                                                      r  imem/ans_reg[32]_i_96/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.068 f  imem/ans_reg[32]_i_96/O[1]
                         net (fo=2, unplaced)         0.728    61.796    sccpu/alu/PC_out_reg[30][13]
                                                                      f  sccpu/alu/ans_reg[32]_i_66/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.102 f  sccpu/alu/ans_reg[32]_i_66/O
                         net (fo=2, unplaced)         0.460    62.562    sccpu/alu/ans_reg[32]_i_66_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_41/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.686 f  sccpu/alu/ans_reg[32]_i_41/O
                         net (fo=8, unplaced)         0.979    63.665    sccpu/alu/array_reg_reg[1][6]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.789 r  sccpu/alu/ans_reg[32]_i_20/O
                         net (fo=47, unplaced)        0.530    64.319    imem/PC_out_reg[30]_0
                                                                      r  imem/ans_reg[14]_i_15/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    64.443 f  imem/ans_reg[14]_i_15/O
                         net (fo=4, unplaced)         0.756    65.199    imem/ans_reg[14]_i_15_n_1
                                                                      f  imem/ans_reg[12]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    65.323 f  imem/ans_reg[12]_i_7/O
                         net (fo=2, unplaced)         0.460    65.783    imem/ans_reg[12]_i_7_n_1
                                                                      f  imem/ans_reg[12]_i_4/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    65.907 r  imem/ans_reg[12]_i_4/O
                         net (fo=1, unplaced)         0.449    66.356    imem/ans_reg[12]_i_4_n_1
                                                                      r  imem/ans_reg[12]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    66.480 r  imem/ans_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000    66.480    sccpu/alu/PC_out_reg[4][12]
                         LDCE                                         r  sccpu/alu/ans_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.026ns  (logic 4.360ns (31.085%)  route 9.666ns (68.915%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.154 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    54.886    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.010 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.742    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.866 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.531    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.197    sccpu/cpu_ref/spo[5]
                                                                      r  sccpu/cpu_ref/PC_out[2]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.321 f  sccpu/cpu_ref/PC_out[2]_i_10/O
                         net (fo=1, unplaced)         0.000    57.321    sccpu/cpu_ref/PC_out[2]_i_10_n_1
                                                                      f  sccpu/cpu_ref/PC_out_reg[2]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.568 f  sccpu/cpu_ref/PC_out_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.735    58.303    sccpu/cpu_ref/PC_out_reg[2]_i_4_n_1
                                                                      f  sccpu/cpu_ref/PC_out[2]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.601 f  sccpu/cpu_ref/PC_out[2]_i_2/O
                         net (fo=2, unplaced)         0.460    59.061    imem/rs[2]
                                                                      f  imem/ans_reg[31]_i_14/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    59.185 f  imem/ans_reg[31]_i_14/O
                         net (fo=66, unplaced)        0.538    59.723    imem/sccpu/A[2]
                                                                      f  imem/ans_reg[7]_i_29/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.847 r  imem/ans_reg[7]_i_29/O
                         net (fo=1, unplaced)         0.000    59.847    imem/ans_reg[7]_i_29_n_1
                                                                      r  imem/ans_reg[7]_i_14/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.380 r  imem/ans_reg[7]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    60.380    imem/ans_reg[7]_i_14_n_1
                                                                      r  imem/ans_reg[32]_i_67/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.497 r  imem/ans_reg[32]_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    60.497    imem/ans_reg[32]_i_67_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.614 r  imem/ans_reg[32]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000    60.614    imem/ans_reg[32]_i_87_n_1
                                                                      r  imem/ans_reg[32]_i_65/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.731 r  imem/ans_reg[32]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000    60.731    imem/ans_reg[32]_i_65_n_1
                                                                      r  imem/ans_reg[32]_i_96/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.068 f  imem/ans_reg[32]_i_96/O[1]
                         net (fo=2, unplaced)         0.728    61.796    sccpu/alu/PC_out_reg[30][13]
                                                                      f  sccpu/alu/ans_reg[32]_i_66/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.102 f  sccpu/alu/ans_reg[32]_i_66/O
                         net (fo=2, unplaced)         0.460    62.562    sccpu/alu/ans_reg[32]_i_66_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_41/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.686 f  sccpu/alu/ans_reg[32]_i_41/O
                         net (fo=8, unplaced)         0.979    63.665    sccpu/alu/array_reg_reg[1][6]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.789 r  sccpu/alu/ans_reg[32]_i_20/O
                         net (fo=47, unplaced)        0.530    64.319    imem/PC_out_reg[30]_0
                                                                      r  imem/ans_reg[15]_i_15/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    64.443 f  imem/ans_reg[15]_i_15/O
                         net (fo=4, unplaced)         0.756    65.199    imem/ans_reg[15]_i_15_n_1
                                                                      f  imem/ans_reg[13]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    65.323 f  imem/ans_reg[13]_i_7/O
                         net (fo=2, unplaced)         0.460    65.783    imem/ans_reg[13]_i_7_n_1
                                                                      f  imem/ans_reg[13]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    65.907 r  imem/ans_reg[13]_i_2/O
                         net (fo=1, unplaced)         0.449    66.356    imem/ans_reg[13]_i_2_n_1
                                                                      r  imem/ans_reg[13]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    66.480 r  imem/ans_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000    66.480    sccpu/alu/PC_out_reg[4][13]
                         LDCE                                         r  sccpu/alu/ans_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.026ns  (logic 4.360ns (31.085%)  route 9.666ns (68.915%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.154 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    54.886    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.010 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.742    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.866 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.531    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.197    sccpu/cpu_ref/spo[5]
                                                                      r  sccpu/cpu_ref/PC_out[2]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.321 f  sccpu/cpu_ref/PC_out[2]_i_10/O
                         net (fo=1, unplaced)         0.000    57.321    sccpu/cpu_ref/PC_out[2]_i_10_n_1
                                                                      f  sccpu/cpu_ref/PC_out_reg[2]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.568 f  sccpu/cpu_ref/PC_out_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.735    58.303    sccpu/cpu_ref/PC_out_reg[2]_i_4_n_1
                                                                      f  sccpu/cpu_ref/PC_out[2]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.601 f  sccpu/cpu_ref/PC_out[2]_i_2/O
                         net (fo=2, unplaced)         0.460    59.061    imem/rs[2]
                                                                      f  imem/ans_reg[31]_i_14/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    59.185 f  imem/ans_reg[31]_i_14/O
                         net (fo=66, unplaced)        0.538    59.723    imem/sccpu/A[2]
                                                                      f  imem/ans_reg[7]_i_29/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.847 r  imem/ans_reg[7]_i_29/O
                         net (fo=1, unplaced)         0.000    59.847    imem/ans_reg[7]_i_29_n_1
                                                                      r  imem/ans_reg[7]_i_14/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.380 r  imem/ans_reg[7]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    60.380    imem/ans_reg[7]_i_14_n_1
                                                                      r  imem/ans_reg[32]_i_67/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.497 r  imem/ans_reg[32]_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    60.497    imem/ans_reg[32]_i_67_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.614 r  imem/ans_reg[32]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000    60.614    imem/ans_reg[32]_i_87_n_1
                                                                      r  imem/ans_reg[32]_i_65/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.731 r  imem/ans_reg[32]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000    60.731    imem/ans_reg[32]_i_65_n_1
                                                                      r  imem/ans_reg[32]_i_96/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.068 f  imem/ans_reg[32]_i_96/O[1]
                         net (fo=2, unplaced)         0.728    61.796    sccpu/alu/PC_out_reg[30][13]
                                                                      f  sccpu/alu/ans_reg[32]_i_66/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.102 f  sccpu/alu/ans_reg[32]_i_66/O
                         net (fo=2, unplaced)         0.460    62.562    sccpu/alu/ans_reg[32]_i_66_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_41/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.686 f  sccpu/alu/ans_reg[32]_i_41/O
                         net (fo=8, unplaced)         0.979    63.665    sccpu/alu/array_reg_reg[1][6]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.789 r  sccpu/alu/ans_reg[32]_i_20/O
                         net (fo=47, unplaced)        0.530    64.319    imem/PC_out_reg[30]_0
                                                                      r  imem/ans_reg[16]_i_14/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    64.443 f  imem/ans_reg[16]_i_14/O
                         net (fo=4, unplaced)         0.756    65.199    imem/ans_reg[16]_i_14_n_1
                                                                      f  imem/ans_reg[14]_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    65.323 f  imem/ans_reg[14]_i_10/O
                         net (fo=2, unplaced)         0.460    65.783    imem/ans_reg[14]_i_10_n_1
                                                                      f  imem/ans_reg[14]_i_4/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    65.907 f  imem/ans_reg[14]_i_4/O
                         net (fo=1, unplaced)         0.449    66.356    imem/ans_reg[14]_i_4_n_1
                                                                      f  imem/ans_reg[14]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    66.480 r  imem/ans_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000    66.480    sccpu/alu/PC_out_reg[4][14]
                         LDCE                                         r  sccpu/alu/ans_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc/PC_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.026ns  (logic 4.360ns (31.085%)  route 9.666ns (68.915%))
  Logic Levels:           21  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=11 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    50.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    51.774    clk_in_IBUF
                                                                      f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    51.870 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.584    52.454    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.481    52.935 f  sccpu/pc/PC_out_reg[12]/Q
                         net (fo=437, unplaced)       0.900    53.835    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.319    54.154 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15/O
                         net (fo=1, unplaced)         0.732    54.886    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_15_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.010 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732    55.742    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_5_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    55.866 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665    56.531    imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  imem/IM/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[21]_INST_0/O
                         net (fo=258, unplaced)       0.542    57.197    sccpu/cpu_ref/spo[5]
                                                                      r  sccpu/cpu_ref/PC_out[2]_i_10/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    57.321 f  sccpu/cpu_ref/PC_out[2]_i_10/O
                         net (fo=1, unplaced)         0.000    57.321    sccpu/cpu_ref/PC_out[2]_i_10_n_1
                                                                      f  sccpu/cpu_ref/PC_out_reg[2]_i_4/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    57.568 f  sccpu/cpu_ref/PC_out_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.735    58.303    sccpu/cpu_ref/PC_out_reg[2]_i_4_n_1
                                                                      f  sccpu/cpu_ref/PC_out[2]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.298    58.601 f  sccpu/cpu_ref/PC_out[2]_i_2/O
                         net (fo=2, unplaced)         0.460    59.061    imem/rs[2]
                                                                      f  imem/ans_reg[31]_i_14/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    59.185 f  imem/ans_reg[31]_i_14/O
                         net (fo=66, unplaced)        0.538    59.723    imem/sccpu/A[2]
                                                                      f  imem/ans_reg[7]_i_29/I0
                         LUT1 (Prop_lut1_I0_O)        0.124    59.847 r  imem/ans_reg[7]_i_29/O
                         net (fo=1, unplaced)         0.000    59.847    imem/ans_reg[7]_i_29_n_1
                                                                      r  imem/ans_reg[7]_i_14/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.380 r  imem/ans_reg[7]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    60.380    imem/ans_reg[7]_i_14_n_1
                                                                      r  imem/ans_reg[32]_i_67/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.497 r  imem/ans_reg[32]_i_67/CO[3]
                         net (fo=1, unplaced)         0.000    60.497    imem/ans_reg[32]_i_67_n_1
                                                                      r  imem/ans_reg[32]_i_87/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.614 r  imem/ans_reg[32]_i_87/CO[3]
                         net (fo=1, unplaced)         0.000    60.614    imem/ans_reg[32]_i_87_n_1
                                                                      r  imem/ans_reg[32]_i_65/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.731 r  imem/ans_reg[32]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000    60.731    imem/ans_reg[32]_i_65_n_1
                                                                      r  imem/ans_reg[32]_i_96/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    61.068 f  imem/ans_reg[32]_i_96/O[1]
                         net (fo=2, unplaced)         0.728    61.796    sccpu/alu/PC_out_reg[30][13]
                                                                      f  sccpu/alu/ans_reg[32]_i_66/I0
                         LUT4 (Prop_lut4_I0_O)        0.306    62.102 f  sccpu/alu/ans_reg[32]_i_66/O
                         net (fo=2, unplaced)         0.460    62.562    sccpu/alu/ans_reg[32]_i_66_n_1
                                                                      f  sccpu/alu/ans_reg[32]_i_41/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    62.686 f  sccpu/alu/ans_reg[32]_i_41/O
                         net (fo=8, unplaced)         0.979    63.665    sccpu/alu/array_reg_reg[1][6]_0
                                                                      f  sccpu/alu/ans_reg[32]_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    63.789 r  sccpu/alu/ans_reg[32]_i_20/O
                         net (fo=47, unplaced)        0.530    64.319    imem/PC_out_reg[30]_0
                                                                      r  imem/ans_reg[17]_i_14/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    64.443 f  imem/ans_reg[17]_i_14/O
                         net (fo=4, unplaced)         0.756    65.199    imem/ans_reg[17]_i_14_n_1
                                                                      f  imem/ans_reg[15]_i_9/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    65.323 f  imem/ans_reg[15]_i_9/O
                         net (fo=2, unplaced)         0.460    65.783    imem/ans_reg[15]_i_9_n_1
                                                                      f  imem/ans_reg[15]_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    65.907 f  imem/ans_reg[15]_i_5/O
                         net (fo=1, unplaced)         0.449    66.356    imem/ans_reg[15]_i_5_n_1
                                                                      f  imem/ans_reg[15]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    66.480 r  imem/ans_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000    66.480    sccpu/alu/PC_out_reg[4][15]
                         LDCE                                         r  sccpu/alu/ans_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[9][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 0.516ns (31.745%)  route 1.109ns (68.255%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114     0.679    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  sccpu/cpu_ref/array_reg_reg[9][0]/Q
                         net (fo=2, unplaced)         0.285     1.111    sccpu/cpu_ref/array_reg_reg[9]_22[0]
                                                                      r  sccpu/cpu_ref/PC_out[0]_i_11/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.209 r  sccpu/cpu_ref/PC_out[0]_i_11/O
                         net (fo=1, unplaced)         0.000     1.209    sccpu/cpu_ref/PC_out[0]_i_11_n_1
                                                                      r  sccpu/cpu_ref/PC_out_reg[0]_i_5/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     1.282 r  sccpu/cpu_ref/PC_out_reg[0]_i_5/O
                         net (fo=1, unplaced)         0.178     1.460    sccpu/cpu_ref/PC_out_reg[0]_i_5_n_1
                                                                      r  sccpu/cpu_ref/PC_out[0]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.108     1.568 r  sccpu/cpu_ref/PC_out[0]_i_2/O
                         net (fo=2, unplaced)         0.194     1.762    imem/rs[0]
                                                                      r  imem/ans_reg[6]_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  imem/ans_reg[6]_i_5/O
                         net (fo=144, unplaced)       0.452     2.259    imem/sccpu/A[0]
                                                                      r  imem/ans_reg[6]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     2.304 r  imem/ans_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     2.304    sccpu/alu/PC_out_reg[4][6]
                         LDCE                                         r  sccpu/alu/ans_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[9][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 0.561ns (33.050%)  route 1.136ns (66.950%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114     0.679    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  sccpu/cpu_ref/array_reg_reg[9][0]/Q
                         net (fo=2, unplaced)         0.285     1.111    sccpu/cpu_ref/array_reg_reg[9]_22[0]
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_0_0_i_17/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.209 r  sccpu/cpu_ref/DM_reg_0_31_0_0_i_17/O
                         net (fo=1, unplaced)         0.000     1.209    sccpu/cpu_ref/DM_reg_0_31_0_0_i_17_n_1
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_0_0_i_10/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     1.282 r  sccpu/cpu_ref/DM_reg_0_31_0_0_i_10/O
                         net (fo=1, unplaced)         0.178     1.460    sccpu/cpu_ref/DM_reg_0_31_0_0_i_10_n_1
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_0_0_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.108     1.568 r  sccpu/cpu_ref/DM_reg_0_31_0_0_i_1/O
                         net (fo=2, unplaced)         0.194     1.762    imem/DM_wdata[0]
                                                                      r  imem/ans_reg[16]_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     1.807 r  imem/ans_reg[16]_i_9/O
                         net (fo=15, unplaced)        0.199     2.006    imem/sccpu/B[0]
                                                                      r  imem/ans_reg[16]_i_4/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     2.051 r  imem/ans_reg[16]_i_4/O
                         net (fo=1, unplaced)         0.280     2.331    imem/ans_reg[16]_i_4_n_1
                                                                      r  imem/ans_reg[16]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     2.376 r  imem/ans_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     2.376    sccpu/alu/PC_out_reg[4][16]
                         LDCE                                         r  sccpu/alu/ans_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[9][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 0.561ns (33.001%)  route 1.139ns (66.999%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114     0.679    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[9][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  sccpu/cpu_ref/array_reg_reg[9][11]/Q
                         net (fo=2, unplaced)         0.285     1.111    sccpu/cpu_ref/array_reg_reg[9]_22[11]
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_11_11_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.209 r  sccpu/cpu_ref/DM_reg_0_31_11_11_i_10/O
                         net (fo=1, unplaced)         0.000     1.209    sccpu/cpu_ref/DM_reg_0_31_11_11_i_10_n_1
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_11_11_i_4/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     1.282 r  sccpu/cpu_ref/DM_reg_0_31_11_11_i_4/O
                         net (fo=1, unplaced)         0.178     1.460    sccpu/cpu_ref/DM_reg_0_31_11_11_i_4_n_1
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_11_11_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.108     1.568 r  sccpu/cpu_ref/DM_reg_0_31_11_11_i_1/O
                         net (fo=2, unplaced)         0.194     1.762    imem/DM_wdata[11]
                                                                      r  imem/ans_reg[27]_i_7/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     1.807 r  imem/ans_reg[27]_i_7/O
                         net (fo=19, unplaced)        0.201     2.008    imem/sccpu/B[11]
                                                                      r  imem/ans_reg[11]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     2.053 f  imem/ans_reg[11]_i_4/O
                         net (fo=1, unplaced)         0.280     2.334    imem/ans_reg[11]_i_4_n_1
                                                                      f  imem/ans_reg[11]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     2.379 r  imem/ans_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     2.379    sccpu/alu/PC_out_reg[4][11]
                         LDCE                                         r  sccpu/alu/ans_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[9][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 0.561ns (33.001%)  route 1.139ns (66.999%))
  Logic Levels:           6  (LUT4=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114     0.679    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[9][8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  sccpu/cpu_ref/array_reg_reg[9][8]/Q
                         net (fo=2, unplaced)         0.285     1.111    sccpu/cpu_ref/array_reg_reg[9]_22[8]
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_8_8_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.209 r  sccpu/cpu_ref/DM_reg_0_31_8_8_i_10/O
                         net (fo=1, unplaced)         0.000     1.209    sccpu/cpu_ref/DM_reg_0_31_8_8_i_10_n_1
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_8_8_i_4/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     1.282 r  sccpu/cpu_ref/DM_reg_0_31_8_8_i_4/O
                         net (fo=1, unplaced)         0.178     1.460    sccpu/cpu_ref/DM_reg_0_31_8_8_i_4_n_1
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_8_8_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.108     1.568 r  sccpu/cpu_ref/DM_reg_0_31_8_8_i_1/O
                         net (fo=2, unplaced)         0.194     1.762    imem/DM_wdata[8]
                                                                      r  imem/ans_reg[24]_i_13/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     1.807 r  imem/ans_reg[24]_i_13/O
                         net (fo=19, unplaced)        0.201     2.008    imem/sccpu/B[8]
                                                                      r  imem/ans_reg[8]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     2.053 r  imem/ans_reg[8]_i_6/O
                         net (fo=1, unplaced)         0.280     2.334    imem/ans_reg[8]_i_6_n_1
                                                                      r  imem/ans_reg[8]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     2.379 r  imem/ans_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.000     2.379    sccpu/alu/PC_out_reg[4][8]
                         LDCE                                         r  sccpu/alu/ans_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[9][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 0.562ns (33.040%)  route 1.139ns (66.960%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114     0.679    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[9][10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  sccpu/cpu_ref/array_reg_reg[9][10]/Q
                         net (fo=2, unplaced)         0.285     1.111    sccpu/cpu_ref/array_reg_reg[9]_22[10]
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_10_10_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.209 r  sccpu/cpu_ref/DM_reg_0_31_10_10_i_10/O
                         net (fo=1, unplaced)         0.000     1.209    sccpu/cpu_ref/DM_reg_0_31_10_10_i_10_n_1
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_10_10_i_4/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     1.282 r  sccpu/cpu_ref/DM_reg_0_31_10_10_i_4/O
                         net (fo=1, unplaced)         0.178     1.460    sccpu/cpu_ref/DM_reg_0_31_10_10_i_4_n_1
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_10_10_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.108     1.568 r  sccpu/cpu_ref/DM_reg_0_31_10_10_i_1/O
                         net (fo=2, unplaced)         0.194     1.762    imem/DM_wdata[10]
                                                                      r  imem/ans_reg[26]_i_6/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     1.807 r  imem/ans_reg[26]_i_6/O
                         net (fo=19, unplaced)        0.201     2.008    imem/sccpu/B[10]
                                                                      r  imem/ans_reg[10]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     2.054 f  imem/ans_reg[10]_i_4/O
                         net (fo=1, unplaced)         0.280     2.335    imem/ans_reg[10]_i_4_n_1
                                                                      f  imem/ans_reg[10]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     2.380 r  imem/ans_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     2.380    sccpu/alu/PC_out_reg[4][10]
                         LDCE                                         r  sccpu/alu/ans_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[9][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 0.561ns (32.895%)  route 1.144ns (67.105%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114     0.679    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[9][4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  sccpu/cpu_ref/array_reg_reg[9][4]/Q
                         net (fo=2, unplaced)         0.285     1.111    sccpu/cpu_ref/array_reg_reg[9]_22[4]
                                                                      r  sccpu/cpu_ref/PC_out[4]_i_11/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.209 r  sccpu/cpu_ref/PC_out[4]_i_11/O
                         net (fo=1, unplaced)         0.000     1.209    sccpu/cpu_ref/PC_out[4]_i_11_n_1
                                                                      r  sccpu/cpu_ref/PC_out_reg[4]_i_5/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     1.282 r  sccpu/cpu_ref/PC_out_reg[4]_i_5/O
                         net (fo=1, unplaced)         0.178     1.460    sccpu/cpu_ref/PC_out_reg[4]_i_5_n_1
                                                                      r  sccpu/cpu_ref/PC_out[4]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.108     1.568 r  sccpu/cpu_ref/PC_out[4]_i_2/O
                         net (fo=2, unplaced)         0.194     1.762    imem/rs[4]
                                                                      r  imem/ans_reg[32]_i_9/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  imem/ans_reg[32]_i_9/O
                         net (fo=33, unplaced)        0.311     2.117    imem/sccpu/A[4]
                                                                      r  imem/ans_reg[27]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     2.162 f  imem/ans_reg[27]_i_3/O
                         net (fo=1, unplaced)         0.177     2.339    imem/ans_reg[27]_i_3_n_1
                                                                      f  imem/ans_reg[27]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.045     2.384 r  imem/ans_reg[27]_i_1/O
                         net (fo=1, unplaced)         0.000     2.384    sccpu/alu/PC_out_reg[4][27]
                         LDCE                                         r  sccpu/alu/ans_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[9][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 0.561ns (32.773%)  route 1.151ns (67.227%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114     0.679    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[9][3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  sccpu/cpu_ref/array_reg_reg[9][3]/Q
                         net (fo=2, unplaced)         0.285     1.111    sccpu/cpu_ref/array_reg_reg[9]_22[3]
                                                                      f  sccpu/cpu_ref/PC_out[3]_i_11/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.209 f  sccpu/cpu_ref/PC_out[3]_i_11/O
                         net (fo=1, unplaced)         0.000     1.209    sccpu/cpu_ref/PC_out[3]_i_11_n_1
                                                                      f  sccpu/cpu_ref/PC_out_reg[3]_i_5/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     1.282 f  sccpu/cpu_ref/PC_out_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.178     1.460    sccpu/cpu_ref/PC_out_reg[3]_i_5_n_1
                                                                      f  sccpu/cpu_ref/PC_out[3]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.108     1.568 f  sccpu/cpu_ref/PC_out[3]_i_2/O
                         net (fo=2, unplaced)         0.194     1.762    imem/rs[3]
                                                                      f  imem/ans_reg[31]_i_12/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     1.807 f  imem/ans_reg[31]_i_12/O
                         net (fo=61, unplaced)        0.317     2.124    imem/sccpu/A[3]
                                                                      f  imem/ans_reg[23]_i_4/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     2.169 r  imem/ans_reg[23]_i_4/O
                         net (fo=1, unplaced)         0.177     2.345    imem/ans_reg[23]_i_4_n_1
                                                                      r  imem/ans_reg[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     2.390 r  imem/ans_reg[23]_i_1/O
                         net (fo=1, unplaced)         0.000     2.390    sccpu/alu/PC_out_reg[4][23]
                         LDCE                                         r  sccpu/alu/ans_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[9][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 0.561ns (32.773%)  route 1.151ns (67.227%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114     0.679    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[9][3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  sccpu/cpu_ref/array_reg_reg[9][3]/Q
                         net (fo=2, unplaced)         0.285     1.111    sccpu/cpu_ref/array_reg_reg[9]_22[3]
                                                                      r  sccpu/cpu_ref/PC_out[3]_i_11/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.209 r  sccpu/cpu_ref/PC_out[3]_i_11/O
                         net (fo=1, unplaced)         0.000     1.209    sccpu/cpu_ref/PC_out[3]_i_11_n_1
                                                                      r  sccpu/cpu_ref/PC_out_reg[3]_i_5/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     1.282 r  sccpu/cpu_ref/PC_out_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.178     1.460    sccpu/cpu_ref/PC_out_reg[3]_i_5_n_1
                                                                      r  sccpu/cpu_ref/PC_out[3]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.108     1.568 r  sccpu/cpu_ref/PC_out[3]_i_2/O
                         net (fo=2, unplaced)         0.194     1.762    imem/rs[3]
                                                                      r  imem/ans_reg[31]_i_12/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  imem/ans_reg[31]_i_12/O
                         net (fo=61, unplaced)        0.317     2.124    imem/sccpu/A[3]
                                                                      r  imem/ans_reg[31]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     2.169 f  imem/ans_reg[31]_i_4/O
                         net (fo=1, unplaced)         0.177     2.345    imem/ans_reg[31]_i_4_n_1
                                                                      f  imem/ans_reg[31]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     2.390 r  imem/ans_reg[31]_i_1/O
                         net (fo=1, unplaced)         0.000     2.390    sccpu/alu/PC_out_reg[4][31]
                         LDCE                                         r  sccpu/alu/ans_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[9][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 0.561ns (32.773%)  route 1.151ns (67.227%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114     0.679    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[9][13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  sccpu/cpu_ref/array_reg_reg[9][13]/Q
                         net (fo=2, unplaced)         0.285     1.111    sccpu/cpu_ref/array_reg_reg[9]_22[13]
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_13_13_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.209 r  sccpu/cpu_ref/DM_reg_0_31_13_13_i_10/O
                         net (fo=1, unplaced)         0.000     1.209    sccpu/cpu_ref/DM_reg_0_31_13_13_i_10_n_1
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_13_13_i_4/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     1.282 r  sccpu/cpu_ref/DM_reg_0_31_13_13_i_4/O
                         net (fo=1, unplaced)         0.178     1.460    sccpu/cpu_ref/DM_reg_0_31_13_13_i_4_n_1
                                                                      r  sccpu/cpu_ref/DM_reg_0_31_13_13_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.108     1.568 r  sccpu/cpu_ref/DM_reg_0_31_13_13_i_1/O
                         net (fo=2, unplaced)         0.194     1.762    imem/DM_wdata[13]
                                                                      r  imem/ans_reg[29]_i_9/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     1.807 r  imem/ans_reg[29]_i_9/O
                         net (fo=18, unplaced)        0.304     2.111    imem/sccpu/B[13]
                                                                      r  imem/ans_reg[29]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     2.156 r  imem/ans_reg[29]_i_2/O
                         net (fo=1, unplaced)         0.189     2.345    imem/ans_reg[29]_i_2_n_1
                                                                      r  imem/ans_reg[29]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     2.390 r  imem/ans_reg[29]_i_1/O
                         net (fo=1, unplaced)         0.000     2.390    sccpu/alu/PC_out_reg[4][29]
                         LDCE                                         r  sccpu/alu/ans_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[9][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sccpu/alu/ans_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 0.561ns (32.359%)  route 1.173ns (67.641%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_in_IBUF
                                                                      r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.114     0.679    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  sccpu/cpu_ref/array_reg_reg[9][0]/Q
                         net (fo=2, unplaced)         0.285     1.111    sccpu/cpu_ref/array_reg_reg[9]_22[0]
                                                                      r  sccpu/cpu_ref/PC_out[0]_i_11/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.209 r  sccpu/cpu_ref/PC_out[0]_i_11/O
                         net (fo=1, unplaced)         0.000     1.209    sccpu/cpu_ref/PC_out[0]_i_11_n_1
                                                                      r  sccpu/cpu_ref/PC_out_reg[0]_i_5/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.073     1.282 r  sccpu/cpu_ref/PC_out_reg[0]_i_5/O
                         net (fo=1, unplaced)         0.178     1.460    sccpu/cpu_ref/PC_out_reg[0]_i_5_n_1
                                                                      r  sccpu/cpu_ref/PC_out[0]_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.108     1.568 r  sccpu/cpu_ref/PC_out[0]_i_2/O
                         net (fo=2, unplaced)         0.194     1.762    imem/rs[0]
                                                                      r  imem/ans_reg[6]_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  imem/ans_reg[6]_i_5/O
                         net (fo=144, unplaced)       0.326     2.133    imem/sccpu/A[0]
                                                                      r  imem/ans_reg[17]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     2.178 f  imem/ans_reg[17]_i_4/O
                         net (fo=1, unplaced)         0.189     2.367    imem/ans_reg[17]_i_4_n_1
                                                                      f  imem/ans_reg[17]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     2.412 r  imem/ans_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     2.412    sccpu/alu/PC_out_reg[4][17]
                         LDCE                                         r  sccpu/alu/ans_reg[17]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay          1216 Endpoints
Min Delay          1216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/alu/ans_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/pc/PC_out_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.081ns (24.211%)  route 3.384ns (75.789%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  sccpu/alu/ans_reg[11]/Q
                         net (fo=2, unplaced)         0.975     1.560    sccpu/alu/Y[11]
                                                                      f  sccpu/alu/PC_out[31]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  sccpu/alu/PC_out[31]_i_14/O
                         net (fo=1, unplaced)         0.732     2.416    sccpu/alu/PC_out[31]_i_14_n_1
                                                                      r  sccpu/alu/PC_out[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.540 r  sccpu/alu/PC_out[31]_i_5/O
                         net (fo=1, unplaced)         0.665     3.205    imem/PC_out_reg[0]_0
                                                                      r  imem/PC_out[31]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.329 r  imem/PC_out[31]_i_2/O
                         net (fo=32, unplaced)        1.012     4.341    sccpu/pc/PC_out_reg[0]_0
                                                                      r  sccpu/pc/PC_out[17]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.465 r  sccpu/pc/PC_out[17]_i_1/O
                         net (fo=1, unplaced)         0.000     4.465    sccpu/pc/PC_in[17]
                         FDRE                                         r  sccpu/pc/PC_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.131    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/pc/PC_out_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.081ns (24.211%)  route 3.384ns (75.789%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  sccpu/alu/ans_reg[11]/Q
                         net (fo=2, unplaced)         0.975     1.560    sccpu/alu/Y[11]
                                                                      f  sccpu/alu/PC_out[31]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  sccpu/alu/PC_out[31]_i_14/O
                         net (fo=1, unplaced)         0.732     2.416    sccpu/alu/PC_out[31]_i_14_n_1
                                                                      r  sccpu/alu/PC_out[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.540 r  sccpu/alu/PC_out[31]_i_5/O
                         net (fo=1, unplaced)         0.665     3.205    imem/PC_out_reg[0]_0
                                                                      r  imem/PC_out[31]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.329 r  imem/PC_out[31]_i_2/O
                         net (fo=32, unplaced)        1.012     4.341    sccpu/pc/PC_out_reg[0]_0
                                                                      r  sccpu/pc/PC_out[18]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.465 r  sccpu/pc/PC_out[18]_i_1/O
                         net (fo=1, unplaced)         0.000     4.465    sccpu/pc/PC_in[18]
                         FDRE                                         r  sccpu/pc/PC_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.131    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/pc/PC_out_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.081ns (24.211%)  route 3.384ns (75.789%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  sccpu/alu/ans_reg[11]/Q
                         net (fo=2, unplaced)         0.975     1.560    sccpu/alu/Y[11]
                                                                      f  sccpu/alu/PC_out[31]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  sccpu/alu/PC_out[31]_i_14/O
                         net (fo=1, unplaced)         0.732     2.416    sccpu/alu/PC_out[31]_i_14_n_1
                                                                      r  sccpu/alu/PC_out[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.540 r  sccpu/alu/PC_out[31]_i_5/O
                         net (fo=1, unplaced)         0.665     3.205    imem/PC_out_reg[0]_0
                                                                      r  imem/PC_out[31]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.329 r  imem/PC_out[31]_i_2/O
                         net (fo=32, unplaced)        1.012     4.341    sccpu/pc/PC_out_reg[0]_0
                                                                      r  sccpu/pc/PC_out[19]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.465 r  sccpu/pc/PC_out[19]_i_1/O
                         net (fo=1, unplaced)         0.000     4.465    sccpu/pc/PC_in[19]
                         FDRE                                         r  sccpu/pc/PC_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.131    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/pc/PC_out_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.081ns (24.211%)  route 3.384ns (75.789%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  sccpu/alu/ans_reg[11]/Q
                         net (fo=2, unplaced)         0.975     1.560    sccpu/alu/Y[11]
                                                                      f  sccpu/alu/PC_out[31]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  sccpu/alu/PC_out[31]_i_14/O
                         net (fo=1, unplaced)         0.732     2.416    sccpu/alu/PC_out[31]_i_14_n_1
                                                                      r  sccpu/alu/PC_out[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.540 r  sccpu/alu/PC_out[31]_i_5/O
                         net (fo=1, unplaced)         0.665     3.205    imem/PC_out_reg[0]_0
                                                                      r  imem/PC_out[31]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.329 r  imem/PC_out[31]_i_2/O
                         net (fo=32, unplaced)        1.012     4.341    sccpu/pc/PC_out_reg[0]_0
                                                                      r  sccpu/pc/PC_out[20]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.465 r  sccpu/pc/PC_out[20]_i_1/O
                         net (fo=1, unplaced)         0.000     4.465    sccpu/pc/PC_in[20]
                         FDRE                                         r  sccpu/pc/PC_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.131    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/pc/PC_out_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.081ns (24.211%)  route 3.384ns (75.789%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  sccpu/alu/ans_reg[11]/Q
                         net (fo=2, unplaced)         0.975     1.560    sccpu/alu/Y[11]
                                                                      f  sccpu/alu/PC_out[31]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  sccpu/alu/PC_out[31]_i_14/O
                         net (fo=1, unplaced)         0.732     2.416    sccpu/alu/PC_out[31]_i_14_n_1
                                                                      r  sccpu/alu/PC_out[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.540 r  sccpu/alu/PC_out[31]_i_5/O
                         net (fo=1, unplaced)         0.665     3.205    imem/PC_out_reg[0]_0
                                                                      r  imem/PC_out[31]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.329 r  imem/PC_out[31]_i_2/O
                         net (fo=32, unplaced)        1.012     4.341    sccpu/pc/PC_out_reg[0]_0
                                                                      r  sccpu/pc/PC_out[21]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.465 r  sccpu/pc/PC_out[21]_i_1/O
                         net (fo=1, unplaced)         0.000     4.465    sccpu/pc/PC_in[21]
                         FDRE                                         r  sccpu/pc/PC_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.131    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[21]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/pc/PC_out_reg[22]/D
                            (falling edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.081ns (24.211%)  route 3.384ns (75.789%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  sccpu/alu/ans_reg[11]/Q
                         net (fo=2, unplaced)         0.975     1.560    sccpu/alu/Y[11]
                                                                      f  sccpu/alu/PC_out[31]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  sccpu/alu/PC_out[31]_i_14/O
                         net (fo=1, unplaced)         0.732     2.416    sccpu/alu/PC_out[31]_i_14_n_1
                                                                      r  sccpu/alu/PC_out[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.540 r  sccpu/alu/PC_out[31]_i_5/O
                         net (fo=1, unplaced)         0.665     3.205    imem/PC_out_reg[0]_0
                                                                      r  imem/PC_out[31]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.329 r  imem/PC_out[31]_i_2/O
                         net (fo=32, unplaced)        1.012     4.341    sccpu/pc/PC_out_reg[0]_0
                                                                      r  sccpu/pc/PC_out[22]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.465 r  sccpu/pc/PC_out[22]_i_1/O
                         net (fo=1, unplaced)         0.000     4.465    sccpu/pc/PC_in[22]
                         FDSE                                         r  sccpu/pc/PC_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.131    sccpu/pc/CLK
                         FDSE                                         r  sccpu/pc/PC_out_reg[22]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/pc/PC_out_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.081ns (24.211%)  route 3.384ns (75.789%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  sccpu/alu/ans_reg[11]/Q
                         net (fo=2, unplaced)         0.975     1.560    sccpu/alu/Y[11]
                                                                      f  sccpu/alu/PC_out[31]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  sccpu/alu/PC_out[31]_i_14/O
                         net (fo=1, unplaced)         0.732     2.416    sccpu/alu/PC_out[31]_i_14_n_1
                                                                      r  sccpu/alu/PC_out[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.540 r  sccpu/alu/PC_out[31]_i_5/O
                         net (fo=1, unplaced)         0.665     3.205    imem/PC_out_reg[0]_0
                                                                      r  imem/PC_out[31]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.329 r  imem/PC_out[31]_i_2/O
                         net (fo=32, unplaced)        1.012     4.341    sccpu/pc/PC_out_reg[0]_0
                                                                      r  sccpu/pc/PC_out[23]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.465 r  sccpu/pc/PC_out[23]_i_1/O
                         net (fo=1, unplaced)         0.000     4.465    sccpu/pc/PC_in[23]
                         FDRE                                         r  sccpu/pc/PC_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.131    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/pc/PC_out_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.081ns (24.211%)  route 3.384ns (75.789%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  sccpu/alu/ans_reg[11]/Q
                         net (fo=2, unplaced)         0.975     1.560    sccpu/alu/Y[11]
                                                                      f  sccpu/alu/PC_out[31]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  sccpu/alu/PC_out[31]_i_14/O
                         net (fo=1, unplaced)         0.732     2.416    sccpu/alu/PC_out[31]_i_14_n_1
                                                                      r  sccpu/alu/PC_out[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.540 r  sccpu/alu/PC_out[31]_i_5/O
                         net (fo=1, unplaced)         0.665     3.205    imem/PC_out_reg[0]_0
                                                                      r  imem/PC_out[31]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.329 r  imem/PC_out[31]_i_2/O
                         net (fo=32, unplaced)        1.012     4.341    sccpu/pc/PC_out_reg[0]_0
                                                                      r  sccpu/pc/PC_out[24]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.465 r  sccpu/pc/PC_out[24]_i_1/O
                         net (fo=1, unplaced)         0.000     4.465    sccpu/pc/PC_in[24]
                         FDRE                                         r  sccpu/pc/PC_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.131    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[24]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/pc/PC_out_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.081ns (24.211%)  route 3.384ns (75.789%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  sccpu/alu/ans_reg[11]/Q
                         net (fo=2, unplaced)         0.975     1.560    sccpu/alu/Y[11]
                                                                      f  sccpu/alu/PC_out[31]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  sccpu/alu/PC_out[31]_i_14/O
                         net (fo=1, unplaced)         0.732     2.416    sccpu/alu/PC_out[31]_i_14_n_1
                                                                      r  sccpu/alu/PC_out[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.540 r  sccpu/alu/PC_out[31]_i_5/O
                         net (fo=1, unplaced)         0.665     3.205    imem/PC_out_reg[0]_0
                                                                      r  imem/PC_out[31]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.329 r  imem/PC_out[31]_i_2/O
                         net (fo=32, unplaced)        1.012     4.341    sccpu/pc/PC_out_reg[0]_0
                                                                      r  sccpu/pc/PC_out[25]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.465 r  sccpu/pc/PC_out[25]_i_1/O
                         net (fo=1, unplaced)         0.000     4.465    sccpu/pc/PC_in[25]
                         FDRE                                         r  sccpu/pc/PC_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.131    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[25]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/pc/PC_out_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.081ns (24.211%)  route 3.384ns (75.789%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 f  sccpu/alu/ans_reg[11]/Q
                         net (fo=2, unplaced)         0.975     1.560    sccpu/alu/Y[11]
                                                                      f  sccpu/alu/PC_out[31]_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     1.684 r  sccpu/alu/PC_out[31]_i_14/O
                         net (fo=1, unplaced)         0.732     2.416    sccpu/alu/PC_out[31]_i_14_n_1
                                                                      r  sccpu/alu/PC_out[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.540 r  sccpu/alu/PC_out[31]_i_5/O
                         net (fo=1, unplaced)         0.665     3.205    imem/PC_out_reg[0]_0
                                                                      r  imem/PC_out[31]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.329 r  imem/PC_out[31]_i_2/O
                         net (fo=32, unplaced)        1.012     4.341    sccpu/pc/PC_out_reg[0]_0
                                                                      r  sccpu/pc/PC_out[26]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.465 r  sccpu/pc/PC_out[26]_i_1/O
                         net (fo=1, unplaced)         0.000     4.465    sccpu/pc/PC_in[26]
                         FDRE                                         r  sccpu/pc/PC_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   50.000    50.000 f  
                                                      0.000    50.000 f  clk_in (IN)
                         net (fo=0)                   0.000    50.000    clk_in
                         IBUF                                         f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    50.838 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    51.601    clk_in_IBUF
                         BUFG                                         f  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    51.692 f  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.439    52.131    sccpu/pc/CLK
                         FDRE                                         r  sccpu/pc/PC_out_reg[26]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/alu/ans_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.444%)  route 0.313ns (60.556%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[0]/Q
                         net (fo=2, unplaced)         0.313     0.474    sccpu/alu/Y[0]
                                                                      r  sccpu/alu/array_reg[31][0]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.517 r  sccpu/alu/array_reg[31][0]_i_1/O
                         net (fo=32, unplaced)        0.000     0.517    sccpu/cpu_ref/Rd[0]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.444%)  route 0.313ns (60.556%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[10]/Q
                         net (fo=2, unplaced)         0.313     0.474    sccpu/alu/Y[10]
                                                                      r  sccpu/alu/array_reg[31][10]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.517 r  sccpu/alu/array_reg[31][10]_i_1/O
                         net (fo=32, unplaced)        0.000     0.517    sccpu/cpu_ref/Rd[10]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/C

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.444%)  route 0.313ns (60.556%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[11]/Q
                         net (fo=2, unplaced)         0.313     0.474    sccpu/alu/Y[11]
                                                                      r  sccpu/alu/array_reg[31][11]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.517 r  sccpu/alu/array_reg[31][11]_i_1/O
                         net (fo=32, unplaced)        0.000     0.517    sccpu/cpu_ref/Rd[11]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/C

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.444%)  route 0.313ns (60.556%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[12]/Q
                         net (fo=2, unplaced)         0.313     0.474    sccpu/alu/Y[12]
                                                                      r  sccpu/alu/array_reg[31][12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.517 r  sccpu/alu/array_reg[31][12]_i_1/O
                         net (fo=32, unplaced)        0.000     0.517    sccpu/cpu_ref/Rd[12]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/C

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.444%)  route 0.313ns (60.556%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[13]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[13]/Q
                         net (fo=2, unplaced)         0.313     0.474    sccpu/alu/Y[13]
                                                                      r  sccpu/alu/array_reg[31][13]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.517 r  sccpu/alu/array_reg[31][13]_i_1/O
                         net (fo=32, unplaced)        0.000     0.517    sccpu/cpu_ref/Rd[13]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/C

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.444%)  route 0.313ns (60.556%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[14]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[14]/Q
                         net (fo=2, unplaced)         0.313     0.474    sccpu/alu/Y[14]
                                                                      r  sccpu/alu/array_reg[31][14]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.517 r  sccpu/alu/array_reg[31][14]_i_1/O
                         net (fo=32, unplaced)        0.000     0.517    sccpu/cpu_ref/Rd[14]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/C

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.444%)  route 0.313ns (60.556%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[18]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[18]/Q
                         net (fo=2, unplaced)         0.313     0.474    sccpu/alu/Y[18]
                                                                      r  sccpu/alu/array_reg[31][18]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.517 r  sccpu/alu/array_reg[31][18]_i_1/O
                         net (fo=32, unplaced)        0.000     0.517    sccpu/cpu_ref/Rd[18]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/C

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.444%)  route 0.313ns (60.556%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[21]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[21]/Q
                         net (fo=2, unplaced)         0.313     0.474    sccpu/alu/Y[21]
                                                                      r  sccpu/alu/array_reg[31][21]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.517 r  sccpu/alu/array_reg[31][21]_i_1/O
                         net (fo=32, unplaced)        0.000     0.517    sccpu/cpu_ref/Rd[21]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][21]/C

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.444%)  route 0.313ns (60.556%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[7]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[7]/Q
                         net (fo=2, unplaced)         0.313     0.474    sccpu/alu/Y[7]
                                                                      r  sccpu/alu/array_reg[31][7]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.517 r  sccpu/alu/array_reg[31][7]_i_1/O
                         net (fo=32, unplaced)        0.000     0.517    sccpu/cpu_ref/Rd[7]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][7]/C

Slack:                    inf
  Source:                 sccpu/alu/ans_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.204ns (39.444%)  route 0.313ns (60.556%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/alu/ans_reg[8]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/alu/ans_reg[8]/Q
                         net (fo=2, unplaced)         0.313     0.474    sccpu/alu/Y[8]
                                                                      r  sccpu/alu/array_reg[31][8]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.517 r  sccpu/alu/array_reg[31][8]_i_1/O
                         net (fo=32, unplaced)        0.000     0.517    sccpu/cpu_ref/Rd[8]
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_in_IBUF
                         BUFG                                         r  clk_in_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=1088, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDRE                                         r  sccpu/cpu_ref/array_reg_reg[0][8]/C





