{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594408516773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594408516815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 13:15:16 2020 " "Processing started: Fri Jul 10 13:15:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594408516815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408516815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408516831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594408519410 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594408519411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifts.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifts.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifts " "Found entity 1: shifts" {  } { { "shifts.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/shifts.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_test " "Found entity 1: shift_test" {  } { { "shift_test.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/shift_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/new_image.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/new_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_image " "Found entity 1: new_image" {  } { { "RAM/new_image.v" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/RAM/new_image.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_hist.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_hist.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_hist " "Found entity 1: deco_hist" {  } { { "deco_hist.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/deco_hist.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_8 " "Found entity 1: Add_8" {  } { { "Add_8.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/Add_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/original_image.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/original_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 original_image " "Found entity 1: original_image" {  } { { "RAM/original_image.v" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/RAM/original_image.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_x_1 " "Found entity 1: mux_4_x_1" {  } { { "mux_4_x_1.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/mux_4_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_x_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_x_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_x_1 " "Found entity 1: mux_2_x_1" {  } { { "mux_2_x_1.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/mux_2_x_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "flip_flop_D.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/flip_flop_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_pc " "Found entity 1: Add_pc" {  } { { "Add_pc.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/Add_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_param " "Found entity 1: Add_param" {  } { { "Add_param.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/Add_param.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.sv 1 1 " "Found 1 design units, including 1 entities, in source file add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Add.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/Add.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogram.sv 1 1 " "Found 1 design units, including 1 entities, in source file histogram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram " "Found entity 1: histogram" {  } { { "histogram.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/histogram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544808 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.sv(15) " "Verilog HDL information at test.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "test.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/test.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1594408544910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_test " "Found entity 1: extend_test" {  } { { "extend_test.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/extend_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filetest.sv 1 1 " "Found 1 design units, including 1 entities, in source file filetest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filetest " "Found entity 1: filetest" {  } { { "filetest.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/filetest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "alu_test.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/alu_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_deco " "Found entity 1: alu_deco" {  } { { "alu_deco.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/alu_deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file cond_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_logic " "Found entity 1: cond_logic" {  } { { "cond_logic.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/cond_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408544993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408544993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d_neg.sv 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d_neg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D_neg " "Found entity 1: flip_flop_D_neg" {  } { { "flip_flop_D_neg.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/flip_flop_D_neg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408545005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408545005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file cond_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "cond_check.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/cond_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408545036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408545036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_test " "Found entity 1: add_test" {  } { { "add_test.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/add_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408545047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408545047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_test " "Found entity 1: RAM_test" {  } { { "RAM_test.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/RAM_test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408545060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408545060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file acumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acumulator " "Found entity 1: acumulator" {  } { { "acumulator.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/acumulator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408545094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408545094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ac.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ac " "Found entity 1: test_ac" {  } { { "test_ac.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/test_ac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408545108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408545108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram2_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2_test " "Found entity 1: RAM2_test" {  } { { "RAM2_test.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/RAM2_test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408545120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408545120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_image2.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_image2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 new_image2 " "Found entity 1: new_image2" {  } { { "new_image2.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/new_image2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408545132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408545132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594408546628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdn DataPath.sv(11) " "Verilog HDL or VHDL warning at DataPath.sv(11): object \"rdn\" assigned a value but never read" {  } { { "DataPath.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594408547297 "|DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_pc Add_pc:Add1 " "Elaborating entity \"Add_pc\" for hierarchy \"Add_pc:Add1\"" {  } { { "DataPath.sv" "Add1" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408549828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D flip_flop_D:ff " "Elaborating entity \"flip_flop_D\" for hierarchy \"flip_flop_D:ff\"" {  } { { "DataPath.sv" "ff" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408550110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instr_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instr_mem\"" {  } { { "DataPath.sv" "instr_mem" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408550183 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[100..30\] 0 instruction_memory.sv(4) " "Net \"memory\[100..30\]\" at instruction_memory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/instruction_memory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594408550236 "|DataPath|instruction_memory:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "DataPath.sv" "reg_file" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408550316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "DataPath.sv" "ALU" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408550487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifts alu:ALU\|shifts:shft " "Elaborating entity \"shifts\" for hierarchy \"alu:ALU\|shifts:shft\"" {  } { { "alu.sv" "shft" { Text "C:/Programas/ArquiII/Proyecto2/quartus/alu.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408550581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 shifts.sv(13) " "Verilog HDL assignment warning at shifts.sv(13): truncated value with size 24 to match size of target (16)" {  } { { "shifts.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/shifts.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594408550648 "|test|DataPath:DUT|alu:ALU|shifts:shft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 shifts.sv(16) " "Verilog HDL assignment warning at shifts.sv(16): truncated value with size 24 to match size of target (16)" {  } { { "shifts.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/shifts.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594408550648 "|test|DataPath:DUT|alu:ALU|shifts:shft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 shifts.sv(19) " "Verilog HDL assignment warning at shifts.sv(19): truncated value with size 24 to match size of target (16)" {  } { { "shifts.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/shifts.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594408550648 "|test|DataPath:DUT|alu:ALU|shifts:shft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 shifts.sv(22) " "Verilog HDL assignment warning at shifts.sv(22): truncated value with size 24 to match size of target (16)" {  } { { "shifts.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/shifts.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594408550648 "|test|DataPath:DUT|alu:ALU|shifts:shft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 shifts.sv(25) " "Verilog HDL assignment warning at shifts.sv(25): truncated value with size 24 to match size of target (16)" {  } { { "shifts.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/shifts.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594408550648 "|test|DataPath:DUT|alu:ALU|shifts:shft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 shifts.sv(28) " "Verilog HDL assignment warning at shifts.sv(28): truncated value with size 24 to match size of target (16)" {  } { { "shifts.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/shifts.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594408550648 "|test|DataPath:DUT|alu:ALU|shifts:shft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 shifts.sv(31) " "Verilog HDL assignment warning at shifts.sv(31): truncated value with size 24 to match size of target (16)" {  } { { "shifts.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/shifts.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594408550648 "|test|DataPath:DUT|alu:ALU|shifts:shft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 shifts.sv(34) " "Verilog HDL assignment warning at shifts.sv(34): truncated value with size 24 to match size of target (16)" {  } { { "shifts.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/shifts.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594408550648 "|test|DataPath:DUT|alu:ALU|shifts:shft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_x_1 alu:ALU\|mux_4_x_1:mux1 " "Elaborating entity \"mux_4_x_1\" for hierarchy \"alu:ALU\|mux_4_x_1:mux1\"" {  } { { "alu.sv" "mux1" { Text "C:/Programas/ArquiII/Proyecto2/quartus/alu.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408550652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 alu:ALU\|mux_4_x_1:mux1\|mux_2_x_1:mux0 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"alu:ALU\|mux_4_x_1:mux1\|mux_2_x_1:mux0\"" {  } { { "mux_4_x_1.sv" "mux0" { Text "C:/Programas/ArquiII/Proyecto2/quartus/mux_4_x_1.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408550712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_m " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_m\"" {  } { { "DataPath.sv" "data_m" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408550760 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "RAM data_memory.sv(18) " "Verilog HDL warning at data_memory.sv(18): initial value for variable RAM should be constant" {  } { { "data_memory.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/data_memory.sv" 18 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1594408550918 "|test|DataPath:DUT|data_memory:data_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_hist data_memory:data_m\|deco_hist:hola\[0\].deco " "Elaborating entity \"deco_hist\" for hierarchy \"data_memory:data_m\|deco_hist:hola\[0\].deco\"" {  } { { "data_memory.sv" "hola\[0\].deco" { Text "C:/Programas/ArquiII/Proyecto2/quartus/data_memory.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408550922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_8 data_memory:data_m\|Add_8:hola3\[0\].add_deco " "Elaborating entity \"Add_8\" for hierarchy \"data_memory:data_m\|Add_8:hola3\[0\].add_deco\"" {  } { { "data_memory.sv" "hola3\[0\].add_deco" { Text "C:/Programas/ArquiII/Proyecto2/quartus/data_memory.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408550964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:CU " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:CU\"" {  } { { "DataPath.sv" "CU" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408552375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 Control_Unit:CU\|mux_2_x_1:mux_alu " "Elaborating entity \"mux_2_x_1\" for hierarchy \"Control_Unit:CU\|mux_2_x_1:mux_alu\"" {  } { { "Control_Unit.sv" "mux_alu" { Text "C:/Programas/ArquiII/Proyecto2/quartus/Control_Unit.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408552549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_logic Control_Unit:CU\|cond_logic:cd " "Elaborating entity \"cond_logic\" for hierarchy \"Control_Unit:CU\|cond_logic:cd\"" {  } { { "Control_Unit.sv" "cd" { Text "C:/Programas/ArquiII/Proyecto2/quartus/Control_Unit.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408552587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_D_neg Control_Unit:CU\|cond_logic:cd\|flip_flop_D_neg:ffn " "Elaborating entity \"flip_flop_D_neg\" for hierarchy \"Control_Unit:CU\|cond_logic:cd\|flip_flop_D_neg:ffn\"" {  } { { "cond_logic.sv" "ffn" { Text "C:/Programas/ArquiII/Proyecto2/quartus/cond_logic.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408552611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_check Control_Unit:CU\|cond_logic:cd\|cond_check:cc " "Elaborating entity \"cond_check\" for hierarchy \"Control_Unit:CU\|cond_logic:cd\|cond_check:cc\"" {  } { { "cond_logic.sv" "cc" { Text "C:/Programas/ArquiII/Proyecto2/quartus/cond_logic.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408552632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_param Add_param:Add_p " "Elaborating entity \"Add_param\" for hierarchy \"Add_param:Add_p\"" {  } { { "DataPath.sv" "Add_p" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408552652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_x_1 mux_2_x_1:mux_2_1 " "Elaborating entity \"mux_2_x_1\" for hierarchy \"mux_2_x_1:mux_2_1\"" {  } { { "DataPath.sv" "mux_2_1" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408552693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "original_image original_image:ori_image " "Elaborating entity \"original_image\" for hierarchy \"original_image:ori_image\"" {  } { { "DataPath.sv" "ori_image" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408552707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram original_image:ori_image\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"original_image:ori_image\|altsyncram:altsyncram_component\"" {  } { { "RAM/original_image.v" "altsyncram_component" { Text "C:/Programas/ArquiII/Proyecto2/quartus/RAM/original_image.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408553530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "original_image:ori_image\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"original_image:ori_image\|altsyncram:altsyncram_component\"" {  } { { "RAM/original_image.v" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/RAM/original_image.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408553548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "original_image:ori_image\|altsyncram:altsyncram_component " "Instantiated megafunction \"original_image:ori_image\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Programas\\ArquiII\\Proyecto2\\quartus\\RAM\\image.mif " "Parameter \"init_file\" = \"C:\\Programas\\ArquiII\\Proyecto2\\quartus\\RAM\\image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408553556 ""}  } { { "RAM/original_image.v" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/RAM/original_image.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594408553556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5s1 " "Found entity 1: altsyncram_a5s1" {  } { { "db/altsyncram_a5s1.tdf" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/db/altsyncram_a5s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408554017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408554017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a5s1 original_image:ori_image\|altsyncram:altsyncram_component\|altsyncram_a5s1:auto_generated " "Elaborating entity \"altsyncram_a5s1\" for hierarchy \"original_image:ori_image\|altsyncram:altsyncram_component\|altsyncram_a5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408554025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_image new_image:n_image " "Elaborating entity \"new_image\" for hierarchy \"new_image:n_image\"" {  } { { "DataPath.sv" "n_image" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408554728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram new_image:n_image\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"new_image:n_image\|altsyncram:altsyncram_component\"" {  } { { "RAM/new_image.v" "altsyncram_component" { Text "C:/Programas/ArquiII/Proyecto2/quartus/RAM/new_image.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408555174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "new_image:n_image\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"new_image:n_image\|altsyncram:altsyncram_component\"" {  } { { "RAM/new_image.v" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/RAM/new_image.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408555217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "new_image:n_image\|altsyncram:altsyncram_component " "Instantiated megafunction \"new_image:n_image\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594408555218 ""}  } { { "RAM/new_image.v" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/RAM/new_image.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594408555218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8rl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8rl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8rl1 " "Found entity 1: altsyncram_8rl1" {  } { { "db/altsyncram_8rl1.tdf" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/db/altsyncram_8rl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594408555472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408555472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8rl1 new_image:n_image\|altsyncram:altsyncram_component\|altsyncram_8rl1:auto_generated " "Elaborating entity \"altsyncram_8rl1\" for hierarchy \"new_image:n_image\|altsyncram:altsyncram_component\|altsyncram_8rl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408555476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulator acumulator:ac " "Elaborating entity \"acumulator\" for hierarchy \"acumulator:ac\"" {  } { { "DataPath.sv" "ac" { Text "C:/Programas/ArquiII/Proyecto2/quartus/DataPath.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408555559 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem acumulator.sv(30) " "Verilog HDL warning at acumulator.sv(30): initial value for variable mem should be constant" {  } { { "acumulator.sv" "" { Text "C:/Programas/ArquiII/Proyecto2/quartus/acumulator.sv" 30 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1594408555704 "|test_ac|acumulator:DUT2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_param acumulator:ac\|Add_param:add_ac " "Elaborating entity \"Add_param\" for hierarchy \"acumulator:ac\|Add_param:add_ac\"" {  } { { "acumulator.sv" "add_ac" { Text "C:/Programas/ArquiII/Proyecto2/quartus/acumulator.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408555710 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594408622819 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Programas/ArquiII/Proyecto2/quartus/output_files/Proyecto2.map.smsg " "Generated suppressed messages file C:/Programas/ArquiII/Proyecto2/quartus/output_files/Proyecto2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408659583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594408663323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594408663323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32389 " "Implemented 32389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594408668945 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594408668945 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32112 " "Implemented 32112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594408668945 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1594408668945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594408668945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5009 " "Peak virtual memory: 5009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594408669051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 10 13:17:49 2020 " "Processing ended: Fri Jul 10 13:17:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594408669051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594408669051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:29 " "Total CPU time (on all processors): 00:02:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594408669051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594408669051 ""}
