{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675721062817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675721062818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 06 17:04:22 2023 " "Processing started: Mon Feb 06 17:04:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675721062818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675721062818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_new -c uart_new " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_new -c uart_new" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675721062818 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675721063105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing64in.v 1 1 " "Found 1 design units, including 1 entities, in source file testing64in.v" { { "Info" "ISGN_ENTITY_NAME" "1 testing64In " "Found entity 1: testing64In" {  } { { "testing64In.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/testing64In.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721063143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/uart_tx.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721063145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/uart_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721063147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file impl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 impl_top " "Found entity 1: impl_top" {  } { { "impl_top.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/impl_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721063149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/4tyle/onedrive/!school/degree/wizard/rs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/4tyle/onedrive/!school/degree/wizard/rs.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS " "Found entity 1: RS" {  } { { "../../../../../Wizard/RS.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/Wizard/RS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721063152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/4tyle/onedrive/!school/degree/wizard/rs/rs_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/4tyle/onedrive/!school/degree/wizard/rs/rs_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS_0002 " "Found entity 1: RS_0002" {  } { { "../../../../../Wizard/RS/RS_0002.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/Wizard/RS/RS_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721063154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/4tyle/onedrive/!school/degree/wizard/rs/altera_rs_ser_enc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/4tyle/onedrive/!school/degree/wizard/rs/altera_rs_ser_enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_rs_ser_enc " "Found entity 1: altera_rs_ser_enc" {  } { { "../../../../../Wizard/RS/altera_rs_ser_enc.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/Wizard/RS/altera_rs_ser_enc.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721063177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/4tyle/onedrive/!school/degree/wizard/rs/altera_rs_fun_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/4tyle/onedrive/!school/degree/wizard/rs/altera_rs_fun_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_rs_fun_pkg (rs) " "Found design unit 1: altera_rs_fun_pkg (rs)" {  } { { "../../../../../Wizard/RS/altera_rs_fun_pkg.vhd" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/Wizard/RS/altera_rs_fun_pkg.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063552 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_rs_fun_pkg-body " "Found design unit 2: altera_rs_fun_pkg-body" {  } { { "../../../../../Wizard/RS/altera_rs_fun_pkg.vhd" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/Wizard/RS/altera_rs_fun_pkg.vhd" 150 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721063552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/4tyle/onedrive/!school/degree/wizard/rs/altera_rs_gf_mr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/4tyle/onedrive/!school/degree/wizard/rs/altera_rs_gf_mr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_rs_gf_mr-rtl " "Found design unit 1: altera_rs_gf_mr-rtl" {  } { { "../../../../../Wizard/RS/altera_rs_gf_mr.vhd" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/Wizard/RS/altera_rs_gf_mr.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063564 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_rs_gf_mr " "Found entity 1: altera_rs_gf_mr" {  } { { "../../../../../Wizard/RS/altera_rs_gf_mr.vhd" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/Wizard/RS/altera_rs_gf_mr.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721063564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/4tyle/onedrive/!school/degree/wizard/rs/altera_rs_gf_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/4tyle/onedrive/!school/degree/wizard/rs/altera_rs_gf_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_rs_gf_mult-rtl " "Found design unit 1: altera_rs_gf_mult-rtl" {  } { { "../../../../../Wizard/RS/altera_rs_gf_mult.vhd" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/Wizard/RS/altera_rs_gf_mult.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063575 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_rs_gf_mult " "Found entity 1: altera_rs_gf_mult" {  } { { "../../../../../Wizard/RS/altera_rs_gf_mult.vhd" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/Wizard/RS/altera_rs_gf_mult.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721063575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/4tyle/onedrive/!school/degree/wizard/rs/altera_rs_gf_pp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/4tyle/onedrive/!school/degree/wizard/rs/altera_rs_gf_pp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_rs_gf_pp-rtl " "Found design unit 1: altera_rs_gf_pp-rtl" {  } { { "../../../../../Wizard/RS/altera_rs_gf_pp.vhd" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/Wizard/RS/altera_rs_gf_pp.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063586 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_rs_gf_pp " "Found entity 1: altera_rs_gf_pp" {  } { { "../../../../../Wizard/RS/altera_rs_gf_pp.vhd" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/Wizard/RS/altera_rs_gf_pp.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721063586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/4tyle/onedrive/!school/degree/wizard/rs/altera_rs_tmp_gen_gx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/4tyle/onedrive/!school/degree/wizard/rs/altera_rs_tmp_gen_gx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_rs_tmp_gen_gx-rtl " "Found design unit 1: altera_rs_tmp_gen_gx-rtl" {  } { { "../../../../../Wizard/RS/altera_rs_tmp_gen_gx.vhd" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/Wizard/RS/altera_rs_tmp_gen_gx.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063598 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_rs_tmp_gen_gx " "Found entity 1: altera_rs_tmp_gen_gx" {  } { { "../../../../../Wizard/RS/altera_rs_tmp_gen_gx.vhd" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/Wizard/RS/altera_rs_tmp_gen_gx.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675721063598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675721063598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testing64In " "Elaborating entity \"testing64In\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675721063647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataInValid testing64In.v(12) " "Verilog HDL or VHDL warning at testing64In.v(12): object \"dataInValid\" assigned a value but never read" {  } { { "testing64In.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/testing64In.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1675721063651 "|testing64In"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "uart_DataIn testing64In.v(13) " "Verilog HDL warning at testing64In.v(13): object uart_DataIn used but never assigned" {  } { { "testing64In.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/testing64In.v" 13 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1675721063651 "|testing64In"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "byteCnt testing64In.v(26) " "Verilog HDL Always Construct warning at testing64In.v(26): variable \"byteCnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testing64In.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/testing64In.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675721063651 "|testing64In"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn testing64In.v(27) " "Verilog HDL Always Construct warning at testing64In.v(27): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testing64In.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/testing64In.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675721063652 "|testing64In"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "uart_DataIn testing64In.v(27) " "Verilog HDL Always Construct warning at testing64In.v(27): variable \"uart_DataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testing64In.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/testing64In.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675721063652 "|testing64In"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "byteCnt testing64In.v(27) " "Verilog HDL Always Construct warning at testing64In.v(27): variable \"byteCnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testing64In.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/testing64In.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675721063652 "|testing64In"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 testing64In.v(27) " "Verilog HDL assignment warning at testing64In.v(27): truncated value with size 65 to match size of target (64)" {  } { { "testing64In.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/testing64In.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675721063652 "|testing64In"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "byteCnt testing64In.v(29) " "Verilog HDL Always Construct warning at testing64In.v(29): variable \"byteCnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testing64In.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/testing64In.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675721063652 "|testing64In"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 testing64In.v(29) " "Verilog HDL assignment warning at testing64In.v(29): truncated value with size 32 to match size of target (4)" {  } { { "testing64In.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/testing64In.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675721063652 "|testing64In"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataIn testing64In.v(25) " "Verilog HDL Always Construct warning at testing64In.v(25): inferring latch(es) for variable \"dataIn\", which holds its previous value in one or more paths through the always construct" {  } { { "testing64In.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/testing64In.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675721063652 "|testing64In"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteCnt testing64In.v(25) " "Verilog HDL Always Construct warning at testing64In.v(25): inferring latch(es) for variable \"byteCnt\", which holds its previous value in one or more paths through the always construct" {  } { { "testing64In.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/testing64In.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675721063652 "|testing64In"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "impl_top impl_top:impl_top_Inst " "Elaborating entity \"impl_top\" for hierarchy \"impl_top:impl_top_Inst\"" {  } { { "testing64In.v" "impl_top_Inst" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/testing64In.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721063671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx impl_top:impl_top_Inst\|uart_rx:i_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"impl_top:impl_top_Inst\|uart_rx:i_uart_rx\"" {  } { { "impl_top.v" "i_uart_rx" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/impl_top.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721063678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 4 uart_rx.v(133) " "Verilog HDL assignment warning at uart_rx.v(133): truncated value with size 14 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/uart_rx.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675721063680 "|testing64In|impl_top:impl_top_Inst|uart_rx:i_uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx impl_top:impl_top_Inst\|uart_tx:i_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"impl_top:impl_top_Inst\|uart_tx:i_uart_tx\"" {  } { { "impl_top.v" "i_uart_tx" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/impl_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675721063691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 4 uart_tx.v(136) " "Verilog HDL assignment warning at uart_tx.v(136): truncated value with size 14 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/uart_tx.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675721063693 "|testing64In|impl_top:impl_top_Inst|uart_tx:i_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 4 uart_tx.v(138) " "Verilog HDL assignment warning at uart_tx.v(138): truncated value with size 14 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/Users/4tyle/OneDrive/!School/Degree/github/code/DegreeProjectCode/UART/UART_NEW/uart_tx.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675721063693 "|testing64In|impl_top:impl_top_Inst|uart_tx:i_uart_tx"}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Reed Solomon Encoder/Decoder II " "\"Reed Solomon Encoder/Decoder II\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1675721063984 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1675721063984 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Quartus II" 0 -1 1675721063984 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1675721064182 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RS " "Ignored assignments for entity \"RS\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_rs_ii -entity RS -qip ../../../../../Wizard/RS.qip -library RS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_rs_ii -entity RS -qip ../../../../../Wizard/RS.qip -library RS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1675721064212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_rs_ii -entity RS -sip ../../../../../Wizard/RS.sip -library lib_RS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_rs_ii -entity RS -sip ../../../../../Wizard/RS.sip -library lib_RS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1675721064212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity RS -qip ../../../../../Wizard/RS.qip -library RS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity RS -qip ../../../../../Wizard/RS.qip -library RS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1675721064212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity RS -sip ../../../../../Wizard/RS.sip -library lib_RS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity RS -sip ../../../../../Wizard/RS.sip -library lib_RS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1675721064212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity RS -qip ../../../../../Wizard/RS.qip -library RS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity RS -qip ../../../../../Wizard/RS.qip -library RS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1675721064212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity RS -sip ../../../../../Wizard/RS.sip -library lib_RS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity RS -sip ../../../../../Wizard/RS.sip -library lib_RS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1675721064212 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1675721064212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RS_0002 " "Ignored assignments for entity \"RS_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_rs_ii -entity RS_0002 -qip ../../../../../Wizard/RS.qip -library RS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_rs_ii -entity RS_0002 -qip ../../../../../Wizard/RS.qip -library RS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1675721064212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity RS_0002 -qip ../../../../../Wizard/RS.qip -library RS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity RS_0002 -qip ../../../../../Wizard/RS.qip -library RS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1675721064212 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity RS_0002 -qip ../../../../../Wizard/RS.qip -library RS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity RS_0002 -qip ../../../../../Wizard/RS.qip -library RS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1675721064212 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1675721064212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_rs_ser_enc " "Ignored assignments for entity \"altera_rs_ser_enc\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_rs_ser_enc -entity altera_rs_ser_enc -qip ../../../../../Wizard/RS.qip -library RS " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_rs_ser_enc -entity altera_rs_ser_enc -qip ../../../../../Wizard/RS.qip -library RS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1675721064213 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_rs_ser_enc -qip ../../../../../Wizard/RS.qip -library RS " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_rs_ser_enc -qip ../../../../../Wizard/RS.qip -library RS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1675721064213 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity altera_rs_ser_enc -qip ../../../../../Wizard/RS.qip -library RS " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity altera_rs_ser_enc -qip ../../../../../Wizard/RS.qip -library RS was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1675721064213 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1675721064213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675721064343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675721064343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675721064456 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675721064456 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675721064456 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675721064456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675721064471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 06 17:04:24 2023 " "Processing ended: Mon Feb 06 17:04:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675721064471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675721064471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675721064471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675721064471 ""}
