Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\yx623\Desktop\ece-5760\Final_Project\FPGA\VGA_to_M10k\VGA_to_M10k\VGA_to_M10k\verilog\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\Users\yx623\Desktop\ece-5760\Final_Project\FPGA\VGA_to_M10k\VGA_to_M10k\VGA_to_M10k\verilog\Computer_System\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AXI_PIO_LW_BUF_ACK [altera_avalon_pio 18.1]
Progress: Parameterizing module AXI_PIO_LW_BUF_ACK
Progress: Adding AXI_PIO_LW_IFM_CURR [altera_avalon_pio 18.1]
Progress: Parameterizing module AXI_PIO_LW_IFM_CURR
Progress: Adding AXI_PIO_LW_IFM_DONE [altera_avalon_pio 18.1]
Progress: Parameterizing module AXI_PIO_LW_IFM_DONE
Progress: Adding AXI_PIO_LW_IFM_WR_ADDR [altera_avalon_pio 18.1]
Progress: Parameterizing module AXI_PIO_LW_IFM_WR_ADDR
Progress: Adding AXI_PIO_LW_READY [altera_avalon_pio 18.1]
Progress: Parameterizing module AXI_PIO_LW_READY
Progress: Adding AXI_PIO_LW_THR_OUT [altera_avalon_pio 18.1]
Progress: Parameterizing module AXI_PIO_LW_THR_OUT
Progress: Adding AXI_PIO_LW_VALID [altera_avalon_pio 18.1]
Progress: Parameterizing module AXI_PIO_LW_VALID
Progress: Adding AXI_PIO_LW_WET_CURR [altera_avalon_pio 18.1]
Progress: Parameterizing module AXI_PIO_LW_WET_CURR
Progress: Adding AXI_PIO_LW_WET_WR_ADDR [altera_avalon_pio 18.1]
Progress: Parameterizing module AXI_PIO_LW_WET_WR_ADDR
Progress: Adding AXI_PIO_MAIN_HIGH_OUT [altera_avalon_pio 18.1]
Progress: Parameterizing module AXI_PIO_MAIN_HIGH_OUT
Progress: Adding AXI_PIO_MAIN_LOW_OUT [altera_avalon_pio 18.1]
Progress: Parameterizing module AXI_PIO_MAIN_LOW_OUT
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding m10k_pll [altera_pll 18.1]
Progress: Parameterizing module m10k_pll
Progress: Adding vga_pio [altera_pll 18.1]
Progress: Parameterizing module vga_pio
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.AXI_PIO_LW_BUF_ACK: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.AXI_PIO_LW_READY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.m10k_pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Computer_System.m10k_pll: Able to implement PLL with user settings
Info: Computer_System.vga_pio: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Computer_System.vga_pio: Able to implement PLL with user settings
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: AXI_PIO_LW_BUF_ACK: Starting RTL generation for module 'Computer_System_AXI_PIO_LW_BUF_ACK'
Info: AXI_PIO_LW_BUF_ACK:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_AXI_PIO_LW_BUF_ACK --dir=C:/Users/yx623/AppData/Local/Temp/alt9853_168081125497182064.dir/0002_AXI_PIO_LW_BUF_ACK_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/yx623/AppData/Local/Temp/alt9853_168081125497182064.dir/0002_AXI_PIO_LW_BUF_ACK_gen//Computer_System_AXI_PIO_LW_BUF_ACK_component_configuration.pl  --do_build_sim=0  ]
Info: AXI_PIO_LW_BUF_ACK: Done RTL generation for module 'Computer_System_AXI_PIO_LW_BUF_ACK'
Info: AXI_PIO_LW_BUF_ACK: "Computer_System" instantiated altera_avalon_pio "AXI_PIO_LW_BUF_ACK"
Info: AXI_PIO_LW_IFM_CURR: Starting RTL generation for module 'Computer_System_AXI_PIO_LW_IFM_CURR'
Info: AXI_PIO_LW_IFM_CURR:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_AXI_PIO_LW_IFM_CURR --dir=C:/Users/yx623/AppData/Local/Temp/alt9853_168081125497182064.dir/0003_AXI_PIO_LW_IFM_CURR_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/yx623/AppData/Local/Temp/alt9853_168081125497182064.dir/0003_AXI_PIO_LW_IFM_CURR_gen//Computer_System_AXI_PIO_LW_IFM_CURR_component_configuration.pl  --do_build_sim=0  ]
Info: AXI_PIO_LW_IFM_CURR: Done RTL generation for module 'Computer_System_AXI_PIO_LW_IFM_CURR'
Info: AXI_PIO_LW_IFM_CURR: "Computer_System" instantiated altera_avalon_pio "AXI_PIO_LW_IFM_CURR"
Info: AXI_PIO_LW_IFM_WR_ADDR: Starting RTL generation for module 'Computer_System_AXI_PIO_LW_IFM_WR_ADDR'
Info: AXI_PIO_LW_IFM_WR_ADDR:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_AXI_PIO_LW_IFM_WR_ADDR --dir=C:/Users/yx623/AppData/Local/Temp/alt9853_168081125497182064.dir/0004_AXI_PIO_LW_IFM_WR_ADDR_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/yx623/AppData/Local/Temp/alt9853_168081125497182064.dir/0004_AXI_PIO_LW_IFM_WR_ADDR_gen//Computer_System_AXI_PIO_LW_IFM_WR_ADDR_component_configuration.pl  --do_build_sim=0  ]
Info: AXI_PIO_LW_IFM_WR_ADDR: Done RTL generation for module 'Computer_System_AXI_PIO_LW_IFM_WR_ADDR'
Info: AXI_PIO_LW_IFM_WR_ADDR: "Computer_System" instantiated altera_avalon_pio "AXI_PIO_LW_IFM_WR_ADDR"
Info: AXI_PIO_LW_THR_OUT: Starting RTL generation for module 'Computer_System_AXI_PIO_LW_THR_OUT'
Info: AXI_PIO_LW_THR_OUT:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_AXI_PIO_LW_THR_OUT --dir=C:/Users/yx623/AppData/Local/Temp/alt9853_168081125497182064.dir/0005_AXI_PIO_LW_THR_OUT_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/yx623/AppData/Local/Temp/alt9853_168081125497182064.dir/0005_AXI_PIO_LW_THR_OUT_gen//Computer_System_AXI_PIO_LW_THR_OUT_component_configuration.pl  --do_build_sim=0  ]
Info: AXI_PIO_LW_THR_OUT: Done RTL generation for module 'Computer_System_AXI_PIO_LW_THR_OUT'
Info: AXI_PIO_LW_THR_OUT: "Computer_System" instantiated altera_avalon_pio "AXI_PIO_LW_THR_OUT"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: m10k_pll: "Computer_System" instantiated altera_pll "m10k_pll"
Info: vga_pio: "Computer_System" instantiated altera_pll "vga_pio"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: AXI_PIO_MAIN_LOW_OUT_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "AXI_PIO_MAIN_LOW_OUT_s1_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: AXI_PIO_MAIN_LOW_OUT_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "AXI_PIO_MAIN_LOW_OUT_s1_agent"
Info: AXI_PIO_MAIN_LOW_OUT_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "AXI_PIO_MAIN_LOW_OUT_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_axi_master_wr_limiter"
Info: Reusing file C:/Users/yx623/Desktop/ece-5760/Final_Project/FPGA/VGA_to_M10k/VGA_to_M10k/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: AXI_PIO_MAIN_LOW_OUT_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "AXI_PIO_MAIN_LOW_OUT_s1_burst_adapter"
Info: Reusing file C:/Users/yx623/Desktop/ece-5760/Final_Project/FPGA/VGA_to_M10k/VGA_to_M10k/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/yx623/Desktop/ece-5760/Final_Project/FPGA/VGA_to_M10k/VGA_to_M10k/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/yx623/Desktop/ece-5760/Final_Project/FPGA/VGA_to_M10k/VGA_to_M10k/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: AXI_PIO_MAIN_LOW_OUT_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "AXI_PIO_MAIN_LOW_OUT_s1_rsp_width_adapter"
Info: Reusing file C:/Users/yx623/Desktop/ece-5760/Final_Project/FPGA/VGA_to_M10k/VGA_to_M10k/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/yx623/Desktop/ece-5760/Final_Project/FPGA/VGA_to_M10k/VGA_to_M10k/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/yx623/Desktop/ece-5760/Final_Project/FPGA/VGA_to_M10k/VGA_to_M10k/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/yx623/Desktop/ece-5760/Final_Project/FPGA/VGA_to_M10k/VGA_to_M10k/VGA_to_M10k/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 39 modules, 99 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
