(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2018-06-14T06:43:11Z")
 (DESIGN "FreeRTOS_Demo")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.0")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "FreeRTOS_Demo")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_UART1_TX_BYTE_COMPLETE.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_UART1_RX_BYTE_RECEIVED.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M1\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M2\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\M1QuadDec\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\M1QuadDec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\M2QuadDec\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\M2QuadDec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT Net_135.q PWM_Out_2\(0\).pin_input (5.477:5.477:5.477))
    (INTERCONNECT Net_213.q Tx_1\(0\).pin_input (5.425:5.425:5.425))
    (INTERCONNECT Rx_1\(0\).fb Rx_1\(0\)_SYNC.in (6.021:6.021:6.021))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:pollcount_0\\.main_3 (2.992:2.992:2.992))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:pollcount_1\\.main_4 (2.992:2.992:2.992))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_last\\.main_0 (3.130:3.130:3.130))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_postpoll\\.main_2 (3.116:3.116:3.116))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_state_0\\.main_10 (3.116:3.116:3.116))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_state_2\\.main_9 (3.130:3.130:3.130))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\UART_1\:BUART\:rx_status_3\\.main_7 (3.130:3.130:3.130))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxSts\\.interrupt isr_UART1_TX_BYTE_COMPLETE.interrupt (9.295:9.295:9.295))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxSts\\.interrupt isr_UART1_RX_BYTE_RECEIVED.interrupt (7.768:7.768:7.768))
    (INTERCONNECT M1_Phase1\(0\).fb \\M1QuadDec\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.697:5.697:5.697))
    (INTERCONNECT M1_Phase2\(0\).fb \\M1QuadDec\:bQuadDec\:quad_B_delayed_0\\.main_0 (6.188:6.188:6.188))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:Stsreg\\.interrupt \\M1QuadDec\:isr\\.interrupt (6.607:6.607:6.607))
    (INTERCONNECT M2_Phase1\(0\).fb \\M2QuadDec\:bQuadDec\:quad_A_delayed_0\\.main_0 (4.678:4.678:4.678))
    (INTERCONNECT M2_Phase2\(0\).fb \\M2QuadDec\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.308:5.308:5.308))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:Stsreg\\.interrupt \\M2QuadDec\:isr\\.interrupt (6.180:6.180:6.180))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M1QuadDec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\M2QuadDec\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_654.q PWM_Out_1\(0\).pin_input (6.336:6.336:6.336))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_135.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_654.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M1\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M1\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M1\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M1\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M1\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M2\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M2\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M2\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M2\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PWM_M2\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT PWM_Out_1\(0\).pad_out PWM_Out_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_Out_2\(0\).pad_out PWM_Out_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\M1QuadDec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (4.225:4.225:4.225))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\M1QuadDec\:Cnt16\:CounterUDB\:status_0\\.main_0 (3.665:3.665:3.665))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\M1QuadDec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:count_enable\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.773:2.773:2.773))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:count_enable\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.794:2.794:2.794))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.289:2.289:2.289))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\M1QuadDec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.609:2.609:2.609))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\M1QuadDec\:Cnt16\:CounterUDB\:reload\\.main_2 (2.609:2.609:2.609))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\M1QuadDec\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.598:2.598:2.598))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\M1QuadDec\:Net_1275\\.main_1 (3.538:3.538:3.538))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.287:2.287:2.287))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:prevCompare\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:prevCompare\\.q \\M1QuadDec\:Net_530\\.main_2 (3.378:3.378:3.378))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:prevCompare\\.q \\M1QuadDec\:Net_611\\.main_2 (3.391:3.391:3.391))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:reload\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.815:2.815:2.815))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:reload\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.810:2.810:2.810))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:status_0\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\M1QuadDec\:Cnt16\:CounterUDB\:reload\\.main_1 (4.996:4.996:4.996))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\M1QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.447:6.447:6.447))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\M1QuadDec\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.982:4.982:4.982))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\M1QuadDec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.982:4.982:4.982))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\M1QuadDec\:Net_1275\\.main_0 (4.703:4.703:4.703))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:status_2\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:status_3\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (5.499:5.499:5.499))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\M1QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\M1QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.283:2.283:2.283))
    (INTERCONNECT \\M1QuadDec\:Net_1203\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (4.099:4.099:4.099))
    (INTERCONNECT \\M1QuadDec\:Net_1203\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (4.119:4.119:4.119))
    (INTERCONNECT \\M1QuadDec\:Net_1203\\.q \\M1QuadDec\:Net_1203_split\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\M1QuadDec\:Net_1203_split\\.q \\M1QuadDec\:Net_1203\\.main_5 (2.289:2.289:2.289))
    (INTERCONNECT \\M1QuadDec\:Net_1251\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (12.666:12.666:12.666))
    (INTERCONNECT \\M1QuadDec\:Net_1251\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (13.207:13.207:13.207))
    (INTERCONNECT \\M1QuadDec\:Net_1251\\.q \\M1QuadDec\:Net_1251\\.main_0 (5.720:5.720:5.720))
    (INTERCONNECT \\M1QuadDec\:Net_1251\\.q \\M1QuadDec\:Net_1251_split\\.main_0 (4.229:4.229:4.229))
    (INTERCONNECT \\M1QuadDec\:Net_1251\\.q \\M1QuadDec\:Net_530\\.main_1 (11.216:11.216:11.216))
    (INTERCONNECT \\M1QuadDec\:Net_1251\\.q \\M1QuadDec\:Net_611\\.main_1 (11.778:11.778:11.778))
    (INTERCONNECT \\M1QuadDec\:Net_1251_split\\.q \\M1QuadDec\:Net_1251\\.main_7 (2.235:2.235:2.235))
    (INTERCONNECT \\M1QuadDec\:Net_1260\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:reload\\.main_0 (10.541:10.541:10.541))
    (INTERCONNECT \\M1QuadDec\:Net_1260\\.q \\M1QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (11.370:11.370:11.370))
    (INTERCONNECT \\M1QuadDec\:Net_1260\\.q \\M1QuadDec\:Net_1203_split\\.main_0 (9.709:9.709:9.709))
    (INTERCONNECT \\M1QuadDec\:Net_1260\\.q \\M1QuadDec\:Net_1251\\.main_1 (8.184:8.184:8.184))
    (INTERCONNECT \\M1QuadDec\:Net_1260\\.q \\M1QuadDec\:Net_1251_split\\.main_1 (8.162:8.162:8.162))
    (INTERCONNECT \\M1QuadDec\:Net_1260\\.q \\M1QuadDec\:Net_1260\\.main_0 (6.174:6.174:6.174))
    (INTERCONNECT \\M1QuadDec\:Net_1260\\.q \\M1QuadDec\:bQuadDec\:Stsreg\\.status_2 (10.833:10.833:10.833))
    (INTERCONNECT \\M1QuadDec\:Net_1260\\.q \\M1QuadDec\:bQuadDec\:error\\.main_0 (9.632:9.632:9.632))
    (INTERCONNECT \\M1QuadDec\:Net_1260\\.q \\M1QuadDec\:bQuadDec\:state_0\\.main_0 (4.560:4.560:4.560))
    (INTERCONNECT \\M1QuadDec\:Net_1260\\.q \\M1QuadDec\:bQuadDec\:state_1\\.main_0 (11.631:11.631:11.631))
    (INTERCONNECT \\M1QuadDec\:Net_1275\\.q \\M1QuadDec\:Net_530\\.main_0 (2.763:2.763:2.763))
    (INTERCONNECT \\M1QuadDec\:Net_1275\\.q \\M1QuadDec\:Net_611\\.main_0 (2.777:2.777:2.777))
    (INTERCONNECT \\M1QuadDec\:Net_530\\.q \\M1QuadDec\:bQuadDec\:Stsreg\\.status_0 (2.324:2.324:2.324))
    (INTERCONNECT \\M1QuadDec\:Net_611\\.q \\M1QuadDec\:bQuadDec\:Stsreg\\.status_1 (2.313:2.313:2.313))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:error\\.q \\M1QuadDec\:Net_1203\\.main_2 (6.327:6.327:6.327))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:error\\.q \\M1QuadDec\:Net_1203_split\\.main_4 (6.588:6.588:6.588))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:error\\.q \\M1QuadDec\:Net_1251\\.main_4 (12.411:12.411:12.411))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:error\\.q \\M1QuadDec\:Net_1251_split\\.main_4 (11.856:11.856:11.856))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:error\\.q \\M1QuadDec\:Net_1260\\.main_1 (9.551:9.551:9.551))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:error\\.q \\M1QuadDec\:bQuadDec\:Stsreg\\.status_3 (6.415:6.415:6.415))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:error\\.q \\M1QuadDec\:bQuadDec\:error\\.main_3 (3.897:3.897:3.897))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:error\\.q \\M1QuadDec\:bQuadDec\:state_0\\.main_3 (9.540:9.540:9.540))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:error\\.q \\M1QuadDec\:bQuadDec\:state_1\\.main_3 (8.588:8.588:8.588))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_A_delayed_0\\.q \\M1QuadDec\:bQuadDec\:quad_A_delayed_1\\.main_0 (3.867:3.867:3.867))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_A_delayed_0\\.q \\M1QuadDec\:bQuadDec\:quad_A_filt\\.main_0 (4.419:4.419:4.419))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_A_delayed_1\\.q \\M1QuadDec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.779:2.779:2.779))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_A_delayed_1\\.q \\M1QuadDec\:bQuadDec\:quad_A_filt\\.main_1 (2.764:2.764:2.764))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_A_delayed_2\\.q \\M1QuadDec\:bQuadDec\:quad_A_filt\\.main_2 (2.307:2.307:2.307))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_A_filt\\.q \\M1QuadDec\:Net_1203\\.main_0 (4.879:4.879:4.879))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_A_filt\\.q \\M1QuadDec\:Net_1203_split\\.main_2 (4.871:4.871:4.871))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_A_filt\\.q \\M1QuadDec\:Net_1251\\.main_2 (10.584:10.584:10.584))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_A_filt\\.q \\M1QuadDec\:Net_1251_split\\.main_2 (10.592:10.592:10.592))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_A_filt\\.q \\M1QuadDec\:bQuadDec\:error\\.main_1 (3.877:3.877:3.877))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_A_filt\\.q \\M1QuadDec\:bQuadDec\:quad_A_filt\\.main_3 (4.594:4.594:4.594))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_A_filt\\.q \\M1QuadDec\:bQuadDec\:state_0\\.main_1 (7.252:7.252:7.252))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_A_filt\\.q \\M1QuadDec\:bQuadDec\:state_1\\.main_1 (8.037:8.037:8.037))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_B_delayed_0\\.q \\M1QuadDec\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.776:2.776:2.776))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_B_delayed_0\\.q \\M1QuadDec\:bQuadDec\:quad_B_filt\\.main_0 (2.780:2.780:2.780))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_B_delayed_1\\.q \\M1QuadDec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.595:2.595:2.595))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_B_delayed_1\\.q \\M1QuadDec\:bQuadDec\:quad_B_filt\\.main_1 (2.595:2.595:2.595))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_B_delayed_2\\.q \\M1QuadDec\:bQuadDec\:quad_B_filt\\.main_2 (2.298:2.298:2.298))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_B_filt\\.q \\M1QuadDec\:Net_1203\\.main_1 (6.524:6.524:6.524))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_B_filt\\.q \\M1QuadDec\:Net_1203_split\\.main_3 (5.951:5.951:5.951))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_B_filt\\.q \\M1QuadDec\:Net_1251\\.main_3 (9.979:9.979:9.979))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_B_filt\\.q \\M1QuadDec\:Net_1251_split\\.main_3 (9.986:9.986:9.986))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_B_filt\\.q \\M1QuadDec\:bQuadDec\:error\\.main_2 (4.084:4.084:4.084))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_B_filt\\.q \\M1QuadDec\:bQuadDec\:quad_B_filt\\.main_3 (4.073:4.073:4.073))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_B_filt\\.q \\M1QuadDec\:bQuadDec\:state_0\\.main_2 (8.890:8.890:8.890))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:quad_B_filt\\.q \\M1QuadDec\:bQuadDec\:state_1\\.main_2 (7.434:7.434:7.434))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_0\\.q \\M1QuadDec\:Net_1203\\.main_4 (7.445:7.445:7.445))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_0\\.q \\M1QuadDec\:Net_1203_split\\.main_6 (7.489:7.489:7.489))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_0\\.q \\M1QuadDec\:Net_1251\\.main_6 (7.452:7.452:7.452))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_0\\.q \\M1QuadDec\:Net_1251_split\\.main_6 (7.469:7.469:7.469))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_0\\.q \\M1QuadDec\:Net_1260\\.main_3 (3.594:3.594:3.594))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_0\\.q \\M1QuadDec\:bQuadDec\:error\\.main_5 (9.099:9.099:9.099))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_0\\.q \\M1QuadDec\:bQuadDec\:state_0\\.main_5 (3.616:3.616:3.616))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_0\\.q \\M1QuadDec\:bQuadDec\:state_1\\.main_5 (10.118:10.118:10.118))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_1\\.q \\M1QuadDec\:Net_1203\\.main_3 (8.697:8.697:8.697))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_1\\.q \\M1QuadDec\:Net_1203_split\\.main_5 (8.147:8.147:8.147))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_1\\.q \\M1QuadDec\:Net_1251\\.main_5 (8.035:8.035:8.035))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_1\\.q \\M1QuadDec\:Net_1251_split\\.main_5 (6.742:6.742:6.742))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_1\\.q \\M1QuadDec\:Net_1260\\.main_2 (10.269:10.269:10.269))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_1\\.q \\M1QuadDec\:bQuadDec\:error\\.main_4 (9.596:9.596:9.596))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_1\\.q \\M1QuadDec\:bQuadDec\:state_0\\.main_4 (10.259:10.259:10.259))
    (INTERCONNECT \\M1QuadDec\:bQuadDec\:state_1\\.q \\M1QuadDec\:bQuadDec\:state_1\\.main_4 (4.095:4.095:4.095))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\M2QuadDec\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (4.360:4.360:4.360))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\M2QuadDec\:Cnt16\:CounterUDB\:status_0\\.main_0 (3.781:3.781:3.781))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\M2QuadDec\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:count_enable\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.781:3.781:3.781))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:count_enable\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.781:3.781:3.781))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:count_stored_i\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.243:2.243:2.243))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\M2QuadDec\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (3.384:3.384:3.384))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\M2QuadDec\:Cnt16\:CounterUDB\:reload\\.main_2 (2.313:2.313:2.313))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\M2QuadDec\:Cnt16\:CounterUDB\:status_2\\.main_0 (3.384:3.384:3.384))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\M2QuadDec\:Net_1275\\.main_1 (3.365:3.365:3.365))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:prevCompare\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:status_0\\.main_1 (3.291:3.291:3.291))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:prevCompare\\.q \\M2QuadDec\:Net_530\\.main_2 (3.276:3.276:3.276))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:prevCompare\\.q \\M2QuadDec\:Net_611\\.main_2 (3.290:3.290:3.290))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:reload\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.627:2.627:2.627))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:reload\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.630:2.630:2.630))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:status_0\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.909:2.909:2.909))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\M2QuadDec\:Cnt16\:CounterUDB\:reload\\.main_1 (4.847:4.847:4.847))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\M2QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.317:6.317:6.317))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\M2QuadDec\:Cnt16\:CounterUDB\:status_3\\.main_0 (3.910:3.910:3.910))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\M2QuadDec\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.963:4.963:4.963))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\M2QuadDec\:Net_1275\\.main_0 (4.950:4.950:4.950))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:status_2\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.905:2.905:2.905))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:status_3\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.312:2.312:2.312))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\M2QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\M2QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.303:2.303:2.303))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.917:2.917:2.917))
    (INTERCONNECT \\M2QuadDec\:Net_1203\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.972:2.972:2.972))
    (INTERCONNECT \\M2QuadDec\:Net_1203\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.836:2.836:2.836))
    (INTERCONNECT \\M2QuadDec\:Net_1203\\.q \\M2QuadDec\:Net_1203_split\\.main_1 (2.969:2.969:2.969))
    (INTERCONNECT \\M2QuadDec\:Net_1203_split\\.q \\M2QuadDec\:Net_1203\\.main_5 (2.222:2.222:2.222))
    (INTERCONNECT \\M2QuadDec\:Net_1251\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.379:4.379:4.379))
    (INTERCONNECT \\M2QuadDec\:Net_1251\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (4.096:4.096:4.096))
    (INTERCONNECT \\M2QuadDec\:Net_1251\\.q \\M2QuadDec\:Net_1251\\.main_0 (2.912:2.912:2.912))
    (INTERCONNECT \\M2QuadDec\:Net_1251\\.q \\M2QuadDec\:Net_1251_split\\.main_0 (2.917:2.917:2.917))
    (INTERCONNECT \\M2QuadDec\:Net_1251\\.q \\M2QuadDec\:Net_530\\.main_1 (5.850:5.850:5.850))
    (INTERCONNECT \\M2QuadDec\:Net_1251\\.q \\M2QuadDec\:Net_611\\.main_1 (5.859:5.859:5.859))
    (INTERCONNECT \\M2QuadDec\:Net_1251_split\\.q \\M2QuadDec\:Net_1251\\.main_7 (2.285:2.285:2.285))
    (INTERCONNECT \\M2QuadDec\:Net_1260\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:reload\\.main_0 (5.665:5.665:5.665))
    (INTERCONNECT \\M2QuadDec\:Net_1260\\.q \\M2QuadDec\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.278:5.278:5.278))
    (INTERCONNECT \\M2QuadDec\:Net_1260\\.q \\M2QuadDec\:Net_1203_split\\.main_0 (7.038:7.038:7.038))
    (INTERCONNECT \\M2QuadDec\:Net_1260\\.q \\M2QuadDec\:Net_1251\\.main_1 (7.872:7.872:7.872))
    (INTERCONNECT \\M2QuadDec\:Net_1260\\.q \\M2QuadDec\:Net_1251_split\\.main_1 (6.154:6.154:6.154))
    (INTERCONNECT \\M2QuadDec\:Net_1260\\.q \\M2QuadDec\:Net_1260\\.main_0 (6.213:6.213:6.213))
    (INTERCONNECT \\M2QuadDec\:Net_1260\\.q \\M2QuadDec\:bQuadDec\:Stsreg\\.status_2 (7.446:7.446:7.446))
    (INTERCONNECT \\M2QuadDec\:Net_1260\\.q \\M2QuadDec\:bQuadDec\:error\\.main_0 (4.709:4.709:4.709))
    (INTERCONNECT \\M2QuadDec\:Net_1260\\.q \\M2QuadDec\:bQuadDec\:state_0\\.main_0 (8.283:8.283:8.283))
    (INTERCONNECT \\M2QuadDec\:Net_1260\\.q \\M2QuadDec\:bQuadDec\:state_1\\.main_0 (8.849:8.849:8.849))
    (INTERCONNECT \\M2QuadDec\:Net_1275\\.q \\M2QuadDec\:Net_530\\.main_0 (2.601:2.601:2.601))
    (INTERCONNECT \\M2QuadDec\:Net_1275\\.q \\M2QuadDec\:Net_611\\.main_0 (2.610:2.610:2.610))
    (INTERCONNECT \\M2QuadDec\:Net_530\\.q \\M2QuadDec\:bQuadDec\:Stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\M2QuadDec\:Net_611\\.q \\M2QuadDec\:bQuadDec\:Stsreg\\.status_1 (2.299:2.299:2.299))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:error\\.q \\M2QuadDec\:Net_1203\\.main_2 (7.947:7.947:7.947))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:error\\.q \\M2QuadDec\:Net_1203_split\\.main_4 (7.400:7.400:7.400))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:error\\.q \\M2QuadDec\:Net_1251\\.main_4 (6.630:6.630:6.630))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:error\\.q \\M2QuadDec\:Net_1251_split\\.main_4 (6.051:6.051:6.051))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:error\\.q \\M2QuadDec\:Net_1260\\.main_1 (3.856:3.856:3.856))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:error\\.q \\M2QuadDec\:bQuadDec\:Stsreg\\.status_3 (6.515:6.515:6.515))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:error\\.q \\M2QuadDec\:bQuadDec\:error\\.main_3 (3.857:3.857:3.857))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:error\\.q \\M2QuadDec\:bQuadDec\:state_0\\.main_3 (5.659:5.659:5.659))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:error\\.q \\M2QuadDec\:bQuadDec\:state_1\\.main_3 (5.647:5.647:5.647))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_A_delayed_0\\.q \\M2QuadDec\:bQuadDec\:quad_A_delayed_1\\.main_0 (6.853:6.853:6.853))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_A_delayed_0\\.q \\M2QuadDec\:bQuadDec\:quad_A_filt\\.main_0 (7.756:7.756:7.756))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_A_delayed_1\\.q \\M2QuadDec\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.620:2.620:2.620))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_A_delayed_1\\.q \\M2QuadDec\:bQuadDec\:quad_A_filt\\.main_1 (3.397:3.397:3.397))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_A_delayed_2\\.q \\M2QuadDec\:bQuadDec\:quad_A_filt\\.main_2 (2.900:2.900:2.900))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_A_filt\\.q \\M2QuadDec\:Net_1203\\.main_0 (11.046:11.046:11.046))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_A_filt\\.q \\M2QuadDec\:Net_1203_split\\.main_2 (11.037:11.037:11.037))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_A_filt\\.q \\M2QuadDec\:Net_1251\\.main_2 (9.983:9.983:9.983))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_A_filt\\.q \\M2QuadDec\:Net_1251_split\\.main_2 (10.381:10.381:10.381))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_A_filt\\.q \\M2QuadDec\:bQuadDec\:error\\.main_1 (8.177:8.177:8.177))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_A_filt\\.q \\M2QuadDec\:bQuadDec\:quad_A_filt\\.main_3 (5.959:5.959:5.959))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_A_filt\\.q \\M2QuadDec\:bQuadDec\:state_0\\.main_1 (10.942:10.942:10.942))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_A_filt\\.q \\M2QuadDec\:bQuadDec\:state_1\\.main_1 (9.974:9.974:9.974))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_B_delayed_0\\.q \\M2QuadDec\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.765:2.765:2.765))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_B_delayed_0\\.q \\M2QuadDec\:bQuadDec\:quad_B_filt\\.main_0 (2.788:2.788:2.788))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_B_delayed_1\\.q \\M2QuadDec\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.601:2.601:2.601))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_B_delayed_1\\.q \\M2QuadDec\:bQuadDec\:quad_B_filt\\.main_1 (2.601:2.601:2.601))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_B_delayed_2\\.q \\M2QuadDec\:bQuadDec\:quad_B_filt\\.main_2 (2.307:2.307:2.307))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_B_filt\\.q \\M2QuadDec\:Net_1203\\.main_1 (5.651:5.651:5.651))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_B_filt\\.q \\M2QuadDec\:Net_1203_split\\.main_3 (5.639:5.639:5.639))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_B_filt\\.q \\M2QuadDec\:Net_1251\\.main_3 (4.592:4.592:4.592))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_B_filt\\.q \\M2QuadDec\:Net_1251_split\\.main_3 (4.983:4.983:4.983))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_B_filt\\.q \\M2QuadDec\:bQuadDec\:error\\.main_2 (2.813:2.813:2.813))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_B_filt\\.q \\M2QuadDec\:bQuadDec\:quad_B_filt\\.main_3 (2.800:2.800:2.800))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_B_filt\\.q \\M2QuadDec\:bQuadDec\:state_0\\.main_2 (5.556:5.556:5.556))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:quad_B_filt\\.q \\M2QuadDec\:bQuadDec\:state_1\\.main_2 (4.587:4.587:4.587))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_0\\.q \\M2QuadDec\:Net_1203\\.main_4 (5.517:5.517:5.517))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_0\\.q \\M2QuadDec\:Net_1203_split\\.main_6 (4.989:4.989:4.989))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_0\\.q \\M2QuadDec\:Net_1251\\.main_6 (3.241:3.241:3.241))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_0\\.q \\M2QuadDec\:Net_1251_split\\.main_6 (3.257:3.257:3.257))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_0\\.q \\M2QuadDec\:Net_1260\\.main_3 (4.317:4.317:4.317))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_0\\.q \\M2QuadDec\:bQuadDec\:error\\.main_5 (4.336:4.336:4.336))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_0\\.q \\M2QuadDec\:bQuadDec\:state_0\\.main_5 (3.250:3.250:3.250))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_0\\.q \\M2QuadDec\:bQuadDec\:state_1\\.main_5 (3.241:3.241:3.241))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_1\\.q \\M2QuadDec\:Net_1203\\.main_3 (5.701:5.701:5.701))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_1\\.q \\M2QuadDec\:Net_1203_split\\.main_5 (5.175:5.175:5.175))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_1\\.q \\M2QuadDec\:Net_1251\\.main_5 (3.558:3.558:3.558))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_1\\.q \\M2QuadDec\:Net_1251_split\\.main_5 (3.420:3.420:3.420))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_1\\.q \\M2QuadDec\:Net_1260\\.main_2 (4.508:4.508:4.508))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_1\\.q \\M2QuadDec\:bQuadDec\:error\\.main_4 (4.518:4.518:4.518))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_1\\.q \\M2QuadDec\:bQuadDec\:state_0\\.main_4 (3.445:3.445:3.445))
    (INTERCONNECT \\M2QuadDec\:bQuadDec\:state_1\\.q \\M2QuadDec\:bQuadDec\:state_1\\.main_4 (3.559:3.559:3.559))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_654.main_1 (2.933:2.933:2.933))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_M1\:PWMUDB\:prevCompare1\\.main_0 (2.938:2.938:2.938))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_M1\:PWMUDB\:status_0\\.main_1 (2.924:2.924:2.924))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_M1\:PWMUDB\:runmode_enable\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:prevCompare1\\.q \\PWM_M1\:PWMUDB\:status_0\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:runmode_enable\\.q Net_654.main_0 (3.249:3.249:3.249))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:runmode_enable\\.q \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.266:3.266:3.266))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:runmode_enable\\.q \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.258:3.258:3.258))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:runmode_enable\\.q \\PWM_M1\:PWMUDB\:status_2\\.main_0 (3.260:3.260:3.260))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:status_0\\.q \\PWM_M1\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:status_2\\.q \\PWM_M1\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_M1\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.293:2.293:2.293))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.085:3.085:3.085))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.925:2.925:2.925))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M1\:PWMUDB\:status_2\\.main_1 (3.088:3.088:3.088))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_135.main_1 (4.278:4.278:4.278))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_M2\:PWMUDB\:prevCompare1\\.main_0 (2.618:2.618:2.618))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_M2\:PWMUDB\:status_0\\.main_1 (4.841:4.841:4.841))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_M2\:PWMUDB\:runmode_enable\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:prevCompare1\\.q \\PWM_M2\:PWMUDB\:status_0\\.main_0 (2.904:2.904:2.904))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:runmode_enable\\.q Net_135.main_0 (4.163:4.163:4.163))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:runmode_enable\\.q \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (5.018:5.018:5.018))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:runmode_enable\\.q \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (5.562:5.562:5.562))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:runmode_enable\\.q \\PWM_M2\:PWMUDB\:status_2\\.main_0 (3.606:3.606:3.606))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:status_0\\.q \\PWM_M2\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:status_2\\.q \\PWM_M2\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_M2\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.595:2.595:2.595))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.593:2.593:2.593))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_M2\:PWMUDB\:status_2\\.main_1 (3.498:3.498:3.498))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (2.547:2.547:2.547))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (2.545:2.545:2.545))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (3.772:3.772:3.772))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (3.774:3.774:3.774))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_1\:TimerUDB\:status_tc\\.main_0 (3.758:3.758:3.758))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (3.929:3.929:3.929))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (3.932:3.932:3.932))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (2.879:2.879:2.879))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (2.876:2.876:2.876))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\Timer_1\:TimerUDB\:status_tc\\.main_1 (2.884:2.884:2.884))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\Timer_1\:TimerUDB\:status_tc\\.q \\Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_0 (5.612:5.612:5.612))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.252:2.252:2.252))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_2 (4.759:4.759:4.759))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_3 (4.759:4.759:4.759))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_1 (4.056:4.056:4.056))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_9 (4.056:4.056:4.056))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_6 (4.760:4.760:4.760))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (4.271:4.271:4.271))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (6.802:6.802:6.802))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (6.802:6.802:6.802))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (9.740:9.740:9.740))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (5.671:5.671:5.671))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (8.872:8.872:8.872))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (9.443:9.443:9.443))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (8.810:8.810:8.810))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (9.443:9.443:9.443))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (7.490:7.490:7.490))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (3.633:3.633:3.633))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (3.227:3.227:3.227))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (3.227:3.227:3.227))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (3.975:3.975:3.975))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (3.199:3.199:3.199))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (3.199:3.199:3.199))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (3.964:3.964:3.964))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (4.130:4.130:4.130))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (3.689:3.689:3.689))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (3.673:3.673:3.673))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (2.641:2.641:2.641))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (4.263:4.263:4.263))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (3.358:3.358:3.358))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (3.341:3.341:3.341))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (5.747:5.747:5.747))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (4.295:4.295:4.295))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (4.858:4.858:4.858))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (2.639:2.639:2.639))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.299:2.299:2.299))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.896:2.896:2.896))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (2.943:2.943:2.943))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_8 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (3.194:3.194:3.194))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.514:4.514:4.514))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.289:2.289:2.289))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (4.152:4.152:4.152))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (3.969:3.969:3.969))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (3.067:3.067:3.067))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (3.064:3.064:3.064))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (4.152:4.152:4.152))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (4.162:4.162:4.162))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (3.064:3.064:3.064))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (2.952:2.952:2.952))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (4.447:4.447:4.447))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (3.500:3.500:3.500))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (2.602:2.602:2.602))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.594:2.594:2.594))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (4.447:4.447:4.447))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (5.009:5.009:5.009))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (2.594:2.594:2.594))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (4.093:4.093:4.093))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (6.859:6.859:6.859))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (6.426:6.426:6.426))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (6.413:6.413:6.413))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (4.093:4.093:4.093))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (5.355:5.355:5.355))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (6.413:6.413:6.413))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (2.932:2.932:2.932))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (4.205:4.205:4.205))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (3.672:3.672:3.672))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (2.614:2.614:2.614))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (4.253:4.253:4.253))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (4.788:4.788:4.788))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (4.253:4.253:4.253))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (4.510:4.510:4.510))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.059:5.059:5.059))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (4.518:4.518:4.518))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (4.518:4.518:4.518))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (3.590:3.590:3.590))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (4.113:4.113:4.113))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (4.495:4.495:4.495))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (2.700:2.700:2.700))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (2.690:2.690:2.690))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (2.700:2.700:2.700))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (5.687:5.687:5.687))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (2.638:2.638:2.638))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (5.960:5.960:5.960))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (4.600:4.600:4.600))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (5.687:5.687:5.687))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (5.701:5.701:5.701))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (4.600:4.600:4.600))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.948:5.948:5.948))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (5.196:5.196:5.196))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (5.176:5.176:5.176))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (4.611:4.611:4.611))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (4.339:4.339:4.339))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (3.764:3.764:3.764))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (2.237:2.237:2.237))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (4.755:4.755:4.755))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.337:4.337:4.337))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (2.919:2.919:2.919))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (2.919:2.919:2.919))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (5.274:5.274:5.274))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (4.344:4.344:4.344))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (2.919:2.919:2.919))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (5.274:5.274:5.274))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (3.273:3.273:3.273))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.467:3.467:3.467))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (4.378:4.378:4.378))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (4.378:4.378:4.378))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (3.300:3.300:3.300))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (3.460:3.460:3.460))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (4.202:4.202:4.202))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (3.300:3.300:3.300))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (2.871:2.871:2.871))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (5.251:5.251:5.251))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (5.251:5.251:5.251))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (3.004:3.004:3.004))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (3.004:3.004:3.004))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (4.697:4.697:4.697))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (3.004:3.004:3.004))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (2.327:2.327:2.327))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_213.main_0 (2.548:2.548:2.548))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.542:2.542:2.542))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_M1\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_M2\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\M1QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\M2QuadDec\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_FWD\(0\)_PAD M1_FWD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_BWD\(0\)_PAD M1_BWD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_FWD\(0\)_PAD M2_FWD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_BWD\(0\)_PAD M2_BWD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_Out_1\(0\).pad_out PWM_Out_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM_Out_1\(0\)_PAD PWM_Out_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PWM_Out_2\(0\).pad_out PWM_Out_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PWM_Out_2\(0\)_PAD PWM_Out_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Standby\(0\)_PAD Standby\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_Phase1\(0\)_PAD M1_Phase1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1_Phase2\(0\)_PAD M1_Phase2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_Phase1\(0\)_PAD M2_Phase1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2_Phase2\(0\)_PAD M2_Phase2\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
