<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>The lowRISC Blog &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/blog class=nav-link>Blog</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class="container lr-blog lr-blog-list"><h1>The lowRISC blog</h1><article class=media><div class=media-body><h2><a href=/blog/2019/12/lowrisc-101-introduction-to-lowrisc-at-the-risc-v-summit/>lowRISC 101: Introduction to lowRISC at the RISC-V Summit</a></h2><h5><time>December 5, 2019</time></h5><p class=text-justify>With the recent announcement of OpenTitan, we at lowRISC had many great conversations about the work we do to produce high-quality open source hardware and software. A great place to continue these discussions is the RISC-V Summit in San Jose, CA (Dec 10 - 12, 2019). lowRISC will showcase its work in the conference track and in the exhibit hall.
At booth 101, lowRISC will showcase its recent work and our engineers will be around to answer your questions.</p><p><a href=/blog/2019/12/lowrisc-101-introduction-to-lowrisc-at-the-risc-v-summit/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2019/11/get-started-with-opentitan/>Get started with OpenTitan</a></h2><h5><time>November 26, 2019</time></h5><p class=text-justify>Interested in trying out the recently announced OpenTitan? We&rsquo;ve put together a video that goes through an overview of how the OpenTitan prototype system is put together and how to get up and running with our pre-built release (providing simulator binaries and pre-built FPGA images for the Nexys Video Artix-7 board). It follows the steps from the OpenTitan Quickstart Guide.
You can find out more about OpenTitan from our announcement blog and the OpenTitan website.</p><p><a href=/blog/2019/11/get-started-with-opentitan/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2019/11/announcing-opentitan-the-first-transparent-silicon-root-of-trust/>Announcing OpenTitan, the First Transparent Silicon Root of Trust</a></h2><h5><time>November 5, 2019</time></h5><p class=text-justify>Today, we are excited to unveil the OpenTitan silicon root of trust (RoT) project, a new effort built using the successful collaborative engineering model created by lowRISC in partnership with Google and other commercial and academic partners.
This effort sets a new bar for transparency in trusted silicon, and lowRISC is proud to serve as both steward and not-for-profit engineering contributor to OpenTitan, the world’s first open source silicon RoT.</p><p><a href=/blog/2019/11/announcing-opentitan-the-first-transparent-silicon-root-of-trust/>Read More…</a></p></div><img src=https://www.lowrisc.org/blog/2019/11/announcing-opentitan-the-first-transparent-silicon-root-of-trust/logo-opentitan.svg alt=OpenTitan title=OpenTitan class="align-self-center ml-3 d-none d-md-block" width=150></article><article class=media><div class=media-body><h2><a href=/blog/2019/11/lowrisc-collaborates-with-industry-leaders-to-create-opentitan/>lowRISC Collaborates with Industry Leaders to Create OpenTitan</a></h2><h5><time>November 5, 2019</time></h5><p class=text-justify>Organisations aim to make the hardware root more transparent, trustworthy, and secure for everyone.
CAMBRIDGE, England&ndash;(BUSINESS WIRE)&ndash;lowRISC C.I.C., the open source silicon and tools collaborative engineering company, today announced that it has partnered with ETH Zürich, Google, G+D Mobile Security, Nuvoton Technology and Western Digital in support of OpenTitan, an open source hardware root of trust (RoT) reference design and integration guidelines that enable chip producers and platform providers to build transparently implemented, high-quality hardware RoT chips tailored for data center servers and other devices.</p><p><a href=/blog/2019/11/lowrisc-collaborates-with-industry-leaders-to-create-opentitan/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2019/11/andy-hopper-joins-lowrisc-cic-board-as-independent-chair/>Andy Hopper joins lowRISC CIC Board as Independent Chair</a></h2><h5><time>November 5, 2019</time></h5><p class=text-justify>Today, we are delighted to announce that Professor Andy Hopper, CBE FRS FIET FREng, has joined the lowRISC Board of Directors as Independent Chair.
&ldquo;I&rsquo;m delighted to be joining lowRISC CIC,&rdquo; said Prof. Hopper, speaking today from Cambridge UK, &ldquo;As digital systems pervade every aspect of our lives trust and transparency become crucial. An open source approach allows for public inspection of the principles and implementations being used. I believe the future of digital systems will be underpinned by not for profit organisations that provide design transparency and enable real innovation.</p><p><a href=/blog/2019/11/andy-hopper-joins-lowrisc-cic-board-as-independent-chair/>Read More…</a></p></div><img class="align-self-center rounded ml-3 d-none d-md-block" alt="Andy Hopper" title="Andy Hopper" srcset="/blog/2019/11/andy-hopper-joins-lowrisc-cic-board-as-independent-chair/andy-hopper_hu2c6ee2f3eefab707dfe9b96887be9216_36641_150x0_resize_q75_box.jpg 1x, /blog/2019/11/andy-hopper-joins-lowrisc-cic-board-as-independent-chair/andy-hopper_hu2c6ee2f3eefab707dfe9b96887be9216_36641_300x0_resize_q75_box.jpg 2x" src=/blog/2019/11/andy-hopper-joins-lowrisc-cic-board-as-independent-chair/andy-hopper_hu2c6ee2f3eefab707dfe9b96887be9216_36641_150x0_resize_q75_box.jpg></article><article class=media><div class=media-body><h2><a href=/blog/2019/10/introducing-greg-tom/>Introducing Greg &amp; Tom</a></h2><h5><time>October 23, 2019</time></h5><p class=text-justify>Greg Chadwick and Tom Roberts recently joined lowRISC’s growing engineering team. They’ve both taken some time to share a little about what they’re doing at lowRISC and what motivated them to join.
Greg &ldquo;It’s an exciting time to join the lowRISC team! Our Ibex core provides a solid foundation and clearly demonstrates the value of open source silicon, which I’m excited to be working on. My work so far has focused on the performance of Ibex; whilst it’s not intended as a high performance core there are various things we can do to improve it without major impact to area or power.</p><p><a href=/blog/2019/10/introducing-greg-tom/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2019/10/ibex-on-fpga-get-stuff-executed/>Ibex on FPGA - Get stuff executed</a></h2><h5><time>October 8, 2019</time></h5><p class=text-justify>Our microcontroller-class RISC-V processor core Ibex for sure is a solid base with which to start your own project. Over the past months, we have invested a lot of effort in making the design more mature. This includes refactoring the RTL to make the design more understandable and programmer friendly, adding UVM-based verification to the source tree, but also integrating support for the RISC-V compliance suite and enabling publicly visible, open-source powered continuous integration (CI) to keep the design stable.</p><p><a href=/blog/2019/10/ibex-on-fpga-get-stuff-executed/>Read More…</a></p></div><img class="align-self-center rounded ml-3 d-none d-md-block" alt="Ibex on the Nexys Video FPGA board" title="Ibex on the Nexys Video FPGA board" srcset="/blog/2019/10/ibex-on-fpga-get-stuff-executed/Ibex_on_Nexys_Video_hu5fbae55c836a968bbd3582778db090ca_97378_150x0_resize_q75_box.jpg 1x, /blog/2019/10/ibex-on-fpga-get-stuff-executed/Ibex_on_Nexys_Video_hu5fbae55c836a968bbd3582778db090ca_97378_300x0_resize_q75_box.jpg 2x" src=/blog/2019/10/ibex-on-fpga-get-stuff-executed/Ibex_on_Nexys_Video_hu5fbae55c836a968bbd3582778db090ca_97378_150x0_resize_q75_box.jpg></article><article class=media><div class=media-body><h2><a href=/blog/2019/08/ibex-code-with-confidence/>Ibex: Code with Confidence</a></h2><h5><time>August 23, 2019</time></h5><p class=text-justify>Ibex, our small RISC-V core, is constantly changing. Roughly 50 percent of the RTL was refactored recently! We added features, tests, and cleaned the code up. We and our collaborators were able to make these changes (mostly) without breaking Ibex because we invested in testing: earlier this year we added UVM-based verification to the tree, and we run these tests after every change. We run static code analysis to catch common programming bugs.</p><p><a href=/blog/2019/08/ibex-code-with-confidence/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2019/07/six-more-weeks-of-ibex-development-whats-new/>Six more weeks of Ibex development - what&#39;s new?</a></h2><h5><time>July 19, 2019</time></h5><p class=text-justify>In the past months, we have invested considerable effort in improving our RISC-V core Ibex. This 2-stage, in-order, 32-bit microcontroller-class CPU core was contributed to us by ETH Zürich in December 2018, with activity really ramping up since May. Having been taped out multiple times (as zero-riscy) in a mix of academic and industry projects, it came to us as a relatively mature code base. Despite this, we have continued to invest in improving its design and maintainability.</p><p><a href=/blog/2019/07/six-more-weeks-of-ibex-development-whats-new/>Read More…</a></p></div><img class="align-self-center rounded ml-3 d-none d-md-block" alt="Ibex cleaning up" title="Ibex cleaning up" srcset="/blog/2019/07/six-more-weeks-of-ibex-development-whats-new/ibex-cleaning-up_hu65694cd5eb21359ed9b68530746cc697_213355_150x0_resize_q75_box.jpg 1x, /blog/2019/07/six-more-weeks-of-ibex-development-whats-new/ibex-cleaning-up_hu65694cd5eb21359ed9b68530746cc697_213355_300x0_resize_q75_box.jpg 2x" src=/blog/2019/07/six-more-weeks-of-ibex-development-whats-new/ibex-cleaning-up_hu65694cd5eb21359ed9b68530746cc697_213355_150x0_resize_q75_box.jpg></article><article class=media><div class=media-body><h2><a href=/blog/2019/07/large-scale-risc-v-llvm-testing-with-buildroot/>Large-scale RISC-V LLVM testing with Buildroot</a></h2><h5><time>July 10, 2019</time></h5><p class=text-justify>A few years ago lowRISC started developing a new LLVM backend targeting RISC-V. Rather than copying and modifying an existing backend, in an ad hoc fashion, we started from scratch and proceeded systematically. This approach proved successful in producing a high-quality codebase. We recently announced on the llvm-dev mailing list that the backend is now reaching stability and could be promoted from its current status of experimental to an official target.</p><p><a href=/blog/2019/07/large-scale-risc-v-llvm-testing-with-buildroot/>Read More…</a></p></div></article><div class=lr-blog-list-pagination><ul class=pagination><li class=page-item><a href=/blog/ class=page-link aria-label=First><span aria-hidden=true>&laquo;&laquo;</span></a></li><li class=page-item><a href=/blog/page/2/ class=page-link aria-label=Previous><span aria-hidden=true>&laquo;</span></a></li><li class=page-item><a class=page-link href=/blog/>1</a></li><li class=page-item><a class=page-link href=/blog/page/2/>2</a></li><li class="page-item active"><a class=page-link href=/blog/page/3/>3</a></li><li class=page-item><a class=page-link href=/blog/page/4/>4</a></li><li class="page-item disabled"><span aria-hidden=true>&nbsp;&hellip;&nbsp;</span></li><li class=page-item><a class=page-link href=/blog/page/7/>7</a></li><li class=page-item><a href=/blog/page/4/ class=page-link aria-label=Next><span aria-hidden=true>&raquo;</span></a></li><li class=page-item><a href=/blog/page/7/ class=page-link aria-label=Last><span aria-hidden=true>&raquo;&raquo;</span></a></li></ul></div></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>