
algo_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c18  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003cd8  08003cd8  00004cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d44  08003d44  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003d44  08003d44  00004d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d4c  08003d4c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d4c  08003d4c  00004d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d50  08003d50  00004d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003d54  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  2000000c  08003d60  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  08003d60  00005134  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d977  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020c7  00000000  00000000  000129ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be0  00000000  00000000  00014a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000935  00000000  00000000  00015658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014614  00000000  00000000  00015f8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ecca  00000000  00000000  0002a5a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007f935  00000000  00000000  0003926b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b8ba0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a14  00000000  00000000  000b8be4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000bb5f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003cc0 	.word	0x08003cc0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003cc0 	.word	0x08003cc0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000450:	f000 fbb0 	bl	8000bb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000454:	f000 f816 	bl	8000484 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000458:	f000 f996 	bl	8000788 <MX_GPIO_Init>
  MX_RTC_Init();
 800045c:	f000 f88c 	bl	8000578 <MX_RTC_Init>
  MX_SPI1_Init();
 8000460:	f000 f92a 	bl	80006b8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000464:	f000 f960 	bl	8000728 <MX_USART2_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
	  count++;
 8000468:	4b05      	ldr	r3, [pc, #20]	@ (8000480 <main+0x34>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	1c5a      	adds	r2, r3, #1
 800046e:	4b04      	ldr	r3, [pc, #16]	@ (8000480 <main+0x34>)
 8000470:	601a      	str	r2, [r3, #0]
	  HAL_Delay(500);
 8000472:	23fa      	movs	r3, #250	@ 0xfa
 8000474:	005b      	lsls	r3, r3, #1
 8000476:	0018      	movs	r0, r3
 8000478:	f000 fc0c 	bl	8000c94 <HAL_Delay>
	  count++;
 800047c:	46c0      	nop			@ (mov r8, r8)
 800047e:	e7f3      	b.n	8000468 <main+0x1c>
 8000480:	20000028 	.word	0x20000028

08000484 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000484:	b590      	push	{r4, r7, lr}
 8000486:	b09d      	sub	sp, #116	@ 0x74
 8000488:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800048a:	2438      	movs	r4, #56	@ 0x38
 800048c:	193b      	adds	r3, r7, r4
 800048e:	0018      	movs	r0, r3
 8000490:	2338      	movs	r3, #56	@ 0x38
 8000492:	001a      	movs	r2, r3
 8000494:	2100      	movs	r1, #0
 8000496:	f003 fbe7 	bl	8003c68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800049a:	2324      	movs	r3, #36	@ 0x24
 800049c:	18fb      	adds	r3, r7, r3
 800049e:	0018      	movs	r0, r3
 80004a0:	2314      	movs	r3, #20
 80004a2:	001a      	movs	r2, r3
 80004a4:	2100      	movs	r1, #0
 80004a6:	f003 fbdf 	bl	8003c68 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004aa:	003b      	movs	r3, r7
 80004ac:	0018      	movs	r0, r3
 80004ae:	2324      	movs	r3, #36	@ 0x24
 80004b0:	001a      	movs	r2, r3
 80004b2:	2100      	movs	r1, #0
 80004b4:	f003 fbd8 	bl	8003c68 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004b8:	4b2d      	ldr	r3, [pc, #180]	@ (8000570 <SystemClock_Config+0xec>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	4a2d      	ldr	r2, [pc, #180]	@ (8000574 <SystemClock_Config+0xf0>)
 80004be:	401a      	ands	r2, r3
 80004c0:	4b2b      	ldr	r3, [pc, #172]	@ (8000570 <SystemClock_Config+0xec>)
 80004c2:	2180      	movs	r1, #128	@ 0x80
 80004c4:	0109      	lsls	r1, r1, #4
 80004c6:	430a      	orrs	r2, r1
 80004c8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80004ca:	0021      	movs	r1, r4
 80004cc:	187b      	adds	r3, r7, r1
 80004ce:	220a      	movs	r2, #10
 80004d0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004d2:	187b      	adds	r3, r7, r1
 80004d4:	2201      	movs	r2, #1
 80004d6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004d8:	187b      	adds	r3, r7, r1
 80004da:	2210      	movs	r2, #16
 80004dc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80004de:	187b      	adds	r3, r7, r1
 80004e0:	2201      	movs	r2, #1
 80004e2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004e4:	187b      	adds	r3, r7, r1
 80004e6:	2202      	movs	r2, #2
 80004e8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004ea:	187b      	adds	r3, r7, r1
 80004ec:	2200      	movs	r2, #0
 80004ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 80004f0:	187b      	adds	r3, r7, r1
 80004f2:	2280      	movs	r2, #128	@ 0x80
 80004f4:	0312      	lsls	r2, r2, #12
 80004f6:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 80004f8:	187b      	adds	r3, r7, r1
 80004fa:	2280      	movs	r2, #128	@ 0x80
 80004fc:	0412      	lsls	r2, r2, #16
 80004fe:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000500:	187b      	adds	r3, r7, r1
 8000502:	0018      	movs	r0, r3
 8000504:	f000 ff12 	bl	800132c <HAL_RCC_OscConfig>
 8000508:	1e03      	subs	r3, r0, #0
 800050a:	d001      	beq.n	8000510 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800050c:	f000 f9ec 	bl	80008e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000510:	2124      	movs	r1, #36	@ 0x24
 8000512:	187b      	adds	r3, r7, r1
 8000514:	220f      	movs	r2, #15
 8000516:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000518:	187b      	adds	r3, r7, r1
 800051a:	2203      	movs	r2, #3
 800051c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800051e:	187b      	adds	r3, r7, r1
 8000520:	2200      	movs	r2, #0
 8000522:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000524:	187b      	adds	r3, r7, r1
 8000526:	2200      	movs	r2, #0
 8000528:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2200      	movs	r2, #0
 800052e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000530:	187b      	adds	r3, r7, r1
 8000532:	2101      	movs	r1, #1
 8000534:	0018      	movs	r0, r3
 8000536:	f001 facd 	bl	8001ad4 <HAL_RCC_ClockConfig>
 800053a:	1e03      	subs	r3, r0, #0
 800053c:	d001      	beq.n	8000542 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800053e:	f000 f9d3 	bl	80008e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_RTC;
 8000542:	003b      	movs	r3, r7
 8000544:	2222      	movs	r2, #34	@ 0x22
 8000546:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000548:	003b      	movs	r3, r7
 800054a:	2200      	movs	r2, #0
 800054c:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800054e:	003b      	movs	r3, r7
 8000550:	2280      	movs	r2, #128	@ 0x80
 8000552:	0292      	lsls	r2, r2, #10
 8000554:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000556:	003b      	movs	r3, r7
 8000558:	0018      	movs	r0, r3
 800055a:	f001 fcbf 	bl	8001edc <HAL_RCCEx_PeriphCLKConfig>
 800055e:	1e03      	subs	r3, r0, #0
 8000560:	d001      	beq.n	8000566 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000562:	f000 f9c1 	bl	80008e8 <Error_Handler>
  }
}
 8000566:	46c0      	nop			@ (mov r8, r8)
 8000568:	46bd      	mov	sp, r7
 800056a:	b01d      	add	sp, #116	@ 0x74
 800056c:	bd90      	pop	{r4, r7, pc}
 800056e:	46c0      	nop			@ (mov r8, r8)
 8000570:	40007000 	.word	0x40007000
 8000574:	ffffe7ff 	.word	0xffffe7ff

08000578 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b090      	sub	sp, #64	@ 0x40
 800057c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800057e:	232c      	movs	r3, #44	@ 0x2c
 8000580:	18fb      	adds	r3, r7, r3
 8000582:	0018      	movs	r0, r3
 8000584:	2314      	movs	r3, #20
 8000586:	001a      	movs	r2, r3
 8000588:	2100      	movs	r1, #0
 800058a:	f003 fb6d 	bl	8003c68 <memset>
  RTC_DateTypeDef sDate = {0};
 800058e:	2328      	movs	r3, #40	@ 0x28
 8000590:	18fb      	adds	r3, r7, r3
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000596:	003b      	movs	r3, r7
 8000598:	0018      	movs	r0, r3
 800059a:	2328      	movs	r3, #40	@ 0x28
 800059c:	001a      	movs	r2, r3
 800059e:	2100      	movs	r1, #0
 80005a0:	f003 fb62 	bl	8003c68 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80005a4:	4b41      	ldr	r3, [pc, #260]	@ (80006ac <MX_RTC_Init+0x134>)
 80005a6:	4a42      	ldr	r2, [pc, #264]	@ (80006b0 <MX_RTC_Init+0x138>)
 80005a8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80005aa:	4b40      	ldr	r3, [pc, #256]	@ (80006ac <MX_RTC_Init+0x134>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 80005b0:	4b3e      	ldr	r3, [pc, #248]	@ (80006ac <MX_RTC_Init+0x134>)
 80005b2:	221f      	movs	r2, #31
 80005b4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 80005b6:	4b3d      	ldr	r3, [pc, #244]	@ (80006ac <MX_RTC_Init+0x134>)
 80005b8:	4a3e      	ldr	r2, [pc, #248]	@ (80006b4 <MX_RTC_Init+0x13c>)
 80005ba:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80005bc:	4b3b      	ldr	r3, [pc, #236]	@ (80006ac <MX_RTC_Init+0x134>)
 80005be:	2200      	movs	r2, #0
 80005c0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80005c2:	4b3a      	ldr	r3, [pc, #232]	@ (80006ac <MX_RTC_Init+0x134>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80005c8:	4b38      	ldr	r3, [pc, #224]	@ (80006ac <MX_RTC_Init+0x134>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80005ce:	4b37      	ldr	r3, [pc, #220]	@ (80006ac <MX_RTC_Init+0x134>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80005d4:	4b35      	ldr	r3, [pc, #212]	@ (80006ac <MX_RTC_Init+0x134>)
 80005d6:	0018      	movs	r0, r3
 80005d8:	f001 fddc 	bl	8002194 <HAL_RTC_Init>
 80005dc:	1e03      	subs	r3, r0, #0
 80005de:	d001      	beq.n	80005e4 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 80005e0:	f000 f982 	bl	80008e8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80005e4:	212c      	movs	r1, #44	@ 0x2c
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	2200      	movs	r2, #0
 80005ea:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 80005ec:	187b      	adds	r3, r7, r1
 80005ee:	2200      	movs	r2, #0
 80005f0:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 80005f2:	187b      	adds	r3, r7, r1
 80005f4:	2200      	movs	r2, #0
 80005f6:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	2200      	movs	r2, #0
 80005fc:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	2200      	movs	r2, #0
 8000602:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000604:	1879      	adds	r1, r7, r1
 8000606:	4b29      	ldr	r3, [pc, #164]	@ (80006ac <MX_RTC_Init+0x134>)
 8000608:	2200      	movs	r2, #0
 800060a:	0018      	movs	r0, r3
 800060c:	f001 fe5e 	bl	80022cc <HAL_RTC_SetTime>
 8000610:	1e03      	subs	r3, r0, #0
 8000612:	d001      	beq.n	8000618 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8000614:	f000 f968 	bl	80008e8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000618:	2128      	movs	r1, #40	@ 0x28
 800061a:	187b      	adds	r3, r7, r1
 800061c:	2201      	movs	r2, #1
 800061e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000620:	187b      	adds	r3, r7, r1
 8000622:	2201      	movs	r2, #1
 8000624:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8000626:	187b      	adds	r3, r7, r1
 8000628:	2201      	movs	r2, #1
 800062a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 800062c:	187b      	adds	r3, r7, r1
 800062e:	2200      	movs	r2, #0
 8000630:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000632:	1879      	adds	r1, r7, r1
 8000634:	4b1d      	ldr	r3, [pc, #116]	@ (80006ac <MX_RTC_Init+0x134>)
 8000636:	2200      	movs	r2, #0
 8000638:	0018      	movs	r0, r3
 800063a:	f001 fef1 	bl	8002420 <HAL_RTC_SetDate>
 800063e:	1e03      	subs	r3, r0, #0
 8000640:	d001      	beq.n	8000646 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8000642:	f000 f951 	bl	80008e8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8000646:	003b      	movs	r3, r7
 8000648:	2200      	movs	r2, #0
 800064a:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 800064c:	003b      	movs	r3, r7
 800064e:	2200      	movs	r2, #0
 8000650:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8000652:	003b      	movs	r3, r7
 8000654:	2200      	movs	r2, #0
 8000656:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8000658:	003b      	movs	r3, r7
 800065a:	2200      	movs	r2, #0
 800065c:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800065e:	003b      	movs	r3, r7
 8000660:	2200      	movs	r2, #0
 8000662:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000664:	003b      	movs	r3, r7
 8000666:	2200      	movs	r2, #0
 8000668:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800066a:	003b      	movs	r3, r7
 800066c:	2200      	movs	r2, #0
 800066e:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8000670:	003b      	movs	r3, r7
 8000672:	22f0      	movs	r2, #240	@ 0xf0
 8000674:	0512      	lsls	r2, r2, #20
 8000676:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000678:	003b      	movs	r3, r7
 800067a:	2200      	movs	r2, #0
 800067c:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 800067e:	003b      	movs	r3, r7
 8000680:	2220      	movs	r2, #32
 8000682:	2101      	movs	r1, #1
 8000684:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000686:	003b      	movs	r3, r7
 8000688:	2280      	movs	r2, #128	@ 0x80
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800068e:	0039      	movs	r1, r7
 8000690:	4b06      	ldr	r3, [pc, #24]	@ (80006ac <MX_RTC_Init+0x134>)
 8000692:	2200      	movs	r2, #0
 8000694:	0018      	movs	r0, r3
 8000696:	f001 ff57 	bl	8002548 <HAL_RTC_SetAlarm_IT>
 800069a:	1e03      	subs	r3, r0, #0
 800069c:	d001      	beq.n	80006a2 <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 800069e:	f000 f923 	bl	80008e8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80006a2:	46c0      	nop			@ (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b010      	add	sp, #64	@ 0x40
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	46c0      	nop			@ (mov r8, r8)
 80006ac:	2000002c 	.word	0x2000002c
 80006b0:	40002800 	.word	0x40002800
 80006b4:	000003ff 	.word	0x000003ff

080006b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006bc:	4b18      	ldr	r3, [pc, #96]	@ (8000720 <MX_SPI1_Init+0x68>)
 80006be:	4a19      	ldr	r2, [pc, #100]	@ (8000724 <MX_SPI1_Init+0x6c>)
 80006c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006c2:	4b17      	ldr	r3, [pc, #92]	@ (8000720 <MX_SPI1_Init+0x68>)
 80006c4:	2282      	movs	r2, #130	@ 0x82
 80006c6:	0052      	lsls	r2, r2, #1
 80006c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ca:	4b15      	ldr	r3, [pc, #84]	@ (8000720 <MX_SPI1_Init+0x68>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006d0:	4b13      	ldr	r3, [pc, #76]	@ (8000720 <MX_SPI1_Init+0x68>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006d6:	4b12      	ldr	r3, [pc, #72]	@ (8000720 <MX_SPI1_Init+0x68>)
 80006d8:	2200      	movs	r2, #0
 80006da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006dc:	4b10      	ldr	r3, [pc, #64]	@ (8000720 <MX_SPI1_Init+0x68>)
 80006de:	2200      	movs	r2, #0
 80006e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <MX_SPI1_Init+0x68>)
 80006e4:	2280      	movs	r2, #128	@ 0x80
 80006e6:	0092      	lsls	r2, r2, #2
 80006e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80006ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <MX_SPI1_Init+0x68>)
 80006ec:	2220      	movs	r2, #32
 80006ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006f0:	4b0b      	ldr	r3, [pc, #44]	@ (8000720 <MX_SPI1_Init+0x68>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000720 <MX_SPI1_Init+0x68>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006fc:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <MX_SPI1_Init+0x68>)
 80006fe:	2200      	movs	r2, #0
 8000700:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000702:	4b07      	ldr	r3, [pc, #28]	@ (8000720 <MX_SPI1_Init+0x68>)
 8000704:	2207      	movs	r2, #7
 8000706:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000708:	4b05      	ldr	r3, [pc, #20]	@ (8000720 <MX_SPI1_Init+0x68>)
 800070a:	0018      	movs	r0, r3
 800070c:	f002 f994 	bl	8002a38 <HAL_SPI_Init>
 8000710:	1e03      	subs	r3, r0, #0
 8000712:	d001      	beq.n	8000718 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000714:	f000 f8e8 	bl	80008e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000718:	46c0      	nop			@ (mov r8, r8)
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	46c0      	nop			@ (mov r8, r8)
 8000720:	20000050 	.word	0x20000050
 8000724:	40013000 	.word	0x40013000

08000728 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800072c:	4b14      	ldr	r3, [pc, #80]	@ (8000780 <MX_USART2_UART_Init+0x58>)
 800072e:	4a15      	ldr	r2, [pc, #84]	@ (8000784 <MX_USART2_UART_Init+0x5c>)
 8000730:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000732:	4b13      	ldr	r3, [pc, #76]	@ (8000780 <MX_USART2_UART_Init+0x58>)
 8000734:	22e1      	movs	r2, #225	@ 0xe1
 8000736:	0252      	lsls	r2, r2, #9
 8000738:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800073a:	4b11      	ldr	r3, [pc, #68]	@ (8000780 <MX_USART2_UART_Init+0x58>)
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000740:	4b0f      	ldr	r3, [pc, #60]	@ (8000780 <MX_USART2_UART_Init+0x58>)
 8000742:	2200      	movs	r2, #0
 8000744:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000746:	4b0e      	ldr	r3, [pc, #56]	@ (8000780 <MX_USART2_UART_Init+0x58>)
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800074c:	4b0c      	ldr	r3, [pc, #48]	@ (8000780 <MX_USART2_UART_Init+0x58>)
 800074e:	220c      	movs	r2, #12
 8000750:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000752:	4b0b      	ldr	r3, [pc, #44]	@ (8000780 <MX_USART2_UART_Init+0x58>)
 8000754:	2200      	movs	r2, #0
 8000756:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000758:	4b09      	ldr	r3, [pc, #36]	@ (8000780 <MX_USART2_UART_Init+0x58>)
 800075a:	2200      	movs	r2, #0
 800075c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800075e:	4b08      	ldr	r3, [pc, #32]	@ (8000780 <MX_USART2_UART_Init+0x58>)
 8000760:	2200      	movs	r2, #0
 8000762:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000764:	4b06      	ldr	r3, [pc, #24]	@ (8000780 <MX_USART2_UART_Init+0x58>)
 8000766:	2200      	movs	r2, #0
 8000768:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800076a:	4b05      	ldr	r3, [pc, #20]	@ (8000780 <MX_USART2_UART_Init+0x58>)
 800076c:	0018      	movs	r0, r3
 800076e:	f002 f9f7 	bl	8002b60 <HAL_UART_Init>
 8000772:	1e03      	subs	r3, r0, #0
 8000774:	d001      	beq.n	800077a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000776:	f000 f8b7 	bl	80008e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	200000a8 	.word	0x200000a8
 8000784:	40004400 	.word	0x40004400

08000788 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000788:	b590      	push	{r4, r7, lr}
 800078a:	b08b      	sub	sp, #44	@ 0x2c
 800078c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078e:	2414      	movs	r4, #20
 8000790:	193b      	adds	r3, r7, r4
 8000792:	0018      	movs	r0, r3
 8000794:	2314      	movs	r3, #20
 8000796:	001a      	movs	r2, r3
 8000798:	2100      	movs	r1, #0
 800079a:	f003 fa65 	bl	8003c68 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800079e:	4b4e      	ldr	r3, [pc, #312]	@ (80008d8 <MX_GPIO_Init+0x150>)
 80007a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80007a2:	4b4d      	ldr	r3, [pc, #308]	@ (80008d8 <MX_GPIO_Init+0x150>)
 80007a4:	2101      	movs	r1, #1
 80007a6:	430a      	orrs	r2, r1
 80007a8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007aa:	4b4b      	ldr	r3, [pc, #300]	@ (80008d8 <MX_GPIO_Init+0x150>)
 80007ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007ae:	2201      	movs	r2, #1
 80007b0:	4013      	ands	r3, r2
 80007b2:	613b      	str	r3, [r7, #16]
 80007b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b6:	4b48      	ldr	r3, [pc, #288]	@ (80008d8 <MX_GPIO_Init+0x150>)
 80007b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80007ba:	4b47      	ldr	r3, [pc, #284]	@ (80008d8 <MX_GPIO_Init+0x150>)
 80007bc:	2102      	movs	r1, #2
 80007be:	430a      	orrs	r2, r1
 80007c0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007c2:	4b45      	ldr	r3, [pc, #276]	@ (80008d8 <MX_GPIO_Init+0x150>)
 80007c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007c6:	2202      	movs	r2, #2
 80007c8:	4013      	ands	r3, r2
 80007ca:	60fb      	str	r3, [r7, #12]
 80007cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ce:	4b42      	ldr	r3, [pc, #264]	@ (80008d8 <MX_GPIO_Init+0x150>)
 80007d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80007d2:	4b41      	ldr	r3, [pc, #260]	@ (80008d8 <MX_GPIO_Init+0x150>)
 80007d4:	2104      	movs	r1, #4
 80007d6:	430a      	orrs	r2, r1
 80007d8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007da:	4b3f      	ldr	r3, [pc, #252]	@ (80008d8 <MX_GPIO_Init+0x150>)
 80007dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007de:	2204      	movs	r2, #4
 80007e0:	4013      	ands	r3, r2
 80007e2:	60bb      	str	r3, [r7, #8]
 80007e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007e6:	4b3c      	ldr	r3, [pc, #240]	@ (80008d8 <MX_GPIO_Init+0x150>)
 80007e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80007ea:	4b3b      	ldr	r3, [pc, #236]	@ (80008d8 <MX_GPIO_Init+0x150>)
 80007ec:	2180      	movs	r1, #128	@ 0x80
 80007ee:	430a      	orrs	r2, r1
 80007f0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80007f2:	4b39      	ldr	r3, [pc, #228]	@ (80008d8 <MX_GPIO_Init+0x150>)
 80007f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007f6:	2280      	movs	r2, #128	@ 0x80
 80007f8:	4013      	ands	r3, r2
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 80007fe:	4937      	ldr	r1, [pc, #220]	@ (80008dc <MX_GPIO_Init+0x154>)
 8000800:	23a0      	movs	r3, #160	@ 0xa0
 8000802:	05db      	lsls	r3, r3, #23
 8000804:	2200      	movs	r2, #0
 8000806:	0018      	movs	r0, r3
 8000808:	f000 fd4c 	bl	80012a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 800080c:	4b34      	ldr	r3, [pc, #208]	@ (80008e0 <MX_GPIO_Init+0x158>)
 800080e:	2200      	movs	r2, #0
 8000810:	2107      	movs	r1, #7
 8000812:	0018      	movs	r0, r3
 8000814:	f000 fd46 	bl	80012a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 8000818:	193b      	adds	r3, r7, r4
 800081a:	4a30      	ldr	r2, [pc, #192]	@ (80008dc <MX_GPIO_Init+0x154>)
 800081c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081e:	193b      	adds	r3, r7, r4
 8000820:	2201      	movs	r2, #1
 8000822:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000824:	193b      	adds	r3, r7, r4
 8000826:	2200      	movs	r2, #0
 8000828:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800082a:	193b      	adds	r3, r7, r4
 800082c:	2202      	movs	r2, #2
 800082e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000830:	193a      	adds	r2, r7, r4
 8000832:	23a0      	movs	r3, #160	@ 0xa0
 8000834:	05db      	lsls	r3, r3, #23
 8000836:	0011      	movs	r1, r2
 8000838:	0018      	movs	r0, r3
 800083a:	f000 fbb5 	bl	8000fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 800083e:	0021      	movs	r1, r4
 8000840:	187b      	adds	r3, r7, r1
 8000842:	2213      	movs	r2, #19
 8000844:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000846:	187b      	adds	r3, r7, r1
 8000848:	2288      	movs	r2, #136	@ 0x88
 800084a:	0352      	lsls	r2, r2, #13
 800084c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084e:	187b      	adds	r3, r7, r1
 8000850:	2200      	movs	r2, #0
 8000852:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000854:	000c      	movs	r4, r1
 8000856:	187b      	adds	r3, r7, r1
 8000858:	4a22      	ldr	r2, [pc, #136]	@ (80008e4 <MX_GPIO_Init+0x15c>)
 800085a:	0019      	movs	r1, r3
 800085c:	0010      	movs	r0, r2
 800085e:	f000 fba3 	bl	8000fa8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 8000862:	0021      	movs	r1, r4
 8000864:	187b      	adds	r3, r7, r1
 8000866:	2280      	movs	r2, #128	@ 0x80
 8000868:	0192      	lsls	r2, r2, #6
 800086a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800086c:	187b      	adds	r3, r7, r1
 800086e:	2288      	movs	r2, #136	@ 0x88
 8000870:	0352      	lsls	r2, r2, #13
 8000872:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	187b      	adds	r3, r7, r1
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 800087a:	000c      	movs	r4, r1
 800087c:	187b      	adds	r3, r7, r1
 800087e:	4a18      	ldr	r2, [pc, #96]	@ (80008e0 <MX_GPIO_Init+0x158>)
 8000880:	0019      	movs	r1, r3
 8000882:	0010      	movs	r0, r2
 8000884:	f000 fb90 	bl	8000fa8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 8000888:	0021      	movs	r1, r4
 800088a:	187b      	adds	r3, r7, r1
 800088c:	2207      	movs	r2, #7
 800088e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000890:	187b      	adds	r3, r7, r1
 8000892:	2201      	movs	r2, #1
 8000894:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	187b      	adds	r3, r7, r1
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800089c:	187b      	adds	r3, r7, r1
 800089e:	2202      	movs	r2, #2
 80008a0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008a2:	187b      	adds	r3, r7, r1
 80008a4:	4a0e      	ldr	r2, [pc, #56]	@ (80008e0 <MX_GPIO_Init+0x158>)
 80008a6:	0019      	movs	r1, r3
 80008a8:	0010      	movs	r0, r2
 80008aa:	f000 fb7d 	bl	8000fa8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2100      	movs	r1, #0
 80008b2:	2005      	movs	r0, #5
 80008b4:	f000 fabe 	bl	8000e34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80008b8:	2005      	movs	r0, #5
 80008ba:	f000 fad0 	bl	8000e5e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2100      	movs	r1, #0
 80008c2:	2007      	movs	r0, #7
 80008c4:	f000 fab6 	bl	8000e34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80008c8:	2007      	movs	r0, #7
 80008ca:	f000 fac8 	bl	8000e5e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008ce:	46c0      	nop			@ (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	b00b      	add	sp, #44	@ 0x2c
 80008d4:	bd90      	pop	{r4, r7, pc}
 80008d6:	46c0      	nop			@ (mov r8, r8)
 80008d8:	40021000 	.word	0x40021000
 80008dc:	00009002 	.word	0x00009002
 80008e0:	50000800 	.word	0x50000800
 80008e4:	50000400 	.word	0x50000400

080008e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008ec:	b672      	cpsid	i
}
 80008ee:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008f0:	46c0      	nop			@ (mov r8, r8)
 80008f2:	e7fd      	b.n	80008f0 <Error_Handler+0x8>

080008f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008f8:	4b07      	ldr	r3, [pc, #28]	@ (8000918 <HAL_MspInit+0x24>)
 80008fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008fc:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <HAL_MspInit+0x24>)
 80008fe:	2101      	movs	r1, #1
 8000900:	430a      	orrs	r2, r1
 8000902:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000904:	4b04      	ldr	r3, [pc, #16]	@ (8000918 <HAL_MspInit+0x24>)
 8000906:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000908:	4b03      	ldr	r3, [pc, #12]	@ (8000918 <HAL_MspInit+0x24>)
 800090a:	2180      	movs	r1, #128	@ 0x80
 800090c:	0549      	lsls	r1, r1, #21
 800090e:	430a      	orrs	r2, r1
 8000910:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000912:	46c0      	nop			@ (mov r8, r8)
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	40021000 	.word	0x40021000

0800091c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a0a      	ldr	r2, [pc, #40]	@ (8000954 <HAL_RTC_MspInit+0x38>)
 800092a:	4293      	cmp	r3, r2
 800092c:	d10e      	bne.n	800094c <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800092e:	4b0a      	ldr	r3, [pc, #40]	@ (8000958 <HAL_RTC_MspInit+0x3c>)
 8000930:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000932:	4b09      	ldr	r3, [pc, #36]	@ (8000958 <HAL_RTC_MspInit+0x3c>)
 8000934:	2180      	movs	r1, #128	@ 0x80
 8000936:	02c9      	lsls	r1, r1, #11
 8000938:	430a      	orrs	r2, r1
 800093a:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800093c:	2200      	movs	r2, #0
 800093e:	2100      	movs	r1, #0
 8000940:	2002      	movs	r0, #2
 8000942:	f000 fa77 	bl	8000e34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000946:	2002      	movs	r0, #2
 8000948:	f000 fa89 	bl	8000e5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800094c:	46c0      	nop			@ (mov r8, r8)
 800094e:	46bd      	mov	sp, r7
 8000950:	b002      	add	sp, #8
 8000952:	bd80      	pop	{r7, pc}
 8000954:	40002800 	.word	0x40002800
 8000958:	40021000 	.word	0x40021000

0800095c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800095c:	b590      	push	{r4, r7, lr}
 800095e:	b08b      	sub	sp, #44	@ 0x2c
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000964:	2414      	movs	r4, #20
 8000966:	193b      	adds	r3, r7, r4
 8000968:	0018      	movs	r0, r3
 800096a:	2314      	movs	r3, #20
 800096c:	001a      	movs	r2, r3
 800096e:	2100      	movs	r1, #0
 8000970:	f003 f97a 	bl	8003c68 <memset>
  if(hspi->Instance==SPI1)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a28      	ldr	r2, [pc, #160]	@ (8000a1c <HAL_SPI_MspInit+0xc0>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d14a      	bne.n	8000a14 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800097e:	4b28      	ldr	r3, [pc, #160]	@ (8000a20 <HAL_SPI_MspInit+0xc4>)
 8000980:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000982:	4b27      	ldr	r3, [pc, #156]	@ (8000a20 <HAL_SPI_MspInit+0xc4>)
 8000984:	2180      	movs	r1, #128	@ 0x80
 8000986:	0149      	lsls	r1, r1, #5
 8000988:	430a      	orrs	r2, r1
 800098a:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800098c:	4b24      	ldr	r3, [pc, #144]	@ (8000a20 <HAL_SPI_MspInit+0xc4>)
 800098e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000990:	4b23      	ldr	r3, [pc, #140]	@ (8000a20 <HAL_SPI_MspInit+0xc4>)
 8000992:	2102      	movs	r1, #2
 8000994:	430a      	orrs	r2, r1
 8000996:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000998:	4b21      	ldr	r3, [pc, #132]	@ (8000a20 <HAL_SPI_MspInit+0xc4>)
 800099a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800099c:	2202      	movs	r2, #2
 800099e:	4013      	ands	r3, r2
 80009a0:	613b      	str	r3, [r7, #16]
 80009a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a20 <HAL_SPI_MspInit+0xc4>)
 80009a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009a8:	4b1d      	ldr	r3, [pc, #116]	@ (8000a20 <HAL_SPI_MspInit+0xc4>)
 80009aa:	2101      	movs	r1, #1
 80009ac:	430a      	orrs	r2, r1
 80009ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a20 <HAL_SPI_MspInit+0xc4>)
 80009b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009b4:	2201      	movs	r2, #1
 80009b6:	4013      	ands	r3, r2
 80009b8:	60fb      	str	r3, [r7, #12]
 80009ba:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 80009bc:	193b      	adds	r3, r7, r4
 80009be:	2208      	movs	r2, #8
 80009c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c2:	193b      	adds	r3, r7, r4
 80009c4:	2202      	movs	r2, #2
 80009c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	193b      	adds	r3, r7, r4
 80009ca:	2200      	movs	r2, #0
 80009cc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ce:	193b      	adds	r3, r7, r4
 80009d0:	2203      	movs	r2, #3
 80009d2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80009d4:	193b      	adds	r3, r7, r4
 80009d6:	2200      	movs	r2, #0
 80009d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 80009da:	193b      	adds	r3, r7, r4
 80009dc:	4a11      	ldr	r2, [pc, #68]	@ (8000a24 <HAL_SPI_MspInit+0xc8>)
 80009de:	0019      	movs	r1, r3
 80009e0:	0010      	movs	r0, r2
 80009e2:	f000 fae1 	bl	8000fa8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 80009e6:	0021      	movs	r1, r4
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	22c0      	movs	r2, #192	@ 0xc0
 80009ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ee:	187b      	adds	r3, r7, r1
 80009f0:	2202      	movs	r2, #2
 80009f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009fa:	187b      	adds	r3, r7, r1
 80009fc:	2203      	movs	r2, #3
 80009fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2200      	movs	r2, #0
 8000a04:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a06:	187a      	adds	r2, r7, r1
 8000a08:	23a0      	movs	r3, #160	@ 0xa0
 8000a0a:	05db      	lsls	r3, r3, #23
 8000a0c:	0011      	movs	r1, r2
 8000a0e:	0018      	movs	r0, r3
 8000a10:	f000 faca 	bl	8000fa8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000a14:	46c0      	nop			@ (mov r8, r8)
 8000a16:	46bd      	mov	sp, r7
 8000a18:	b00b      	add	sp, #44	@ 0x2c
 8000a1a:	bd90      	pop	{r4, r7, pc}
 8000a1c:	40013000 	.word	0x40013000
 8000a20:	40021000 	.word	0x40021000
 8000a24:	50000400 	.word	0x50000400

08000a28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a28:	b590      	push	{r4, r7, lr}
 8000a2a:	b089      	sub	sp, #36	@ 0x24
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	240c      	movs	r4, #12
 8000a32:	193b      	adds	r3, r7, r4
 8000a34:	0018      	movs	r0, r3
 8000a36:	2314      	movs	r3, #20
 8000a38:	001a      	movs	r2, r3
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	f003 f914 	bl	8003c68 <memset>
  if(huart->Instance==USART2)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a1c      	ldr	r2, [pc, #112]	@ (8000ab8 <HAL_UART_MspInit+0x90>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d131      	bne.n	8000aae <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000abc <HAL_UART_MspInit+0x94>)
 8000a4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000abc <HAL_UART_MspInit+0x94>)
 8000a50:	2180      	movs	r1, #128	@ 0x80
 8000a52:	0289      	lsls	r1, r1, #10
 8000a54:	430a      	orrs	r2, r1
 8000a56:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a58:	4b18      	ldr	r3, [pc, #96]	@ (8000abc <HAL_UART_MspInit+0x94>)
 8000a5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a5c:	4b17      	ldr	r3, [pc, #92]	@ (8000abc <HAL_UART_MspInit+0x94>)
 8000a5e:	2101      	movs	r1, #1
 8000a60:	430a      	orrs	r2, r1
 8000a62:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a64:	4b15      	ldr	r3, [pc, #84]	@ (8000abc <HAL_UART_MspInit+0x94>)
 8000a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a68:	2201      	movs	r2, #1
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000a70:	0021      	movs	r1, r4
 8000a72:	187b      	adds	r3, r7, r1
 8000a74:	220c      	movs	r2, #12
 8000a76:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	2202      	movs	r2, #2
 8000a7c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	187b      	adds	r3, r7, r1
 8000a80:	2200      	movs	r2, #0
 8000a82:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a84:	187b      	adds	r3, r7, r1
 8000a86:	2203      	movs	r2, #3
 8000a88:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000a8a:	187b      	adds	r3, r7, r1
 8000a8c:	2204      	movs	r2, #4
 8000a8e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a90:	187a      	adds	r2, r7, r1
 8000a92:	23a0      	movs	r3, #160	@ 0xa0
 8000a94:	05db      	lsls	r3, r3, #23
 8000a96:	0011      	movs	r1, r2
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f000 fa85 	bl	8000fa8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	201c      	movs	r0, #28
 8000aa4:	f000 f9c6 	bl	8000e34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000aa8:	201c      	movs	r0, #28
 8000aaa:	f000 f9d8 	bl	8000e5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000aae:	46c0      	nop			@ (mov r8, r8)
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	b009      	add	sp, #36	@ 0x24
 8000ab4:	bd90      	pop	{r4, r7, pc}
 8000ab6:	46c0      	nop			@ (mov r8, r8)
 8000ab8:	40004400 	.word	0x40004400
 8000abc:	40021000 	.word	0x40021000

08000ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ac4:	46c0      	nop			@ (mov r8, r8)
 8000ac6:	e7fd      	b.n	8000ac4 <NMI_Handler+0x4>

08000ac8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000acc:	46c0      	nop			@ (mov r8, r8)
 8000ace:	e7fd      	b.n	8000acc <HardFault_Handler+0x4>

08000ad0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ad4:	46c0      	nop			@ (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}

08000ada <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ada:	b580      	push	{r7, lr}
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ade:	46c0      	nop			@ (mov r8, r8)
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ae8:	f000 f8b8 	bl	8000c5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000aec:	46c0      	nop			@ (mov r8, r8)
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
	...

08000af4 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000af8:	4b03      	ldr	r3, [pc, #12]	@ (8000b08 <RTC_IRQHandler+0x14>)
 8000afa:	0018      	movs	r0, r3
 8000afc:	f001 fe86 	bl	800280c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000b00:	46c0      	nop			@ (mov r8, r8)
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	46c0      	nop			@ (mov r8, r8)
 8000b08:	2000002c 	.word	0x2000002c

08000b0c <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 8000b10:	2001      	movs	r0, #1
 8000b12:	f000 fbe5 	bl	80012e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 8000b16:	2002      	movs	r0, #2
 8000b18:	f000 fbe2 	bl	80012e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000b1c:	46c0      	nop			@ (mov r8, r8)
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}

08000b22 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000b22:	b580      	push	{r7, lr}
 8000b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 8000b26:	2010      	movs	r0, #16
 8000b28:	f000 fbda 	bl	80012e0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 8000b2c:	2380      	movs	r3, #128	@ 0x80
 8000b2e:	019b      	lsls	r3, r3, #6
 8000b30:	0018      	movs	r0, r3
 8000b32:	f000 fbd5 	bl	80012e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000b36:	46c0      	nop			@ (mov r8, r8)
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b40:	4b03      	ldr	r3, [pc, #12]	@ (8000b50 <USART2_IRQHandler+0x14>)
 8000b42:	0018      	movs	r0, r3
 8000b44:	f002 f860 	bl	8002c08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b48:	46c0      	nop			@ (mov r8, r8)
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	46c0      	nop			@ (mov r8, r8)
 8000b50:	200000a8 	.word	0x200000a8

08000b54 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b58:	46c0      	nop			@ (mov r8, r8)
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
	...

08000b60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000b60:	480d      	ldr	r0, [pc, #52]	@ (8000b98 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000b62:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b64:	f7ff fff6 	bl	8000b54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b68:	480c      	ldr	r0, [pc, #48]	@ (8000b9c <LoopForever+0x6>)
  ldr r1, =_edata
 8000b6a:	490d      	ldr	r1, [pc, #52]	@ (8000ba0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba4 <LoopForever+0xe>)
  movs r3, #0
 8000b6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b70:	e002      	b.n	8000b78 <LoopCopyDataInit>

08000b72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b76:	3304      	adds	r3, #4

08000b78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b7c:	d3f9      	bcc.n	8000b72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b80:	4c0a      	ldr	r4, [pc, #40]	@ (8000bac <LoopForever+0x16>)
  movs r3, #0
 8000b82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b84:	e001      	b.n	8000b8a <LoopFillZerobss>

08000b86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b88:	3204      	adds	r2, #4

08000b8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b8c:	d3fb      	bcc.n	8000b86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b8e:	f003 f873 	bl	8003c78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b92:	f7ff fc5b 	bl	800044c <main>

08000b96 <LoopForever>:

LoopForever:
    b LoopForever
 8000b96:	e7fe      	b.n	8000b96 <LoopForever>
   ldr   r0, =_estack
 8000b98:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000ba4:	08003d54 	.word	0x08003d54
  ldr r2, =_sbss
 8000ba8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000bac:	20000134 	.word	0x20000134

08000bb0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bb0:	e7fe      	b.n	8000bb0 <ADC1_COMP_IRQHandler>
	...

08000bb4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bba:	1dfb      	adds	r3, r7, #7
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf0 <HAL_Init+0x3c>)
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf0 <HAL_Init+0x3c>)
 8000bc6:	2140      	movs	r1, #64	@ 0x40
 8000bc8:	430a      	orrs	r2, r1
 8000bca:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bcc:	2000      	movs	r0, #0
 8000bce:	f000 f811 	bl	8000bf4 <HAL_InitTick>
 8000bd2:	1e03      	subs	r3, r0, #0
 8000bd4:	d003      	beq.n	8000bde <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000bd6:	1dfb      	adds	r3, r7, #7
 8000bd8:	2201      	movs	r2, #1
 8000bda:	701a      	strb	r2, [r3, #0]
 8000bdc:	e001      	b.n	8000be2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bde:	f7ff fe89 	bl	80008f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000be2:	1dfb      	adds	r3, r7, #7
 8000be4:	781b      	ldrb	r3, [r3, #0]
}
 8000be6:	0018      	movs	r0, r3
 8000be8:	46bd      	mov	sp, r7
 8000bea:	b002      	add	sp, #8
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	46c0      	nop			@ (mov r8, r8)
 8000bf0:	40022000 	.word	0x40022000

08000bf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bf4:	b590      	push	{r4, r7, lr}
 8000bf6:	b083      	sub	sp, #12
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bfc:	4b14      	ldr	r3, [pc, #80]	@ (8000c50 <HAL_InitTick+0x5c>)
 8000bfe:	681c      	ldr	r4, [r3, #0]
 8000c00:	4b14      	ldr	r3, [pc, #80]	@ (8000c54 <HAL_InitTick+0x60>)
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	0019      	movs	r1, r3
 8000c06:	23fa      	movs	r3, #250	@ 0xfa
 8000c08:	0098      	lsls	r0, r3, #2
 8000c0a:	f7ff fa7d 	bl	8000108 <__udivsi3>
 8000c0e:	0003      	movs	r3, r0
 8000c10:	0019      	movs	r1, r3
 8000c12:	0020      	movs	r0, r4
 8000c14:	f7ff fa78 	bl	8000108 <__udivsi3>
 8000c18:	0003      	movs	r3, r0
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	f000 f92f 	bl	8000e7e <HAL_SYSTICK_Config>
 8000c20:	1e03      	subs	r3, r0, #0
 8000c22:	d001      	beq.n	8000c28 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c24:	2301      	movs	r3, #1
 8000c26:	e00f      	b.n	8000c48 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2b03      	cmp	r3, #3
 8000c2c:	d80b      	bhi.n	8000c46 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c2e:	6879      	ldr	r1, [r7, #4]
 8000c30:	2301      	movs	r3, #1
 8000c32:	425b      	negs	r3, r3
 8000c34:	2200      	movs	r2, #0
 8000c36:	0018      	movs	r0, r3
 8000c38:	f000 f8fc 	bl	8000e34 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c3c:	4b06      	ldr	r3, [pc, #24]	@ (8000c58 <HAL_InitTick+0x64>)
 8000c3e:	687a      	ldr	r2, [r7, #4]
 8000c40:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c42:	2300      	movs	r3, #0
 8000c44:	e000      	b.n	8000c48 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c46:	2301      	movs	r3, #1
}
 8000c48:	0018      	movs	r0, r3
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	b003      	add	sp, #12
 8000c4e:	bd90      	pop	{r4, r7, pc}
 8000c50:	20000000 	.word	0x20000000
 8000c54:	20000008 	.word	0x20000008
 8000c58:	20000004 	.word	0x20000004

08000c5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c60:	4b05      	ldr	r3, [pc, #20]	@ (8000c78 <HAL_IncTick+0x1c>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	001a      	movs	r2, r3
 8000c66:	4b05      	ldr	r3, [pc, #20]	@ (8000c7c <HAL_IncTick+0x20>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	18d2      	adds	r2, r2, r3
 8000c6c:	4b03      	ldr	r3, [pc, #12]	@ (8000c7c <HAL_IncTick+0x20>)
 8000c6e:	601a      	str	r2, [r3, #0]
}
 8000c70:	46c0      	nop			@ (mov r8, r8)
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	46c0      	nop			@ (mov r8, r8)
 8000c78:	20000008 	.word	0x20000008
 8000c7c:	20000130 	.word	0x20000130

08000c80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  return uwTick;
 8000c84:	4b02      	ldr	r3, [pc, #8]	@ (8000c90 <HAL_GetTick+0x10>)
 8000c86:	681b      	ldr	r3, [r3, #0]
}
 8000c88:	0018      	movs	r0, r3
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	46c0      	nop			@ (mov r8, r8)
 8000c90:	20000130 	.word	0x20000130

08000c94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c9c:	f7ff fff0 	bl	8000c80 <HAL_GetTick>
 8000ca0:	0003      	movs	r3, r0
 8000ca2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	3301      	adds	r3, #1
 8000cac:	d005      	beq.n	8000cba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cae:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd8 <HAL_Delay+0x44>)
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	001a      	movs	r2, r3
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	189b      	adds	r3, r3, r2
 8000cb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000cba:	46c0      	nop			@ (mov r8, r8)
 8000cbc:	f7ff ffe0 	bl	8000c80 <HAL_GetTick>
 8000cc0:	0002      	movs	r2, r0
 8000cc2:	68bb      	ldr	r3, [r7, #8]
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	68fa      	ldr	r2, [r7, #12]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d8f7      	bhi.n	8000cbc <HAL_Delay+0x28>
  {
  }
}
 8000ccc:	46c0      	nop			@ (mov r8, r8)
 8000cce:	46c0      	nop			@ (mov r8, r8)
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	b004      	add	sp, #16
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	46c0      	nop			@ (mov r8, r8)
 8000cd8:	20000008 	.word	0x20000008

08000cdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	0002      	movs	r2, r0
 8000ce4:	1dfb      	adds	r3, r7, #7
 8000ce6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ce8:	1dfb      	adds	r3, r7, #7
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	2b7f      	cmp	r3, #127	@ 0x7f
 8000cee:	d809      	bhi.n	8000d04 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cf0:	1dfb      	adds	r3, r7, #7
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	001a      	movs	r2, r3
 8000cf6:	231f      	movs	r3, #31
 8000cf8:	401a      	ands	r2, r3
 8000cfa:	4b04      	ldr	r3, [pc, #16]	@ (8000d0c <__NVIC_EnableIRQ+0x30>)
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	4091      	lsls	r1, r2
 8000d00:	000a      	movs	r2, r1
 8000d02:	601a      	str	r2, [r3, #0]
  }
}
 8000d04:	46c0      	nop			@ (mov r8, r8)
 8000d06:	46bd      	mov	sp, r7
 8000d08:	b002      	add	sp, #8
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	e000e100 	.word	0xe000e100

08000d10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d10:	b590      	push	{r4, r7, lr}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	0002      	movs	r2, r0
 8000d18:	6039      	str	r1, [r7, #0]
 8000d1a:	1dfb      	adds	r3, r7, #7
 8000d1c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d1e:	1dfb      	adds	r3, r7, #7
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d24:	d828      	bhi.n	8000d78 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d26:	4a2f      	ldr	r2, [pc, #188]	@ (8000de4 <__NVIC_SetPriority+0xd4>)
 8000d28:	1dfb      	adds	r3, r7, #7
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	b25b      	sxtb	r3, r3
 8000d2e:	089b      	lsrs	r3, r3, #2
 8000d30:	33c0      	adds	r3, #192	@ 0xc0
 8000d32:	009b      	lsls	r3, r3, #2
 8000d34:	589b      	ldr	r3, [r3, r2]
 8000d36:	1dfa      	adds	r2, r7, #7
 8000d38:	7812      	ldrb	r2, [r2, #0]
 8000d3a:	0011      	movs	r1, r2
 8000d3c:	2203      	movs	r2, #3
 8000d3e:	400a      	ands	r2, r1
 8000d40:	00d2      	lsls	r2, r2, #3
 8000d42:	21ff      	movs	r1, #255	@ 0xff
 8000d44:	4091      	lsls	r1, r2
 8000d46:	000a      	movs	r2, r1
 8000d48:	43d2      	mvns	r2, r2
 8000d4a:	401a      	ands	r2, r3
 8000d4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	019b      	lsls	r3, r3, #6
 8000d52:	22ff      	movs	r2, #255	@ 0xff
 8000d54:	401a      	ands	r2, r3
 8000d56:	1dfb      	adds	r3, r7, #7
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	0018      	movs	r0, r3
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	4003      	ands	r3, r0
 8000d60:	00db      	lsls	r3, r3, #3
 8000d62:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d64:	481f      	ldr	r0, [pc, #124]	@ (8000de4 <__NVIC_SetPriority+0xd4>)
 8000d66:	1dfb      	adds	r3, r7, #7
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	b25b      	sxtb	r3, r3
 8000d6c:	089b      	lsrs	r3, r3, #2
 8000d6e:	430a      	orrs	r2, r1
 8000d70:	33c0      	adds	r3, #192	@ 0xc0
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d76:	e031      	b.n	8000ddc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d78:	4a1b      	ldr	r2, [pc, #108]	@ (8000de8 <__NVIC_SetPriority+0xd8>)
 8000d7a:	1dfb      	adds	r3, r7, #7
 8000d7c:	781b      	ldrb	r3, [r3, #0]
 8000d7e:	0019      	movs	r1, r3
 8000d80:	230f      	movs	r3, #15
 8000d82:	400b      	ands	r3, r1
 8000d84:	3b08      	subs	r3, #8
 8000d86:	089b      	lsrs	r3, r3, #2
 8000d88:	3306      	adds	r3, #6
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	18d3      	adds	r3, r2, r3
 8000d8e:	3304      	adds	r3, #4
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	1dfa      	adds	r2, r7, #7
 8000d94:	7812      	ldrb	r2, [r2, #0]
 8000d96:	0011      	movs	r1, r2
 8000d98:	2203      	movs	r2, #3
 8000d9a:	400a      	ands	r2, r1
 8000d9c:	00d2      	lsls	r2, r2, #3
 8000d9e:	21ff      	movs	r1, #255	@ 0xff
 8000da0:	4091      	lsls	r1, r2
 8000da2:	000a      	movs	r2, r1
 8000da4:	43d2      	mvns	r2, r2
 8000da6:	401a      	ands	r2, r3
 8000da8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	019b      	lsls	r3, r3, #6
 8000dae:	22ff      	movs	r2, #255	@ 0xff
 8000db0:	401a      	ands	r2, r3
 8000db2:	1dfb      	adds	r3, r7, #7
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	0018      	movs	r0, r3
 8000db8:	2303      	movs	r3, #3
 8000dba:	4003      	ands	r3, r0
 8000dbc:	00db      	lsls	r3, r3, #3
 8000dbe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dc0:	4809      	ldr	r0, [pc, #36]	@ (8000de8 <__NVIC_SetPriority+0xd8>)
 8000dc2:	1dfb      	adds	r3, r7, #7
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	001c      	movs	r4, r3
 8000dc8:	230f      	movs	r3, #15
 8000dca:	4023      	ands	r3, r4
 8000dcc:	3b08      	subs	r3, #8
 8000dce:	089b      	lsrs	r3, r3, #2
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	3306      	adds	r3, #6
 8000dd4:	009b      	lsls	r3, r3, #2
 8000dd6:	18c3      	adds	r3, r0, r3
 8000dd8:	3304      	adds	r3, #4
 8000dda:	601a      	str	r2, [r3, #0]
}
 8000ddc:	46c0      	nop			@ (mov r8, r8)
 8000dde:	46bd      	mov	sp, r7
 8000de0:	b003      	add	sp, #12
 8000de2:	bd90      	pop	{r4, r7, pc}
 8000de4:	e000e100 	.word	0xe000e100
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	1e5a      	subs	r2, r3, #1
 8000df8:	2380      	movs	r3, #128	@ 0x80
 8000dfa:	045b      	lsls	r3, r3, #17
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d301      	bcc.n	8000e04 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e00:	2301      	movs	r3, #1
 8000e02:	e010      	b.n	8000e26 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e04:	4b0a      	ldr	r3, [pc, #40]	@ (8000e30 <SysTick_Config+0x44>)
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	3a01      	subs	r2, #1
 8000e0a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	425b      	negs	r3, r3
 8000e10:	2103      	movs	r1, #3
 8000e12:	0018      	movs	r0, r3
 8000e14:	f7ff ff7c 	bl	8000d10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e18:	4b05      	ldr	r3, [pc, #20]	@ (8000e30 <SysTick_Config+0x44>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e1e:	4b04      	ldr	r3, [pc, #16]	@ (8000e30 <SysTick_Config+0x44>)
 8000e20:	2207      	movs	r2, #7
 8000e22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	0018      	movs	r0, r3
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	b002      	add	sp, #8
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	46c0      	nop			@ (mov r8, r8)
 8000e30:	e000e010 	.word	0xe000e010

08000e34 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	60b9      	str	r1, [r7, #8]
 8000e3c:	607a      	str	r2, [r7, #4]
 8000e3e:	210f      	movs	r1, #15
 8000e40:	187b      	adds	r3, r7, r1
 8000e42:	1c02      	adds	r2, r0, #0
 8000e44:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e46:	68ba      	ldr	r2, [r7, #8]
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	b25b      	sxtb	r3, r3
 8000e4e:	0011      	movs	r1, r2
 8000e50:	0018      	movs	r0, r3
 8000e52:	f7ff ff5d 	bl	8000d10 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8000e56:	46c0      	nop			@ (mov r8, r8)
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	b004      	add	sp, #16
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b082      	sub	sp, #8
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	0002      	movs	r2, r0
 8000e66:	1dfb      	adds	r3, r7, #7
 8000e68:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e6a:	1dfb      	adds	r3, r7, #7
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	b25b      	sxtb	r3, r3
 8000e70:	0018      	movs	r0, r3
 8000e72:	f7ff ff33 	bl	8000cdc <__NVIC_EnableIRQ>
}
 8000e76:	46c0      	nop			@ (mov r8, r8)
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	b002      	add	sp, #8
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b082      	sub	sp, #8
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	0018      	movs	r0, r3
 8000e8a:	f7ff ffaf 	bl	8000dec <SysTick_Config>
 8000e8e:	0003      	movs	r3, r0
}
 8000e90:	0018      	movs	r0, r3
 8000e92:	46bd      	mov	sp, r7
 8000e94:	b002      	add	sp, #8
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ea0:	230f      	movs	r3, #15
 8000ea2:	18fb      	adds	r3, r7, r3
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2225      	movs	r2, #37	@ 0x25
 8000eac:	5c9b      	ldrb	r3, [r3, r2]
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d008      	beq.n	8000ec6 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2204      	movs	r2, #4
 8000eb8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2224      	movs	r2, #36	@ 0x24
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	e024      	b.n	8000f10 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	210e      	movs	r1, #14
 8000ed2:	438a      	bics	r2, r1
 8000ed4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2101      	movs	r1, #1
 8000ee2:	438a      	bics	r2, r1
 8000ee4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eea:	221c      	movs	r2, #28
 8000eec:	401a      	ands	r2, r3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	4091      	lsls	r1, r2
 8000ef6:	000a      	movs	r2, r1
 8000ef8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2225      	movs	r2, #37	@ 0x25
 8000efe:	2101      	movs	r1, #1
 8000f00:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2224      	movs	r2, #36	@ 0x24
 8000f06:	2100      	movs	r1, #0
 8000f08:	5499      	strb	r1, [r3, r2]

    return status;
 8000f0a:	230f      	movs	r3, #15
 8000f0c:	18fb      	adds	r3, r7, r3
 8000f0e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8000f10:	0018      	movs	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	b004      	add	sp, #16
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f20:	210f      	movs	r1, #15
 8000f22:	187b      	adds	r3, r7, r1
 8000f24:	2200      	movs	r2, #0
 8000f26:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	2225      	movs	r2, #37	@ 0x25
 8000f2c:	5c9b      	ldrb	r3, [r3, r2]
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	2b02      	cmp	r3, #2
 8000f32:	d006      	beq.n	8000f42 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	2204      	movs	r2, #4
 8000f38:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8000f3a:	187b      	adds	r3, r7, r1
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	701a      	strb	r2, [r3, #0]
 8000f40:	e02a      	b.n	8000f98 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	210e      	movs	r1, #14
 8000f4e:	438a      	bics	r2, r1
 8000f50:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	438a      	bics	r2, r1
 8000f60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f66:	221c      	movs	r2, #28
 8000f68:	401a      	ands	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6e:	2101      	movs	r1, #1
 8000f70:	4091      	lsls	r1, r2
 8000f72:	000a      	movs	r2, r1
 8000f74:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2225      	movs	r2, #37	@ 0x25
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2224      	movs	r2, #36	@ 0x24
 8000f82:	2100      	movs	r1, #0
 8000f84:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d004      	beq.n	8000f98 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	0010      	movs	r0, r2
 8000f96:	4798      	blx	r3
    }
  }
  return status;
 8000f98:	230f      	movs	r3, #15
 8000f9a:	18fb      	adds	r3, r7, r3
 8000f9c:	781b      	ldrb	r3, [r3, #0]
}
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	b004      	add	sp, #16
 8000fa4:	bd80      	pop	{r7, pc}
	...

08000fa8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000fbe:	e155      	b.n	800126c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	697a      	ldr	r2, [r7, #20]
 8000fc8:	4091      	lsls	r1, r2
 8000fca:	000a      	movs	r2, r1
 8000fcc:	4013      	ands	r3, r2
 8000fce:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d100      	bne.n	8000fd8 <HAL_GPIO_Init+0x30>
 8000fd6:	e146      	b.n	8001266 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	2203      	movs	r2, #3
 8000fde:	4013      	ands	r3, r2
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d005      	beq.n	8000ff0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	2203      	movs	r2, #3
 8000fea:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	d130      	bne.n	8001052 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	2203      	movs	r2, #3
 8000ffc:	409a      	lsls	r2, r3
 8000ffe:	0013      	movs	r3, r2
 8001000:	43da      	mvns	r2, r3
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	4013      	ands	r3, r2
 8001006:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	68da      	ldr	r2, [r3, #12]
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	409a      	lsls	r2, r3
 8001012:	0013      	movs	r3, r2
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	4313      	orrs	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001026:	2201      	movs	r2, #1
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	409a      	lsls	r2, r3
 800102c:	0013      	movs	r3, r2
 800102e:	43da      	mvns	r2, r3
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	4013      	ands	r3, r2
 8001034:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	091b      	lsrs	r3, r3, #4
 800103c:	2201      	movs	r2, #1
 800103e:	401a      	ands	r2, r3
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	409a      	lsls	r2, r3
 8001044:	0013      	movs	r3, r2
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	4313      	orrs	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	693a      	ldr	r2, [r7, #16]
 8001050:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	2203      	movs	r2, #3
 8001058:	4013      	ands	r3, r2
 800105a:	2b03      	cmp	r3, #3
 800105c:	d017      	beq.n	800108e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	68db      	ldr	r3, [r3, #12]
 8001062:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	2203      	movs	r2, #3
 800106a:	409a      	lsls	r2, r3
 800106c:	0013      	movs	r3, r2
 800106e:	43da      	mvns	r2, r3
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	4013      	ands	r3, r2
 8001074:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	689a      	ldr	r2, [r3, #8]
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	005b      	lsls	r3, r3, #1
 800107e:	409a      	lsls	r2, r3
 8001080:	0013      	movs	r3, r2
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	4313      	orrs	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	2203      	movs	r2, #3
 8001094:	4013      	ands	r3, r2
 8001096:	2b02      	cmp	r3, #2
 8001098:	d123      	bne.n	80010e2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	08da      	lsrs	r2, r3, #3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	3208      	adds	r2, #8
 80010a2:	0092      	lsls	r2, r2, #2
 80010a4:	58d3      	ldr	r3, [r2, r3]
 80010a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	2207      	movs	r2, #7
 80010ac:	4013      	ands	r3, r2
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	220f      	movs	r2, #15
 80010b2:	409a      	lsls	r2, r3
 80010b4:	0013      	movs	r3, r2
 80010b6:	43da      	mvns	r2, r3
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	4013      	ands	r3, r2
 80010bc:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	691a      	ldr	r2, [r3, #16]
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	2107      	movs	r1, #7
 80010c6:	400b      	ands	r3, r1
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	409a      	lsls	r2, r3
 80010cc:	0013      	movs	r3, r2
 80010ce:	693a      	ldr	r2, [r7, #16]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80010d4:	697b      	ldr	r3, [r7, #20]
 80010d6:	08da      	lsrs	r2, r3, #3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	3208      	adds	r2, #8
 80010dc:	0092      	lsls	r2, r2, #2
 80010de:	6939      	ldr	r1, [r7, #16]
 80010e0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	2203      	movs	r2, #3
 80010ee:	409a      	lsls	r2, r3
 80010f0:	0013      	movs	r3, r2
 80010f2:	43da      	mvns	r2, r3
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	4013      	ands	r3, r2
 80010f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	2203      	movs	r2, #3
 8001100:	401a      	ands	r2, r3
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	409a      	lsls	r2, r3
 8001108:	0013      	movs	r3, r2
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	4313      	orrs	r3, r2
 800110e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	685a      	ldr	r2, [r3, #4]
 800111a:	23c0      	movs	r3, #192	@ 0xc0
 800111c:	029b      	lsls	r3, r3, #10
 800111e:	4013      	ands	r3, r2
 8001120:	d100      	bne.n	8001124 <HAL_GPIO_Init+0x17c>
 8001122:	e0a0      	b.n	8001266 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001124:	4b57      	ldr	r3, [pc, #348]	@ (8001284 <HAL_GPIO_Init+0x2dc>)
 8001126:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001128:	4b56      	ldr	r3, [pc, #344]	@ (8001284 <HAL_GPIO_Init+0x2dc>)
 800112a:	2101      	movs	r1, #1
 800112c:	430a      	orrs	r2, r1
 800112e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001130:	4a55      	ldr	r2, [pc, #340]	@ (8001288 <HAL_GPIO_Init+0x2e0>)
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	089b      	lsrs	r3, r3, #2
 8001136:	3302      	adds	r3, #2
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	589b      	ldr	r3, [r3, r2]
 800113c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	2203      	movs	r2, #3
 8001142:	4013      	ands	r3, r2
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	220f      	movs	r2, #15
 8001148:	409a      	lsls	r2, r3
 800114a:	0013      	movs	r3, r2
 800114c:	43da      	mvns	r2, r3
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	4013      	ands	r3, r2
 8001152:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	23a0      	movs	r3, #160	@ 0xa0
 8001158:	05db      	lsls	r3, r3, #23
 800115a:	429a      	cmp	r2, r3
 800115c:	d01f      	beq.n	800119e <HAL_GPIO_Init+0x1f6>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a4a      	ldr	r2, [pc, #296]	@ (800128c <HAL_GPIO_Init+0x2e4>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d019      	beq.n	800119a <HAL_GPIO_Init+0x1f2>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a49      	ldr	r2, [pc, #292]	@ (8001290 <HAL_GPIO_Init+0x2e8>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d013      	beq.n	8001196 <HAL_GPIO_Init+0x1ee>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4a48      	ldr	r2, [pc, #288]	@ (8001294 <HAL_GPIO_Init+0x2ec>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d00d      	beq.n	8001192 <HAL_GPIO_Init+0x1ea>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4a47      	ldr	r2, [pc, #284]	@ (8001298 <HAL_GPIO_Init+0x2f0>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d007      	beq.n	800118e <HAL_GPIO_Init+0x1e6>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4a46      	ldr	r2, [pc, #280]	@ (800129c <HAL_GPIO_Init+0x2f4>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d101      	bne.n	800118a <HAL_GPIO_Init+0x1e2>
 8001186:	2305      	movs	r3, #5
 8001188:	e00a      	b.n	80011a0 <HAL_GPIO_Init+0x1f8>
 800118a:	2306      	movs	r3, #6
 800118c:	e008      	b.n	80011a0 <HAL_GPIO_Init+0x1f8>
 800118e:	2304      	movs	r3, #4
 8001190:	e006      	b.n	80011a0 <HAL_GPIO_Init+0x1f8>
 8001192:	2303      	movs	r3, #3
 8001194:	e004      	b.n	80011a0 <HAL_GPIO_Init+0x1f8>
 8001196:	2302      	movs	r3, #2
 8001198:	e002      	b.n	80011a0 <HAL_GPIO_Init+0x1f8>
 800119a:	2301      	movs	r3, #1
 800119c:	e000      	b.n	80011a0 <HAL_GPIO_Init+0x1f8>
 800119e:	2300      	movs	r3, #0
 80011a0:	697a      	ldr	r2, [r7, #20]
 80011a2:	2103      	movs	r1, #3
 80011a4:	400a      	ands	r2, r1
 80011a6:	0092      	lsls	r2, r2, #2
 80011a8:	4093      	lsls	r3, r2
 80011aa:	693a      	ldr	r2, [r7, #16]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011b0:	4935      	ldr	r1, [pc, #212]	@ (8001288 <HAL_GPIO_Init+0x2e0>)
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	089b      	lsrs	r3, r3, #2
 80011b6:	3302      	adds	r3, #2
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011be:	4b38      	ldr	r3, [pc, #224]	@ (80012a0 <HAL_GPIO_Init+0x2f8>)
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	43da      	mvns	r2, r3
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	4013      	ands	r3, r2
 80011cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	685a      	ldr	r2, [r3, #4]
 80011d2:	2380      	movs	r3, #128	@ 0x80
 80011d4:	035b      	lsls	r3, r3, #13
 80011d6:	4013      	ands	r3, r2
 80011d8:	d003      	beq.n	80011e2 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	4313      	orrs	r3, r2
 80011e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80011e2:	4b2f      	ldr	r3, [pc, #188]	@ (80012a0 <HAL_GPIO_Init+0x2f8>)
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80011e8:	4b2d      	ldr	r3, [pc, #180]	@ (80012a0 <HAL_GPIO_Init+0x2f8>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	43da      	mvns	r2, r3
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	4013      	ands	r3, r2
 80011f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685a      	ldr	r2, [r3, #4]
 80011fc:	2380      	movs	r3, #128	@ 0x80
 80011fe:	039b      	lsls	r3, r3, #14
 8001200:	4013      	ands	r3, r2
 8001202:	d003      	beq.n	800120c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	4313      	orrs	r3, r2
 800120a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800120c:	4b24      	ldr	r3, [pc, #144]	@ (80012a0 <HAL_GPIO_Init+0x2f8>)
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001212:	4b23      	ldr	r3, [pc, #140]	@ (80012a0 <HAL_GPIO_Init+0x2f8>)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	43da      	mvns	r2, r3
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	4013      	ands	r3, r2
 8001220:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	2380      	movs	r3, #128	@ 0x80
 8001228:	029b      	lsls	r3, r3, #10
 800122a:	4013      	ands	r3, r2
 800122c:	d003      	beq.n	8001236 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	4313      	orrs	r3, r2
 8001234:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001236:	4b1a      	ldr	r3, [pc, #104]	@ (80012a0 <HAL_GPIO_Init+0x2f8>)
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800123c:	4b18      	ldr	r3, [pc, #96]	@ (80012a0 <HAL_GPIO_Init+0x2f8>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	43da      	mvns	r2, r3
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	4013      	ands	r3, r2
 800124a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	685a      	ldr	r2, [r3, #4]
 8001250:	2380      	movs	r3, #128	@ 0x80
 8001252:	025b      	lsls	r3, r3, #9
 8001254:	4013      	ands	r3, r2
 8001256:	d003      	beq.n	8001260 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	4313      	orrs	r3, r2
 800125e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001260:	4b0f      	ldr	r3, [pc, #60]	@ (80012a0 <HAL_GPIO_Init+0x2f8>)
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	3301      	adds	r3, #1
 800126a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	40da      	lsrs	r2, r3
 8001274:	1e13      	subs	r3, r2, #0
 8001276:	d000      	beq.n	800127a <HAL_GPIO_Init+0x2d2>
 8001278:	e6a2      	b.n	8000fc0 <HAL_GPIO_Init+0x18>
  }
}
 800127a:	46c0      	nop			@ (mov r8, r8)
 800127c:	46c0      	nop			@ (mov r8, r8)
 800127e:	46bd      	mov	sp, r7
 8001280:	b006      	add	sp, #24
 8001282:	bd80      	pop	{r7, pc}
 8001284:	40021000 	.word	0x40021000
 8001288:	40010000 	.word	0x40010000
 800128c:	50000400 	.word	0x50000400
 8001290:	50000800 	.word	0x50000800
 8001294:	50000c00 	.word	0x50000c00
 8001298:	50001000 	.word	0x50001000
 800129c:	50001c00 	.word	0x50001c00
 80012a0:	40010400 	.word	0x40010400

080012a4 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	0008      	movs	r0, r1
 80012ae:	0011      	movs	r1, r2
 80012b0:	1cbb      	adds	r3, r7, #2
 80012b2:	1c02      	adds	r2, r0, #0
 80012b4:	801a      	strh	r2, [r3, #0]
 80012b6:	1c7b      	adds	r3, r7, #1
 80012b8:	1c0a      	adds	r2, r1, #0
 80012ba:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012bc:	1c7b      	adds	r3, r7, #1
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d004      	beq.n	80012ce <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012c4:	1cbb      	adds	r3, r7, #2
 80012c6:	881a      	ldrh	r2, [r3, #0]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80012cc:	e003      	b.n	80012d6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80012ce:	1cbb      	adds	r3, r7, #2
 80012d0:	881a      	ldrh	r2, [r3, #0]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80012d6:	46c0      	nop			@ (mov r8, r8)
 80012d8:	46bd      	mov	sp, r7
 80012da:	b002      	add	sp, #8
 80012dc:	bd80      	pop	{r7, pc}
	...

080012e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	0002      	movs	r2, r0
 80012e8:	1dbb      	adds	r3, r7, #6
 80012ea:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80012ec:	4b09      	ldr	r3, [pc, #36]	@ (8001314 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80012ee:	695b      	ldr	r3, [r3, #20]
 80012f0:	1dba      	adds	r2, r7, #6
 80012f2:	8812      	ldrh	r2, [r2, #0]
 80012f4:	4013      	ands	r3, r2
 80012f6:	d008      	beq.n	800130a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80012f8:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80012fa:	1dba      	adds	r2, r7, #6
 80012fc:	8812      	ldrh	r2, [r2, #0]
 80012fe:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001300:	1dbb      	adds	r3, r7, #6
 8001302:	881b      	ldrh	r3, [r3, #0]
 8001304:	0018      	movs	r0, r3
 8001306:	f000 f807 	bl	8001318 <HAL_GPIO_EXTI_Callback>
  }
}
 800130a:	46c0      	nop			@ (mov r8, r8)
 800130c:	46bd      	mov	sp, r7
 800130e:	b002      	add	sp, #8
 8001310:	bd80      	pop	{r7, pc}
 8001312:	46c0      	nop			@ (mov r8, r8)
 8001314:	40010400 	.word	0x40010400

08001318 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	0002      	movs	r2, r0
 8001320:	1dbb      	adds	r3, r7, #6
 8001322:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001324:	46c0      	nop			@ (mov r8, r8)
 8001326:	46bd      	mov	sp, r7
 8001328:	b002      	add	sp, #8
 800132a:	bd80      	pop	{r7, pc}

0800132c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800132c:	b5b0      	push	{r4, r5, r7, lr}
 800132e:	b08a      	sub	sp, #40	@ 0x28
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d102      	bne.n	8001340 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	f000 fbbf 	bl	8001abe <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001340:	4bc9      	ldr	r3, [pc, #804]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	220c      	movs	r2, #12
 8001346:	4013      	ands	r3, r2
 8001348:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800134a:	4bc7      	ldr	r3, [pc, #796]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 800134c:	68da      	ldr	r2, [r3, #12]
 800134e:	2380      	movs	r3, #128	@ 0x80
 8001350:	025b      	lsls	r3, r3, #9
 8001352:	4013      	ands	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2201      	movs	r2, #1
 800135c:	4013      	ands	r3, r2
 800135e:	d100      	bne.n	8001362 <HAL_RCC_OscConfig+0x36>
 8001360:	e07e      	b.n	8001460 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	2b08      	cmp	r3, #8
 8001366:	d007      	beq.n	8001378 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	2b0c      	cmp	r3, #12
 800136c:	d112      	bne.n	8001394 <HAL_RCC_OscConfig+0x68>
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	2380      	movs	r3, #128	@ 0x80
 8001372:	025b      	lsls	r3, r3, #9
 8001374:	429a      	cmp	r2, r3
 8001376:	d10d      	bne.n	8001394 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001378:	4bbb      	ldr	r3, [pc, #748]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	2380      	movs	r3, #128	@ 0x80
 800137e:	029b      	lsls	r3, r3, #10
 8001380:	4013      	ands	r3, r2
 8001382:	d100      	bne.n	8001386 <HAL_RCC_OscConfig+0x5a>
 8001384:	e06b      	b.n	800145e <HAL_RCC_OscConfig+0x132>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d167      	bne.n	800145e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	f000 fb95 	bl	8001abe <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685a      	ldr	r2, [r3, #4]
 8001398:	2380      	movs	r3, #128	@ 0x80
 800139a:	025b      	lsls	r3, r3, #9
 800139c:	429a      	cmp	r2, r3
 800139e:	d107      	bne.n	80013b0 <HAL_RCC_OscConfig+0x84>
 80013a0:	4bb1      	ldr	r3, [pc, #708]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	4bb0      	ldr	r3, [pc, #704]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80013a6:	2180      	movs	r1, #128	@ 0x80
 80013a8:	0249      	lsls	r1, r1, #9
 80013aa:	430a      	orrs	r2, r1
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	e027      	b.n	8001400 <HAL_RCC_OscConfig+0xd4>
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685a      	ldr	r2, [r3, #4]
 80013b4:	23a0      	movs	r3, #160	@ 0xa0
 80013b6:	02db      	lsls	r3, r3, #11
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d10e      	bne.n	80013da <HAL_RCC_OscConfig+0xae>
 80013bc:	4baa      	ldr	r3, [pc, #680]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	4ba9      	ldr	r3, [pc, #676]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80013c2:	2180      	movs	r1, #128	@ 0x80
 80013c4:	02c9      	lsls	r1, r1, #11
 80013c6:	430a      	orrs	r2, r1
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	4ba7      	ldr	r3, [pc, #668]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	4ba6      	ldr	r3, [pc, #664]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80013d0:	2180      	movs	r1, #128	@ 0x80
 80013d2:	0249      	lsls	r1, r1, #9
 80013d4:	430a      	orrs	r2, r1
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	e012      	b.n	8001400 <HAL_RCC_OscConfig+0xd4>
 80013da:	4ba3      	ldr	r3, [pc, #652]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	4ba2      	ldr	r3, [pc, #648]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80013e0:	49a2      	ldr	r1, [pc, #648]	@ (800166c <HAL_RCC_OscConfig+0x340>)
 80013e2:	400a      	ands	r2, r1
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	4ba0      	ldr	r3, [pc, #640]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	2380      	movs	r3, #128	@ 0x80
 80013ec:	025b      	lsls	r3, r3, #9
 80013ee:	4013      	ands	r3, r2
 80013f0:	60fb      	str	r3, [r7, #12]
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	4b9c      	ldr	r3, [pc, #624]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	4b9b      	ldr	r3, [pc, #620]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80013fa:	499d      	ldr	r1, [pc, #628]	@ (8001670 <HAL_RCC_OscConfig+0x344>)
 80013fc:	400a      	ands	r2, r1
 80013fe:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d015      	beq.n	8001434 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001408:	f7ff fc3a 	bl	8000c80 <HAL_GetTick>
 800140c:	0003      	movs	r3, r0
 800140e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001410:	e009      	b.n	8001426 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001412:	f7ff fc35 	bl	8000c80 <HAL_GetTick>
 8001416:	0002      	movs	r2, r0
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	2b64      	cmp	r3, #100	@ 0x64
 800141e:	d902      	bls.n	8001426 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001420:	2303      	movs	r3, #3
 8001422:	f000 fb4c 	bl	8001abe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001426:	4b90      	ldr	r3, [pc, #576]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	2380      	movs	r3, #128	@ 0x80
 800142c:	029b      	lsls	r3, r3, #10
 800142e:	4013      	ands	r3, r2
 8001430:	d0ef      	beq.n	8001412 <HAL_RCC_OscConfig+0xe6>
 8001432:	e015      	b.n	8001460 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001434:	f7ff fc24 	bl	8000c80 <HAL_GetTick>
 8001438:	0003      	movs	r3, r0
 800143a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800143c:	e008      	b.n	8001450 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800143e:	f7ff fc1f 	bl	8000c80 <HAL_GetTick>
 8001442:	0002      	movs	r2, r0
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	2b64      	cmp	r3, #100	@ 0x64
 800144a:	d901      	bls.n	8001450 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800144c:	2303      	movs	r3, #3
 800144e:	e336      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001450:	4b85      	ldr	r3, [pc, #532]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	2380      	movs	r3, #128	@ 0x80
 8001456:	029b      	lsls	r3, r3, #10
 8001458:	4013      	ands	r3, r2
 800145a:	d1f0      	bne.n	800143e <HAL_RCC_OscConfig+0x112>
 800145c:	e000      	b.n	8001460 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800145e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2202      	movs	r2, #2
 8001466:	4013      	ands	r3, r2
 8001468:	d100      	bne.n	800146c <HAL_RCC_OscConfig+0x140>
 800146a:	e099      	b.n	80015a0 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001474:	2220      	movs	r2, #32
 8001476:	4013      	ands	r3, r2
 8001478:	d009      	beq.n	800148e <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800147a:	4b7b      	ldr	r3, [pc, #492]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	4b7a      	ldr	r3, [pc, #488]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 8001480:	2120      	movs	r1, #32
 8001482:	430a      	orrs	r2, r1
 8001484:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001488:	2220      	movs	r2, #32
 800148a:	4393      	bics	r3, r2
 800148c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800148e:	69fb      	ldr	r3, [r7, #28]
 8001490:	2b04      	cmp	r3, #4
 8001492:	d005      	beq.n	80014a0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	2b0c      	cmp	r3, #12
 8001498:	d13e      	bne.n	8001518 <HAL_RCC_OscConfig+0x1ec>
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d13b      	bne.n	8001518 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80014a0:	4b71      	ldr	r3, [pc, #452]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2204      	movs	r2, #4
 80014a6:	4013      	ands	r3, r2
 80014a8:	d004      	beq.n	80014b4 <HAL_RCC_OscConfig+0x188>
 80014aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d101      	bne.n	80014b4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e304      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014b4:	4b6c      	ldr	r3, [pc, #432]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	4a6e      	ldr	r2, [pc, #440]	@ (8001674 <HAL_RCC_OscConfig+0x348>)
 80014ba:	4013      	ands	r3, r2
 80014bc:	0019      	movs	r1, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	021a      	lsls	r2, r3, #8
 80014c4:	4b68      	ldr	r3, [pc, #416]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80014c6:	430a      	orrs	r2, r1
 80014c8:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80014ca:	4b67      	ldr	r3, [pc, #412]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2209      	movs	r2, #9
 80014d0:	4393      	bics	r3, r2
 80014d2:	0019      	movs	r1, r3
 80014d4:	4b64      	ldr	r3, [pc, #400]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80014d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014d8:	430a      	orrs	r2, r1
 80014da:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80014dc:	f000 fc42 	bl	8001d64 <HAL_RCC_GetSysClockFreq>
 80014e0:	0001      	movs	r1, r0
 80014e2:	4b61      	ldr	r3, [pc, #388]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	091b      	lsrs	r3, r3, #4
 80014e8:	220f      	movs	r2, #15
 80014ea:	4013      	ands	r3, r2
 80014ec:	4a62      	ldr	r2, [pc, #392]	@ (8001678 <HAL_RCC_OscConfig+0x34c>)
 80014ee:	5cd3      	ldrb	r3, [r2, r3]
 80014f0:	000a      	movs	r2, r1
 80014f2:	40da      	lsrs	r2, r3
 80014f4:	4b61      	ldr	r3, [pc, #388]	@ (800167c <HAL_RCC_OscConfig+0x350>)
 80014f6:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80014f8:	4b61      	ldr	r3, [pc, #388]	@ (8001680 <HAL_RCC_OscConfig+0x354>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2513      	movs	r5, #19
 80014fe:	197c      	adds	r4, r7, r5
 8001500:	0018      	movs	r0, r3
 8001502:	f7ff fb77 	bl	8000bf4 <HAL_InitTick>
 8001506:	0003      	movs	r3, r0
 8001508:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800150a:	197b      	adds	r3, r7, r5
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d046      	beq.n	80015a0 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8001512:	197b      	adds	r3, r7, r5
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	e2d2      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800151a:	2b00      	cmp	r3, #0
 800151c:	d027      	beq.n	800156e <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800151e:	4b52      	ldr	r3, [pc, #328]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2209      	movs	r2, #9
 8001524:	4393      	bics	r3, r2
 8001526:	0019      	movs	r1, r3
 8001528:	4b4f      	ldr	r3, [pc, #316]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 800152a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800152c:	430a      	orrs	r2, r1
 800152e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001530:	f7ff fba6 	bl	8000c80 <HAL_GetTick>
 8001534:	0003      	movs	r3, r0
 8001536:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001538:	e008      	b.n	800154c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800153a:	f7ff fba1 	bl	8000c80 <HAL_GetTick>
 800153e:	0002      	movs	r2, r0
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	2b02      	cmp	r3, #2
 8001546:	d901      	bls.n	800154c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001548:	2303      	movs	r3, #3
 800154a:	e2b8      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800154c:	4b46      	ldr	r3, [pc, #280]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2204      	movs	r2, #4
 8001552:	4013      	ands	r3, r2
 8001554:	d0f1      	beq.n	800153a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001556:	4b44      	ldr	r3, [pc, #272]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	4a46      	ldr	r2, [pc, #280]	@ (8001674 <HAL_RCC_OscConfig+0x348>)
 800155c:	4013      	ands	r3, r2
 800155e:	0019      	movs	r1, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	691b      	ldr	r3, [r3, #16]
 8001564:	021a      	lsls	r2, r3, #8
 8001566:	4b40      	ldr	r3, [pc, #256]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 8001568:	430a      	orrs	r2, r1
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	e018      	b.n	80015a0 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800156e:	4b3e      	ldr	r3, [pc, #248]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	4b3d      	ldr	r3, [pc, #244]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 8001574:	2101      	movs	r1, #1
 8001576:	438a      	bics	r2, r1
 8001578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800157a:	f7ff fb81 	bl	8000c80 <HAL_GetTick>
 800157e:	0003      	movs	r3, r0
 8001580:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001584:	f7ff fb7c 	bl	8000c80 <HAL_GetTick>
 8001588:	0002      	movs	r2, r0
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b02      	cmp	r3, #2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e293      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001596:	4b34      	ldr	r3, [pc, #208]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2204      	movs	r2, #4
 800159c:	4013      	ands	r3, r2
 800159e:	d1f1      	bne.n	8001584 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2210      	movs	r2, #16
 80015a6:	4013      	ands	r3, r2
 80015a8:	d100      	bne.n	80015ac <HAL_RCC_OscConfig+0x280>
 80015aa:	e0a2      	b.n	80016f2 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d140      	bne.n	8001634 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015b2:	4b2d      	ldr	r3, [pc, #180]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	2380      	movs	r3, #128	@ 0x80
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	4013      	ands	r3, r2
 80015bc:	d005      	beq.n	80015ca <HAL_RCC_OscConfig+0x29e>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	69db      	ldr	r3, [r3, #28]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d101      	bne.n	80015ca <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e279      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015ca:	4b27      	ldr	r3, [pc, #156]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	4a2d      	ldr	r2, [pc, #180]	@ (8001684 <HAL_RCC_OscConfig+0x358>)
 80015d0:	4013      	ands	r3, r2
 80015d2:	0019      	movs	r1, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015d8:	4b23      	ldr	r3, [pc, #140]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80015da:	430a      	orrs	r2, r1
 80015dc:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015de:	4b22      	ldr	r3, [pc, #136]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	021b      	lsls	r3, r3, #8
 80015e4:	0a19      	lsrs	r1, r3, #8
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a1b      	ldr	r3, [r3, #32]
 80015ea:	061a      	lsls	r2, r3, #24
 80015ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 80015ee:	430a      	orrs	r2, r1
 80015f0:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f6:	0b5b      	lsrs	r3, r3, #13
 80015f8:	3301      	adds	r3, #1
 80015fa:	2280      	movs	r2, #128	@ 0x80
 80015fc:	0212      	lsls	r2, r2, #8
 80015fe:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001600:	4b19      	ldr	r3, [pc, #100]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	091b      	lsrs	r3, r3, #4
 8001606:	210f      	movs	r1, #15
 8001608:	400b      	ands	r3, r1
 800160a:	491b      	ldr	r1, [pc, #108]	@ (8001678 <HAL_RCC_OscConfig+0x34c>)
 800160c:	5ccb      	ldrb	r3, [r1, r3]
 800160e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001610:	4b1a      	ldr	r3, [pc, #104]	@ (800167c <HAL_RCC_OscConfig+0x350>)
 8001612:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001614:	4b1a      	ldr	r3, [pc, #104]	@ (8001680 <HAL_RCC_OscConfig+0x354>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2513      	movs	r5, #19
 800161a:	197c      	adds	r4, r7, r5
 800161c:	0018      	movs	r0, r3
 800161e:	f7ff fae9 	bl	8000bf4 <HAL_InitTick>
 8001622:	0003      	movs	r3, r0
 8001624:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001626:	197b      	adds	r3, r7, r5
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d061      	beq.n	80016f2 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800162e:	197b      	adds	r3, r7, r5
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	e244      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	69db      	ldr	r3, [r3, #28]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d040      	beq.n	80016be <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800163c:	4b0a      	ldr	r3, [pc, #40]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4b09      	ldr	r3, [pc, #36]	@ (8001668 <HAL_RCC_OscConfig+0x33c>)
 8001642:	2180      	movs	r1, #128	@ 0x80
 8001644:	0049      	lsls	r1, r1, #1
 8001646:	430a      	orrs	r2, r1
 8001648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164a:	f7ff fb19 	bl	8000c80 <HAL_GetTick>
 800164e:	0003      	movs	r3, r0
 8001650:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001652:	e019      	b.n	8001688 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001654:	f7ff fb14 	bl	8000c80 <HAL_GetTick>
 8001658:	0002      	movs	r2, r0
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d912      	bls.n	8001688 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e22b      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
 8001666:	46c0      	nop			@ (mov r8, r8)
 8001668:	40021000 	.word	0x40021000
 800166c:	fffeffff 	.word	0xfffeffff
 8001670:	fffbffff 	.word	0xfffbffff
 8001674:	ffffe0ff 	.word	0xffffe0ff
 8001678:	08003cd8 	.word	0x08003cd8
 800167c:	20000000 	.word	0x20000000
 8001680:	20000004 	.word	0x20000004
 8001684:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001688:	4bca      	ldr	r3, [pc, #808]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	2380      	movs	r3, #128	@ 0x80
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	4013      	ands	r3, r2
 8001692:	d0df      	beq.n	8001654 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001694:	4bc7      	ldr	r3, [pc, #796]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	4ac7      	ldr	r2, [pc, #796]	@ (80019b8 <HAL_RCC_OscConfig+0x68c>)
 800169a:	4013      	ands	r3, r2
 800169c:	0019      	movs	r1, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016a2:	4bc4      	ldr	r3, [pc, #784]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80016a4:	430a      	orrs	r2, r1
 80016a6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016a8:	4bc2      	ldr	r3, [pc, #776]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	021b      	lsls	r3, r3, #8
 80016ae:	0a19      	lsrs	r1, r3, #8
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6a1b      	ldr	r3, [r3, #32]
 80016b4:	061a      	lsls	r2, r3, #24
 80016b6:	4bbf      	ldr	r3, [pc, #764]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80016b8:	430a      	orrs	r2, r1
 80016ba:	605a      	str	r2, [r3, #4]
 80016bc:	e019      	b.n	80016f2 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80016be:	4bbd      	ldr	r3, [pc, #756]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	4bbc      	ldr	r3, [pc, #752]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80016c4:	49bd      	ldr	r1, [pc, #756]	@ (80019bc <HAL_RCC_OscConfig+0x690>)
 80016c6:	400a      	ands	r2, r1
 80016c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ca:	f7ff fad9 	bl	8000c80 <HAL_GetTick>
 80016ce:	0003      	movs	r3, r0
 80016d0:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80016d2:	e008      	b.n	80016e6 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016d4:	f7ff fad4 	bl	8000c80 <HAL_GetTick>
 80016d8:	0002      	movs	r2, r0
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d901      	bls.n	80016e6 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e1eb      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80016e6:	4bb3      	ldr	r3, [pc, #716]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	2380      	movs	r3, #128	@ 0x80
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	4013      	ands	r3, r2
 80016f0:	d1f0      	bne.n	80016d4 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	2208      	movs	r2, #8
 80016f8:	4013      	ands	r3, r2
 80016fa:	d036      	beq.n	800176a <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	695b      	ldr	r3, [r3, #20]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d019      	beq.n	8001738 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001704:	4bab      	ldr	r3, [pc, #684]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 8001706:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001708:	4baa      	ldr	r3, [pc, #680]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800170a:	2101      	movs	r1, #1
 800170c:	430a      	orrs	r2, r1
 800170e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001710:	f7ff fab6 	bl	8000c80 <HAL_GetTick>
 8001714:	0003      	movs	r3, r0
 8001716:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001718:	e008      	b.n	800172c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800171a:	f7ff fab1 	bl	8000c80 <HAL_GetTick>
 800171e:	0002      	movs	r2, r0
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	2b02      	cmp	r3, #2
 8001726:	d901      	bls.n	800172c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8001728:	2303      	movs	r3, #3
 800172a:	e1c8      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800172c:	4ba1      	ldr	r3, [pc, #644]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800172e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001730:	2202      	movs	r2, #2
 8001732:	4013      	ands	r3, r2
 8001734:	d0f1      	beq.n	800171a <HAL_RCC_OscConfig+0x3ee>
 8001736:	e018      	b.n	800176a <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001738:	4b9e      	ldr	r3, [pc, #632]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800173a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800173c:	4b9d      	ldr	r3, [pc, #628]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800173e:	2101      	movs	r1, #1
 8001740:	438a      	bics	r2, r1
 8001742:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001744:	f7ff fa9c 	bl	8000c80 <HAL_GetTick>
 8001748:	0003      	movs	r3, r0
 800174a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800174c:	e008      	b.n	8001760 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800174e:	f7ff fa97 	bl	8000c80 <HAL_GetTick>
 8001752:	0002      	movs	r2, r0
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e1ae      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001760:	4b94      	ldr	r3, [pc, #592]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 8001762:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001764:	2202      	movs	r2, #2
 8001766:	4013      	ands	r3, r2
 8001768:	d1f1      	bne.n	800174e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2204      	movs	r2, #4
 8001770:	4013      	ands	r3, r2
 8001772:	d100      	bne.n	8001776 <HAL_RCC_OscConfig+0x44a>
 8001774:	e0ae      	b.n	80018d4 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001776:	2023      	movs	r0, #35	@ 0x23
 8001778:	183b      	adds	r3, r7, r0
 800177a:	2200      	movs	r2, #0
 800177c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800177e:	4b8d      	ldr	r3, [pc, #564]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 8001780:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001782:	2380      	movs	r3, #128	@ 0x80
 8001784:	055b      	lsls	r3, r3, #21
 8001786:	4013      	ands	r3, r2
 8001788:	d109      	bne.n	800179e <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800178a:	4b8a      	ldr	r3, [pc, #552]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800178c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800178e:	4b89      	ldr	r3, [pc, #548]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 8001790:	2180      	movs	r1, #128	@ 0x80
 8001792:	0549      	lsls	r1, r1, #21
 8001794:	430a      	orrs	r2, r1
 8001796:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001798:	183b      	adds	r3, r7, r0
 800179a:	2201      	movs	r2, #1
 800179c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800179e:	4b88      	ldr	r3, [pc, #544]	@ (80019c0 <HAL_RCC_OscConfig+0x694>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	2380      	movs	r3, #128	@ 0x80
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	4013      	ands	r3, r2
 80017a8:	d11a      	bne.n	80017e0 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017aa:	4b85      	ldr	r3, [pc, #532]	@ (80019c0 <HAL_RCC_OscConfig+0x694>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	4b84      	ldr	r3, [pc, #528]	@ (80019c0 <HAL_RCC_OscConfig+0x694>)
 80017b0:	2180      	movs	r1, #128	@ 0x80
 80017b2:	0049      	lsls	r1, r1, #1
 80017b4:	430a      	orrs	r2, r1
 80017b6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017b8:	f7ff fa62 	bl	8000c80 <HAL_GetTick>
 80017bc:	0003      	movs	r3, r0
 80017be:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c0:	e008      	b.n	80017d4 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017c2:	f7ff fa5d 	bl	8000c80 <HAL_GetTick>
 80017c6:	0002      	movs	r2, r0
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	2b64      	cmp	r3, #100	@ 0x64
 80017ce:	d901      	bls.n	80017d4 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e174      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017d4:	4b7a      	ldr	r3, [pc, #488]	@ (80019c0 <HAL_RCC_OscConfig+0x694>)
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	2380      	movs	r3, #128	@ 0x80
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	4013      	ands	r3, r2
 80017de:	d0f0      	beq.n	80017c2 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	689a      	ldr	r2, [r3, #8]
 80017e4:	2380      	movs	r3, #128	@ 0x80
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d107      	bne.n	80017fc <HAL_RCC_OscConfig+0x4d0>
 80017ec:	4b71      	ldr	r3, [pc, #452]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80017ee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80017f0:	4b70      	ldr	r3, [pc, #448]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80017f2:	2180      	movs	r1, #128	@ 0x80
 80017f4:	0049      	lsls	r1, r1, #1
 80017f6:	430a      	orrs	r2, r1
 80017f8:	651a      	str	r2, [r3, #80]	@ 0x50
 80017fa:	e031      	b.n	8001860 <HAL_RCC_OscConfig+0x534>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d10c      	bne.n	800181e <HAL_RCC_OscConfig+0x4f2>
 8001804:	4b6b      	ldr	r3, [pc, #428]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 8001806:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001808:	4b6a      	ldr	r3, [pc, #424]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800180a:	496c      	ldr	r1, [pc, #432]	@ (80019bc <HAL_RCC_OscConfig+0x690>)
 800180c:	400a      	ands	r2, r1
 800180e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001810:	4b68      	ldr	r3, [pc, #416]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 8001812:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001814:	4b67      	ldr	r3, [pc, #412]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 8001816:	496b      	ldr	r1, [pc, #428]	@ (80019c4 <HAL_RCC_OscConfig+0x698>)
 8001818:	400a      	ands	r2, r1
 800181a:	651a      	str	r2, [r3, #80]	@ 0x50
 800181c:	e020      	b.n	8001860 <HAL_RCC_OscConfig+0x534>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	689a      	ldr	r2, [r3, #8]
 8001822:	23a0      	movs	r3, #160	@ 0xa0
 8001824:	00db      	lsls	r3, r3, #3
 8001826:	429a      	cmp	r2, r3
 8001828:	d10e      	bne.n	8001848 <HAL_RCC_OscConfig+0x51c>
 800182a:	4b62      	ldr	r3, [pc, #392]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800182c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800182e:	4b61      	ldr	r3, [pc, #388]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 8001830:	2180      	movs	r1, #128	@ 0x80
 8001832:	00c9      	lsls	r1, r1, #3
 8001834:	430a      	orrs	r2, r1
 8001836:	651a      	str	r2, [r3, #80]	@ 0x50
 8001838:	4b5e      	ldr	r3, [pc, #376]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800183a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800183c:	4b5d      	ldr	r3, [pc, #372]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800183e:	2180      	movs	r1, #128	@ 0x80
 8001840:	0049      	lsls	r1, r1, #1
 8001842:	430a      	orrs	r2, r1
 8001844:	651a      	str	r2, [r3, #80]	@ 0x50
 8001846:	e00b      	b.n	8001860 <HAL_RCC_OscConfig+0x534>
 8001848:	4b5a      	ldr	r3, [pc, #360]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800184a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800184c:	4b59      	ldr	r3, [pc, #356]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800184e:	495b      	ldr	r1, [pc, #364]	@ (80019bc <HAL_RCC_OscConfig+0x690>)
 8001850:	400a      	ands	r2, r1
 8001852:	651a      	str	r2, [r3, #80]	@ 0x50
 8001854:	4b57      	ldr	r3, [pc, #348]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 8001856:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001858:	4b56      	ldr	r3, [pc, #344]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800185a:	495a      	ldr	r1, [pc, #360]	@ (80019c4 <HAL_RCC_OscConfig+0x698>)
 800185c:	400a      	ands	r2, r1
 800185e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d015      	beq.n	8001894 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001868:	f7ff fa0a 	bl	8000c80 <HAL_GetTick>
 800186c:	0003      	movs	r3, r0
 800186e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001870:	e009      	b.n	8001886 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001872:	f7ff fa05 	bl	8000c80 <HAL_GetTick>
 8001876:	0002      	movs	r2, r0
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	4a52      	ldr	r2, [pc, #328]	@ (80019c8 <HAL_RCC_OscConfig+0x69c>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e11b      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001886:	4b4b      	ldr	r3, [pc, #300]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 8001888:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800188a:	2380      	movs	r3, #128	@ 0x80
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	4013      	ands	r3, r2
 8001890:	d0ef      	beq.n	8001872 <HAL_RCC_OscConfig+0x546>
 8001892:	e014      	b.n	80018be <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001894:	f7ff f9f4 	bl	8000c80 <HAL_GetTick>
 8001898:	0003      	movs	r3, r0
 800189a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800189c:	e009      	b.n	80018b2 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800189e:	f7ff f9ef 	bl	8000c80 <HAL_GetTick>
 80018a2:	0002      	movs	r2, r0
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	4a47      	ldr	r2, [pc, #284]	@ (80019c8 <HAL_RCC_OscConfig+0x69c>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e105      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80018b2:	4b40      	ldr	r3, [pc, #256]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80018b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80018b6:	2380      	movs	r3, #128	@ 0x80
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	4013      	ands	r3, r2
 80018bc:	d1ef      	bne.n	800189e <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80018be:	2323      	movs	r3, #35	@ 0x23
 80018c0:	18fb      	adds	r3, r7, r3
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d105      	bne.n	80018d4 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018c8:	4b3a      	ldr	r3, [pc, #232]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80018ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80018cc:	4b39      	ldr	r3, [pc, #228]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80018ce:	493f      	ldr	r1, [pc, #252]	@ (80019cc <HAL_RCC_OscConfig+0x6a0>)
 80018d0:	400a      	ands	r2, r1
 80018d2:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2220      	movs	r2, #32
 80018da:	4013      	ands	r3, r2
 80018dc:	d049      	beq.n	8001972 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	699b      	ldr	r3, [r3, #24]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d026      	beq.n	8001934 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80018e6:	4b33      	ldr	r3, [pc, #204]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80018e8:	689a      	ldr	r2, [r3, #8]
 80018ea:	4b32      	ldr	r3, [pc, #200]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80018ec:	2101      	movs	r1, #1
 80018ee:	430a      	orrs	r2, r1
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	4b30      	ldr	r3, [pc, #192]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80018f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018f6:	4b2f      	ldr	r3, [pc, #188]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 80018f8:	2101      	movs	r1, #1
 80018fa:	430a      	orrs	r2, r1
 80018fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80018fe:	4b34      	ldr	r3, [pc, #208]	@ (80019d0 <HAL_RCC_OscConfig+0x6a4>)
 8001900:	6a1a      	ldr	r2, [r3, #32]
 8001902:	4b33      	ldr	r3, [pc, #204]	@ (80019d0 <HAL_RCC_OscConfig+0x6a4>)
 8001904:	2180      	movs	r1, #128	@ 0x80
 8001906:	0189      	lsls	r1, r1, #6
 8001908:	430a      	orrs	r2, r1
 800190a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800190c:	f7ff f9b8 	bl	8000c80 <HAL_GetTick>
 8001910:	0003      	movs	r3, r0
 8001912:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001914:	e008      	b.n	8001928 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001916:	f7ff f9b3 	bl	8000c80 <HAL_GetTick>
 800191a:	0002      	movs	r2, r0
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	2b02      	cmp	r3, #2
 8001922:	d901      	bls.n	8001928 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e0ca      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001928:	4b22      	ldr	r3, [pc, #136]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	2202      	movs	r2, #2
 800192e:	4013      	ands	r3, r2
 8001930:	d0f1      	beq.n	8001916 <HAL_RCC_OscConfig+0x5ea>
 8001932:	e01e      	b.n	8001972 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001934:	4b1f      	ldr	r3, [pc, #124]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 8001936:	689a      	ldr	r2, [r3, #8]
 8001938:	4b1e      	ldr	r3, [pc, #120]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800193a:	2101      	movs	r1, #1
 800193c:	438a      	bics	r2, r1
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	4b23      	ldr	r3, [pc, #140]	@ (80019d0 <HAL_RCC_OscConfig+0x6a4>)
 8001942:	6a1a      	ldr	r2, [r3, #32]
 8001944:	4b22      	ldr	r3, [pc, #136]	@ (80019d0 <HAL_RCC_OscConfig+0x6a4>)
 8001946:	4923      	ldr	r1, [pc, #140]	@ (80019d4 <HAL_RCC_OscConfig+0x6a8>)
 8001948:	400a      	ands	r2, r1
 800194a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194c:	f7ff f998 	bl	8000c80 <HAL_GetTick>
 8001950:	0003      	movs	r3, r0
 8001952:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001954:	e008      	b.n	8001968 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001956:	f7ff f993 	bl	8000c80 <HAL_GetTick>
 800195a:	0002      	movs	r2, r0
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	2b02      	cmp	r3, #2
 8001962:	d901      	bls.n	8001968 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e0aa      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001968:	4b12      	ldr	r3, [pc, #72]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	2202      	movs	r2, #2
 800196e:	4013      	ands	r3, r2
 8001970:	d1f1      	bne.n	8001956 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001976:	2b00      	cmp	r3, #0
 8001978:	d100      	bne.n	800197c <HAL_RCC_OscConfig+0x650>
 800197a:	e09f      	b.n	8001abc <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	2b0c      	cmp	r3, #12
 8001980:	d100      	bne.n	8001984 <HAL_RCC_OscConfig+0x658>
 8001982:	e078      	b.n	8001a76 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001988:	2b02      	cmp	r3, #2
 800198a:	d159      	bne.n	8001a40 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800198c:	4b09      	ldr	r3, [pc, #36]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4b08      	ldr	r3, [pc, #32]	@ (80019b4 <HAL_RCC_OscConfig+0x688>)
 8001992:	4911      	ldr	r1, [pc, #68]	@ (80019d8 <HAL_RCC_OscConfig+0x6ac>)
 8001994:	400a      	ands	r2, r1
 8001996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001998:	f7ff f972 	bl	8000c80 <HAL_GetTick>
 800199c:	0003      	movs	r3, r0
 800199e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80019a0:	e01c      	b.n	80019dc <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a2:	f7ff f96d 	bl	8000c80 <HAL_GetTick>
 80019a6:	0002      	movs	r2, r0
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	1ad3      	subs	r3, r2, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d915      	bls.n	80019dc <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80019b0:	2303      	movs	r3, #3
 80019b2:	e084      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
 80019b4:	40021000 	.word	0x40021000
 80019b8:	ffff1fff 	.word	0xffff1fff
 80019bc:	fffffeff 	.word	0xfffffeff
 80019c0:	40007000 	.word	0x40007000
 80019c4:	fffffbff 	.word	0xfffffbff
 80019c8:	00001388 	.word	0x00001388
 80019cc:	efffffff 	.word	0xefffffff
 80019d0:	40010000 	.word	0x40010000
 80019d4:	ffffdfff 	.word	0xffffdfff
 80019d8:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80019dc:	4b3a      	ldr	r3, [pc, #232]	@ (8001ac8 <HAL_RCC_OscConfig+0x79c>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	2380      	movs	r3, #128	@ 0x80
 80019e2:	049b      	lsls	r3, r3, #18
 80019e4:	4013      	ands	r3, r2
 80019e6:	d1dc      	bne.n	80019a2 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019e8:	4b37      	ldr	r3, [pc, #220]	@ (8001ac8 <HAL_RCC_OscConfig+0x79c>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	4a37      	ldr	r2, [pc, #220]	@ (8001acc <HAL_RCC_OscConfig+0x7a0>)
 80019ee:	4013      	ands	r3, r2
 80019f0:	0019      	movs	r1, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fa:	431a      	orrs	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a00:	431a      	orrs	r2, r3
 8001a02:	4b31      	ldr	r3, [pc, #196]	@ (8001ac8 <HAL_RCC_OscConfig+0x79c>)
 8001a04:	430a      	orrs	r2, r1
 8001a06:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a08:	4b2f      	ldr	r3, [pc, #188]	@ (8001ac8 <HAL_RCC_OscConfig+0x79c>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	4b2e      	ldr	r3, [pc, #184]	@ (8001ac8 <HAL_RCC_OscConfig+0x79c>)
 8001a0e:	2180      	movs	r1, #128	@ 0x80
 8001a10:	0449      	lsls	r1, r1, #17
 8001a12:	430a      	orrs	r2, r1
 8001a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a16:	f7ff f933 	bl	8000c80 <HAL_GetTick>
 8001a1a:	0003      	movs	r3, r0
 8001a1c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a20:	f7ff f92e 	bl	8000c80 <HAL_GetTick>
 8001a24:	0002      	movs	r2, r0
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e045      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001a32:	4b25      	ldr	r3, [pc, #148]	@ (8001ac8 <HAL_RCC_OscConfig+0x79c>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	2380      	movs	r3, #128	@ 0x80
 8001a38:	049b      	lsls	r3, r3, #18
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	d0f0      	beq.n	8001a20 <HAL_RCC_OscConfig+0x6f4>
 8001a3e:	e03d      	b.n	8001abc <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a40:	4b21      	ldr	r3, [pc, #132]	@ (8001ac8 <HAL_RCC_OscConfig+0x79c>)
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	4b20      	ldr	r3, [pc, #128]	@ (8001ac8 <HAL_RCC_OscConfig+0x79c>)
 8001a46:	4922      	ldr	r1, [pc, #136]	@ (8001ad0 <HAL_RCC_OscConfig+0x7a4>)
 8001a48:	400a      	ands	r2, r1
 8001a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4c:	f7ff f918 	bl	8000c80 <HAL_GetTick>
 8001a50:	0003      	movs	r3, r0
 8001a52:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a56:	f7ff f913 	bl	8000c80 <HAL_GetTick>
 8001a5a:	0002      	movs	r2, r0
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e02a      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a68:	4b17      	ldr	r3, [pc, #92]	@ (8001ac8 <HAL_RCC_OscConfig+0x79c>)
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	2380      	movs	r3, #128	@ 0x80
 8001a6e:	049b      	lsls	r3, r3, #18
 8001a70:	4013      	ands	r3, r2
 8001a72:	d1f0      	bne.n	8001a56 <HAL_RCC_OscConfig+0x72a>
 8001a74:	e022      	b.n	8001abc <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d101      	bne.n	8001a82 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e01d      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a82:	4b11      	ldr	r3, [pc, #68]	@ (8001ac8 <HAL_RCC_OscConfig+0x79c>)
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	2380      	movs	r3, #128	@ 0x80
 8001a8c:	025b      	lsls	r3, r3, #9
 8001a8e:	401a      	ands	r2, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d10f      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	23f0      	movs	r3, #240	@ 0xf0
 8001a9c:	039b      	lsls	r3, r3, #14
 8001a9e:	401a      	ands	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d107      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	23c0      	movs	r3, #192	@ 0xc0
 8001aac:	041b      	lsls	r3, r3, #16
 8001aae:	401a      	ands	r2, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d001      	beq.n	8001abc <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e000      	b.n	8001abe <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	0018      	movs	r0, r3
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	b00a      	add	sp, #40	@ 0x28
 8001ac4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ac6:	46c0      	nop			@ (mov r8, r8)
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	ff02ffff 	.word	0xff02ffff
 8001ad0:	feffffff 	.word	0xfeffffff

08001ad4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ad4:	b5b0      	push	{r4, r5, r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e128      	b.n	8001d3a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ae8:	4b96      	ldr	r3, [pc, #600]	@ (8001d44 <HAL_RCC_ClockConfig+0x270>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2201      	movs	r2, #1
 8001aee:	4013      	ands	r3, r2
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d91e      	bls.n	8001b34 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af6:	4b93      	ldr	r3, [pc, #588]	@ (8001d44 <HAL_RCC_ClockConfig+0x270>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2201      	movs	r2, #1
 8001afc:	4393      	bics	r3, r2
 8001afe:	0019      	movs	r1, r3
 8001b00:	4b90      	ldr	r3, [pc, #576]	@ (8001d44 <HAL_RCC_ClockConfig+0x270>)
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	430a      	orrs	r2, r1
 8001b06:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b08:	f7ff f8ba 	bl	8000c80 <HAL_GetTick>
 8001b0c:	0003      	movs	r3, r0
 8001b0e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b10:	e009      	b.n	8001b26 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b12:	f7ff f8b5 	bl	8000c80 <HAL_GetTick>
 8001b16:	0002      	movs	r2, r0
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	4a8a      	ldr	r2, [pc, #552]	@ (8001d48 <HAL_RCC_ClockConfig+0x274>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e109      	b.n	8001d3a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b26:	4b87      	ldr	r3, [pc, #540]	@ (8001d44 <HAL_RCC_ClockConfig+0x270>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	683a      	ldr	r2, [r7, #0]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d1ee      	bne.n	8001b12 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2202      	movs	r2, #2
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	d009      	beq.n	8001b52 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b3e:	4b83      	ldr	r3, [pc, #524]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	22f0      	movs	r2, #240	@ 0xf0
 8001b44:	4393      	bics	r3, r2
 8001b46:	0019      	movs	r1, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	4b7f      	ldr	r3, [pc, #508]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2201      	movs	r2, #1
 8001b58:	4013      	ands	r3, r2
 8001b5a:	d100      	bne.n	8001b5e <HAL_RCC_ClockConfig+0x8a>
 8001b5c:	e089      	b.n	8001c72 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d107      	bne.n	8001b76 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b66:	4b79      	ldr	r3, [pc, #484]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	2380      	movs	r3, #128	@ 0x80
 8001b6c:	029b      	lsls	r3, r3, #10
 8001b6e:	4013      	ands	r3, r2
 8001b70:	d120      	bne.n	8001bb4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e0e1      	b.n	8001d3a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	2b03      	cmp	r3, #3
 8001b7c:	d107      	bne.n	8001b8e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001b7e:	4b73      	ldr	r3, [pc, #460]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	2380      	movs	r3, #128	@ 0x80
 8001b84:	049b      	lsls	r3, r3, #18
 8001b86:	4013      	ands	r3, r2
 8001b88:	d114      	bne.n	8001bb4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e0d5      	b.n	8001d3a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d106      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b96:	4b6d      	ldr	r3, [pc, #436]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2204      	movs	r2, #4
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	d109      	bne.n	8001bb4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e0ca      	b.n	8001d3a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001ba4:	4b69      	ldr	r3, [pc, #420]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	2380      	movs	r3, #128	@ 0x80
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	4013      	ands	r3, r2
 8001bae:	d101      	bne.n	8001bb4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e0c2      	b.n	8001d3a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bb4:	4b65      	ldr	r3, [pc, #404]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	2203      	movs	r2, #3
 8001bba:	4393      	bics	r3, r2
 8001bbc:	0019      	movs	r1, r3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685a      	ldr	r2, [r3, #4]
 8001bc2:	4b62      	ldr	r3, [pc, #392]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001bc4:	430a      	orrs	r2, r1
 8001bc6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bc8:	f7ff f85a 	bl	8000c80 <HAL_GetTick>
 8001bcc:	0003      	movs	r3, r0
 8001bce:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d111      	bne.n	8001bfc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bd8:	e009      	b.n	8001bee <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bda:	f7ff f851 	bl	8000c80 <HAL_GetTick>
 8001bde:	0002      	movs	r2, r0
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	4a58      	ldr	r2, [pc, #352]	@ (8001d48 <HAL_RCC_ClockConfig+0x274>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e0a5      	b.n	8001d3a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bee:	4b57      	ldr	r3, [pc, #348]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	220c      	movs	r2, #12
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	2b08      	cmp	r3, #8
 8001bf8:	d1ef      	bne.n	8001bda <HAL_RCC_ClockConfig+0x106>
 8001bfa:	e03a      	b.n	8001c72 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	2b03      	cmp	r3, #3
 8001c02:	d111      	bne.n	8001c28 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c04:	e009      	b.n	8001c1a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c06:	f7ff f83b 	bl	8000c80 <HAL_GetTick>
 8001c0a:	0002      	movs	r2, r0
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	4a4d      	ldr	r2, [pc, #308]	@ (8001d48 <HAL_RCC_ClockConfig+0x274>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d901      	bls.n	8001c1a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	e08f      	b.n	8001d3a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c1a:	4b4c      	ldr	r3, [pc, #304]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	220c      	movs	r2, #12
 8001c20:	4013      	ands	r3, r2
 8001c22:	2b0c      	cmp	r3, #12
 8001c24:	d1ef      	bne.n	8001c06 <HAL_RCC_ClockConfig+0x132>
 8001c26:	e024      	b.n	8001c72 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d11b      	bne.n	8001c68 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c30:	e009      	b.n	8001c46 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c32:	f7ff f825 	bl	8000c80 <HAL_GetTick>
 8001c36:	0002      	movs	r2, r0
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	4a42      	ldr	r2, [pc, #264]	@ (8001d48 <HAL_RCC_ClockConfig+0x274>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e079      	b.n	8001d3a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c46:	4b41      	ldr	r3, [pc, #260]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	220c      	movs	r2, #12
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	2b04      	cmp	r3, #4
 8001c50:	d1ef      	bne.n	8001c32 <HAL_RCC_ClockConfig+0x15e>
 8001c52:	e00e      	b.n	8001c72 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c54:	f7ff f814 	bl	8000c80 <HAL_GetTick>
 8001c58:	0002      	movs	r2, r0
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	4a3a      	ldr	r2, [pc, #232]	@ (8001d48 <HAL_RCC_ClockConfig+0x274>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d901      	bls.n	8001c68 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001c64:	2303      	movs	r3, #3
 8001c66:	e068      	b.n	8001d3a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001c68:	4b38      	ldr	r3, [pc, #224]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	220c      	movs	r2, #12
 8001c6e:	4013      	ands	r3, r2
 8001c70:	d1f0      	bne.n	8001c54 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c72:	4b34      	ldr	r3, [pc, #208]	@ (8001d44 <HAL_RCC_ClockConfig+0x270>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2201      	movs	r2, #1
 8001c78:	4013      	ands	r3, r2
 8001c7a:	683a      	ldr	r2, [r7, #0]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d21e      	bcs.n	8001cbe <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c80:	4b30      	ldr	r3, [pc, #192]	@ (8001d44 <HAL_RCC_ClockConfig+0x270>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	2201      	movs	r2, #1
 8001c86:	4393      	bics	r3, r2
 8001c88:	0019      	movs	r1, r3
 8001c8a:	4b2e      	ldr	r3, [pc, #184]	@ (8001d44 <HAL_RCC_ClockConfig+0x270>)
 8001c8c:	683a      	ldr	r2, [r7, #0]
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c92:	f7fe fff5 	bl	8000c80 <HAL_GetTick>
 8001c96:	0003      	movs	r3, r0
 8001c98:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c9a:	e009      	b.n	8001cb0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c9c:	f7fe fff0 	bl	8000c80 <HAL_GetTick>
 8001ca0:	0002      	movs	r2, r0
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	4a28      	ldr	r2, [pc, #160]	@ (8001d48 <HAL_RCC_ClockConfig+0x274>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d901      	bls.n	8001cb0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e044      	b.n	8001d3a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cb0:	4b24      	ldr	r3, [pc, #144]	@ (8001d44 <HAL_RCC_ClockConfig+0x270>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	683a      	ldr	r2, [r7, #0]
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d1ee      	bne.n	8001c9c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2204      	movs	r2, #4
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	d009      	beq.n	8001cdc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cc8:	4b20      	ldr	r3, [pc, #128]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	4a20      	ldr	r2, [pc, #128]	@ (8001d50 <HAL_RCC_ClockConfig+0x27c>)
 8001cce:	4013      	ands	r3, r2
 8001cd0:	0019      	movs	r1, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	68da      	ldr	r2, [r3, #12]
 8001cd6:	4b1d      	ldr	r3, [pc, #116]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2208      	movs	r2, #8
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	d00a      	beq.n	8001cfc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ce6:	4b19      	ldr	r3, [pc, #100]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	4a1a      	ldr	r2, [pc, #104]	@ (8001d54 <HAL_RCC_ClockConfig+0x280>)
 8001cec:	4013      	ands	r3, r2
 8001cee:	0019      	movs	r1, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	691b      	ldr	r3, [r3, #16]
 8001cf4:	00da      	lsls	r2, r3, #3
 8001cf6:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cfc:	f000 f832 	bl	8001d64 <HAL_RCC_GetSysClockFreq>
 8001d00:	0001      	movs	r1, r0
 8001d02:	4b12      	ldr	r3, [pc, #72]	@ (8001d4c <HAL_RCC_ClockConfig+0x278>)
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	091b      	lsrs	r3, r3, #4
 8001d08:	220f      	movs	r2, #15
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	4a12      	ldr	r2, [pc, #72]	@ (8001d58 <HAL_RCC_ClockConfig+0x284>)
 8001d0e:	5cd3      	ldrb	r3, [r2, r3]
 8001d10:	000a      	movs	r2, r1
 8001d12:	40da      	lsrs	r2, r3
 8001d14:	4b11      	ldr	r3, [pc, #68]	@ (8001d5c <HAL_RCC_ClockConfig+0x288>)
 8001d16:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d18:	4b11      	ldr	r3, [pc, #68]	@ (8001d60 <HAL_RCC_ClockConfig+0x28c>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	250b      	movs	r5, #11
 8001d1e:	197c      	adds	r4, r7, r5
 8001d20:	0018      	movs	r0, r3
 8001d22:	f7fe ff67 	bl	8000bf4 <HAL_InitTick>
 8001d26:	0003      	movs	r3, r0
 8001d28:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001d2a:	197b      	adds	r3, r7, r5
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d002      	beq.n	8001d38 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001d32:	197b      	adds	r3, r7, r5
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	e000      	b.n	8001d3a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	0018      	movs	r0, r3
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	b004      	add	sp, #16
 8001d40:	bdb0      	pop	{r4, r5, r7, pc}
 8001d42:	46c0      	nop			@ (mov r8, r8)
 8001d44:	40022000 	.word	0x40022000
 8001d48:	00001388 	.word	0x00001388
 8001d4c:	40021000 	.word	0x40021000
 8001d50:	fffff8ff 	.word	0xfffff8ff
 8001d54:	ffffc7ff 	.word	0xffffc7ff
 8001d58:	08003cd8 	.word	0x08003cd8
 8001d5c:	20000000 	.word	0x20000000
 8001d60:	20000004 	.word	0x20000004

08001d64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001d6a:	4b3c      	ldr	r3, [pc, #240]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d6c:	68db      	ldr	r3, [r3, #12]
 8001d6e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	220c      	movs	r2, #12
 8001d74:	4013      	ands	r3, r2
 8001d76:	2b0c      	cmp	r3, #12
 8001d78:	d013      	beq.n	8001da2 <HAL_RCC_GetSysClockFreq+0x3e>
 8001d7a:	d85c      	bhi.n	8001e36 <HAL_RCC_GetSysClockFreq+0xd2>
 8001d7c:	2b04      	cmp	r3, #4
 8001d7e:	d002      	beq.n	8001d86 <HAL_RCC_GetSysClockFreq+0x22>
 8001d80:	2b08      	cmp	r3, #8
 8001d82:	d00b      	beq.n	8001d9c <HAL_RCC_GetSysClockFreq+0x38>
 8001d84:	e057      	b.n	8001e36 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001d86:	4b35      	ldr	r3, [pc, #212]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2210      	movs	r2, #16
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	d002      	beq.n	8001d96 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001d90:	4b33      	ldr	r3, [pc, #204]	@ (8001e60 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d92:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001d94:	e05d      	b.n	8001e52 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8001d96:	4b33      	ldr	r3, [pc, #204]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d98:	613b      	str	r3, [r7, #16]
      break;
 8001d9a:	e05a      	b.n	8001e52 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d9c:	4b32      	ldr	r3, [pc, #200]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x104>)
 8001d9e:	613b      	str	r3, [r7, #16]
      break;
 8001da0:	e057      	b.n	8001e52 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	0c9b      	lsrs	r3, r3, #18
 8001da6:	220f      	movs	r2, #15
 8001da8:	4013      	ands	r3, r2
 8001daa:	4a30      	ldr	r2, [pc, #192]	@ (8001e6c <HAL_RCC_GetSysClockFreq+0x108>)
 8001dac:	5cd3      	ldrb	r3, [r2, r3]
 8001dae:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	0d9b      	lsrs	r3, r3, #22
 8001db4:	2203      	movs	r2, #3
 8001db6:	4013      	ands	r3, r2
 8001db8:	3301      	adds	r3, #1
 8001dba:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001dbc:	4b27      	ldr	r3, [pc, #156]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dbe:	68da      	ldr	r2, [r3, #12]
 8001dc0:	2380      	movs	r3, #128	@ 0x80
 8001dc2:	025b      	lsls	r3, r3, #9
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	d00f      	beq.n	8001de8 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8001dc8:	68b9      	ldr	r1, [r7, #8]
 8001dca:	000a      	movs	r2, r1
 8001dcc:	0152      	lsls	r2, r2, #5
 8001dce:	1a52      	subs	r2, r2, r1
 8001dd0:	0193      	lsls	r3, r2, #6
 8001dd2:	1a9b      	subs	r3, r3, r2
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	185b      	adds	r3, r3, r1
 8001dd8:	025b      	lsls	r3, r3, #9
 8001dda:	6879      	ldr	r1, [r7, #4]
 8001ddc:	0018      	movs	r0, r3
 8001dde:	f7fe f993 	bl	8000108 <__udivsi3>
 8001de2:	0003      	movs	r3, r0
 8001de4:	617b      	str	r3, [r7, #20]
 8001de6:	e023      	b.n	8001e30 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001de8:	4b1c      	ldr	r3, [pc, #112]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2210      	movs	r2, #16
 8001dee:	4013      	ands	r3, r2
 8001df0:	d00f      	beq.n	8001e12 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8001df2:	68b9      	ldr	r1, [r7, #8]
 8001df4:	000a      	movs	r2, r1
 8001df6:	0152      	lsls	r2, r2, #5
 8001df8:	1a52      	subs	r2, r2, r1
 8001dfa:	0193      	lsls	r3, r2, #6
 8001dfc:	1a9b      	subs	r3, r3, r2
 8001dfe:	00db      	lsls	r3, r3, #3
 8001e00:	185b      	adds	r3, r3, r1
 8001e02:	021b      	lsls	r3, r3, #8
 8001e04:	6879      	ldr	r1, [r7, #4]
 8001e06:	0018      	movs	r0, r3
 8001e08:	f7fe f97e 	bl	8000108 <__udivsi3>
 8001e0c:	0003      	movs	r3, r0
 8001e0e:	617b      	str	r3, [r7, #20]
 8001e10:	e00e      	b.n	8001e30 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8001e12:	68b9      	ldr	r1, [r7, #8]
 8001e14:	000a      	movs	r2, r1
 8001e16:	0152      	lsls	r2, r2, #5
 8001e18:	1a52      	subs	r2, r2, r1
 8001e1a:	0193      	lsls	r3, r2, #6
 8001e1c:	1a9b      	subs	r3, r3, r2
 8001e1e:	00db      	lsls	r3, r3, #3
 8001e20:	185b      	adds	r3, r3, r1
 8001e22:	029b      	lsls	r3, r3, #10
 8001e24:	6879      	ldr	r1, [r7, #4]
 8001e26:	0018      	movs	r0, r3
 8001e28:	f7fe f96e 	bl	8000108 <__udivsi3>
 8001e2c:	0003      	movs	r3, r0
 8001e2e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	613b      	str	r3, [r7, #16]
      break;
 8001e34:	e00d      	b.n	8001e52 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001e36:	4b09      	ldr	r3, [pc, #36]	@ (8001e5c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	0b5b      	lsrs	r3, r3, #13
 8001e3c:	2207      	movs	r2, #7
 8001e3e:	4013      	ands	r3, r2
 8001e40:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	3301      	adds	r3, #1
 8001e46:	2280      	movs	r2, #128	@ 0x80
 8001e48:	0212      	lsls	r2, r2, #8
 8001e4a:	409a      	lsls	r2, r3
 8001e4c:	0013      	movs	r3, r2
 8001e4e:	613b      	str	r3, [r7, #16]
      break;
 8001e50:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001e52:	693b      	ldr	r3, [r7, #16]
}
 8001e54:	0018      	movs	r0, r3
 8001e56:	46bd      	mov	sp, r7
 8001e58:	b006      	add	sp, #24
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	003d0900 	.word	0x003d0900
 8001e64:	00f42400 	.word	0x00f42400
 8001e68:	007a1200 	.word	0x007a1200
 8001e6c:	08003cf0 	.word	0x08003cf0

08001e70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e74:	4b02      	ldr	r3, [pc, #8]	@ (8001e80 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e76:	681b      	ldr	r3, [r3, #0]
}
 8001e78:	0018      	movs	r0, r3
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	46c0      	nop			@ (mov r8, r8)
 8001e80:	20000000 	.word	0x20000000

08001e84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e88:	f7ff fff2 	bl	8001e70 <HAL_RCC_GetHCLKFreq>
 8001e8c:	0001      	movs	r1, r0
 8001e8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ea8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	0a1b      	lsrs	r3, r3, #8
 8001e94:	2207      	movs	r2, #7
 8001e96:	4013      	ands	r3, r2
 8001e98:	4a04      	ldr	r2, [pc, #16]	@ (8001eac <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e9a:	5cd3      	ldrb	r3, [r2, r3]
 8001e9c:	40d9      	lsrs	r1, r3
 8001e9e:	000b      	movs	r3, r1
}
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	46c0      	nop			@ (mov r8, r8)
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	08003ce8 	.word	0x08003ce8

08001eb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001eb4:	f7ff ffdc 	bl	8001e70 <HAL_RCC_GetHCLKFreq>
 8001eb8:	0001      	movs	r1, r0
 8001eba:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	0adb      	lsrs	r3, r3, #11
 8001ec0:	2207      	movs	r2, #7
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	4a04      	ldr	r2, [pc, #16]	@ (8001ed8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001ec6:	5cd3      	ldrb	r3, [r2, r3]
 8001ec8:	40d9      	lsrs	r1, r3
 8001eca:	000b      	movs	r3, r1
}
 8001ecc:	0018      	movs	r0, r3
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	46c0      	nop			@ (mov r8, r8)
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	08003ce8 	.word	0x08003ce8

08001edc <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001ee4:	2017      	movs	r0, #23
 8001ee6:	183b      	adds	r3, r7, r0
 8001ee8:	2200      	movs	r2, #0
 8001eea:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2220      	movs	r2, #32
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	d100      	bne.n	8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001ef6:	e0c7      	b.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ef8:	4b9b      	ldr	r3, [pc, #620]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001efa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001efc:	2380      	movs	r3, #128	@ 0x80
 8001efe:	055b      	lsls	r3, r3, #21
 8001f00:	4013      	ands	r3, r2
 8001f02:	d109      	bne.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f04:	4b98      	ldr	r3, [pc, #608]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001f06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001f08:	4b97      	ldr	r3, [pc, #604]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001f0a:	2180      	movs	r1, #128	@ 0x80
 8001f0c:	0549      	lsls	r1, r1, #21
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001f12:	183b      	adds	r3, r7, r0
 8001f14:	2201      	movs	r2, #1
 8001f16:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f18:	4b94      	ldr	r3, [pc, #592]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	2380      	movs	r3, #128	@ 0x80
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	4013      	ands	r3, r2
 8001f22:	d11a      	bne.n	8001f5a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f24:	4b91      	ldr	r3, [pc, #580]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	4b90      	ldr	r3, [pc, #576]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001f2a:	2180      	movs	r1, #128	@ 0x80
 8001f2c:	0049      	lsls	r1, r1, #1
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f32:	f7fe fea5 	bl	8000c80 <HAL_GetTick>
 8001f36:	0003      	movs	r3, r0
 8001f38:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f3a:	e008      	b.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f3c:	f7fe fea0 	bl	8000c80 <HAL_GetTick>
 8001f40:	0002      	movs	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b64      	cmp	r3, #100	@ 0x64
 8001f48:	d901      	bls.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e107      	b.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f4e:	4b87      	ldr	r3, [pc, #540]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	2380      	movs	r3, #128	@ 0x80
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	4013      	ands	r3, r2
 8001f58:	d0f0      	beq.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001f5a:	4b83      	ldr	r3, [pc, #524]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	23c0      	movs	r3, #192	@ 0xc0
 8001f60:	039b      	lsls	r3, r3, #14
 8001f62:	4013      	ands	r3, r2
 8001f64:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	23c0      	movs	r3, #192	@ 0xc0
 8001f6c:	039b      	lsls	r3, r3, #14
 8001f6e:	4013      	ands	r3, r2
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d013      	beq.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685a      	ldr	r2, [r3, #4]
 8001f7a:	23c0      	movs	r3, #192	@ 0xc0
 8001f7c:	029b      	lsls	r3, r3, #10
 8001f7e:	401a      	ands	r2, r3
 8001f80:	23c0      	movs	r3, #192	@ 0xc0
 8001f82:	029b      	lsls	r3, r3, #10
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d10a      	bne.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001f88:	4b77      	ldr	r3, [pc, #476]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	2380      	movs	r3, #128	@ 0x80
 8001f8e:	029b      	lsls	r3, r3, #10
 8001f90:	401a      	ands	r2, r3
 8001f92:	2380      	movs	r3, #128	@ 0x80
 8001f94:	029b      	lsls	r3, r3, #10
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d101      	bne.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e0df      	b.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001f9e:	4b72      	ldr	r3, [pc, #456]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001fa0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001fa2:	23c0      	movs	r3, #192	@ 0xc0
 8001fa4:	029b      	lsls	r3, r3, #10
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d03b      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	685a      	ldr	r2, [r3, #4]
 8001fb4:	23c0      	movs	r3, #192	@ 0xc0
 8001fb6:	029b      	lsls	r3, r3, #10
 8001fb8:	4013      	ands	r3, r2
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d033      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	2220      	movs	r2, #32
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	d02e      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001fca:	4b67      	ldr	r3, [pc, #412]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001fcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fce:	4a68      	ldr	r2, [pc, #416]	@ (8002170 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001fd4:	4b64      	ldr	r3, [pc, #400]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001fd6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001fd8:	4b63      	ldr	r3, [pc, #396]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001fda:	2180      	movs	r1, #128	@ 0x80
 8001fdc:	0309      	lsls	r1, r1, #12
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001fe2:	4b61      	ldr	r3, [pc, #388]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001fe4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001fe6:	4b60      	ldr	r3, [pc, #384]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001fe8:	4962      	ldr	r1, [pc, #392]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8001fea:	400a      	ands	r2, r1
 8001fec:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001fee:	4b5e      	ldr	r3, [pc, #376]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8001ff0:	68fa      	ldr	r2, [r7, #12]
 8001ff2:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001ff4:	68fa      	ldr	r2, [r7, #12]
 8001ff6:	2380      	movs	r3, #128	@ 0x80
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	d014      	beq.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ffe:	f7fe fe3f 	bl	8000c80 <HAL_GetTick>
 8002002:	0003      	movs	r3, r0
 8002004:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002006:	e009      	b.n	800201c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002008:	f7fe fe3a 	bl	8000c80 <HAL_GetTick>
 800200c:	0002      	movs	r2, r0
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	4a59      	ldr	r2, [pc, #356]	@ (8002178 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d901      	bls.n	800201c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	e0a0      	b.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800201c:	4b52      	ldr	r3, [pc, #328]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800201e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002020:	2380      	movs	r3, #128	@ 0x80
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4013      	ands	r3, r2
 8002026:	d0ef      	beq.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2220      	movs	r2, #32
 800202e:	4013      	ands	r3, r2
 8002030:	d01f      	beq.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685a      	ldr	r2, [r3, #4]
 8002036:	23c0      	movs	r3, #192	@ 0xc0
 8002038:	029b      	lsls	r3, r3, #10
 800203a:	401a      	ands	r2, r3
 800203c:	23c0      	movs	r3, #192	@ 0xc0
 800203e:	029b      	lsls	r3, r3, #10
 8002040:	429a      	cmp	r2, r3
 8002042:	d10c      	bne.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002044:	4b48      	ldr	r3, [pc, #288]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a4c      	ldr	r2, [pc, #304]	@ (800217c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800204a:	4013      	ands	r3, r2
 800204c:	0019      	movs	r1, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685a      	ldr	r2, [r3, #4]
 8002052:	23c0      	movs	r3, #192	@ 0xc0
 8002054:	039b      	lsls	r3, r3, #14
 8002056:	401a      	ands	r2, r3
 8002058:	4b43      	ldr	r3, [pc, #268]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800205a:	430a      	orrs	r2, r1
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	4b42      	ldr	r3, [pc, #264]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002060:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685a      	ldr	r2, [r3, #4]
 8002066:	23c0      	movs	r3, #192	@ 0xc0
 8002068:	029b      	lsls	r3, r3, #10
 800206a:	401a      	ands	r2, r3
 800206c:	4b3e      	ldr	r3, [pc, #248]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800206e:	430a      	orrs	r2, r1
 8002070:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002072:	2317      	movs	r3, #23
 8002074:	18fb      	adds	r3, r7, r3
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d105      	bne.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800207c:	4b3a      	ldr	r3, [pc, #232]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800207e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002080:	4b39      	ldr	r3, [pc, #228]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002082:	493f      	ldr	r1, [pc, #252]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8002084:	400a      	ands	r2, r1
 8002086:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2201      	movs	r2, #1
 800208e:	4013      	ands	r3, r2
 8002090:	d009      	beq.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002092:	4b35      	ldr	r3, [pc, #212]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002096:	2203      	movs	r2, #3
 8002098:	4393      	bics	r3, r2
 800209a:	0019      	movs	r1, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	4b31      	ldr	r3, [pc, #196]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80020a2:	430a      	orrs	r2, r1
 80020a4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2202      	movs	r2, #2
 80020ac:	4013      	ands	r3, r2
 80020ae:	d009      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80020b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020b4:	220c      	movs	r2, #12
 80020b6:	4393      	bics	r3, r2
 80020b8:	0019      	movs	r1, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	68da      	ldr	r2, [r3, #12]
 80020be:	4b2a      	ldr	r3, [pc, #168]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80020c0:	430a      	orrs	r2, r1
 80020c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2204      	movs	r2, #4
 80020ca:	4013      	ands	r3, r2
 80020cc:	d009      	beq.n	80020e2 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020ce:	4b26      	ldr	r3, [pc, #152]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80020d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020d2:	4a2c      	ldr	r2, [pc, #176]	@ (8002184 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80020d4:	4013      	ands	r3, r2
 80020d6:	0019      	movs	r1, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	691a      	ldr	r2, [r3, #16]
 80020dc:	4b22      	ldr	r3, [pc, #136]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80020de:	430a      	orrs	r2, r1
 80020e0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2208      	movs	r2, #8
 80020e8:	4013      	ands	r3, r2
 80020ea:	d009      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80020ec:	4b1e      	ldr	r3, [pc, #120]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80020ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f0:	4a25      	ldr	r2, [pc, #148]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80020f2:	4013      	ands	r3, r2
 80020f4:	0019      	movs	r1, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	695a      	ldr	r2, [r3, #20]
 80020fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80020fc:	430a      	orrs	r2, r1
 80020fe:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	4013      	ands	r3, r2
 800210a:	d009      	beq.n	8002120 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800210c:	4b16      	ldr	r3, [pc, #88]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800210e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002110:	4a17      	ldr	r2, [pc, #92]	@ (8002170 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8002112:	4013      	ands	r3, r2
 8002114:	0019      	movs	r1, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	699a      	ldr	r2, [r3, #24]
 800211a:	4b13      	ldr	r3, [pc, #76]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800211c:	430a      	orrs	r2, r1
 800211e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2240      	movs	r2, #64	@ 0x40
 8002126:	4013      	ands	r3, r2
 8002128:	d009      	beq.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800212a:	4b0f      	ldr	r3, [pc, #60]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800212c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212e:	4a17      	ldr	r2, [pc, #92]	@ (800218c <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8002130:	4013      	ands	r3, r2
 8002132:	0019      	movs	r1, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6a1a      	ldr	r2, [r3, #32]
 8002138:	4b0b      	ldr	r3, [pc, #44]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800213a:	430a      	orrs	r2, r1
 800213c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2280      	movs	r2, #128	@ 0x80
 8002144:	4013      	ands	r3, r2
 8002146:	d009      	beq.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002148:	4b07      	ldr	r3, [pc, #28]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800214a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800214c:	4a10      	ldr	r2, [pc, #64]	@ (8002190 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800214e:	4013      	ands	r3, r2
 8002150:	0019      	movs	r1, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	69da      	ldr	r2, [r3, #28]
 8002156:	4b04      	ldr	r3, [pc, #16]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8002158:	430a      	orrs	r2, r1
 800215a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800215c:	2300      	movs	r3, #0
}
 800215e:	0018      	movs	r0, r3
 8002160:	46bd      	mov	sp, r7
 8002162:	b006      	add	sp, #24
 8002164:	bd80      	pop	{r7, pc}
 8002166:	46c0      	nop			@ (mov r8, r8)
 8002168:	40021000 	.word	0x40021000
 800216c:	40007000 	.word	0x40007000
 8002170:	fffcffff 	.word	0xfffcffff
 8002174:	fff7ffff 	.word	0xfff7ffff
 8002178:	00001388 	.word	0x00001388
 800217c:	ffcfffff 	.word	0xffcfffff
 8002180:	efffffff 	.word	0xefffffff
 8002184:	fffff3ff 	.word	0xfffff3ff
 8002188:	ffffcfff 	.word	0xffffcfff
 800218c:	fbffffff 	.word	0xfbffffff
 8002190:	fff3ffff 	.word	0xfff3ffff

08002194 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002194:	b5b0      	push	{r4, r5, r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800219c:	230f      	movs	r3, #15
 800219e:	18fb      	adds	r3, r7, r3
 80021a0:	2201      	movs	r2, #1
 80021a2:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d101      	bne.n	80021ae <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e088      	b.n	80022c0 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2221      	movs	r2, #33	@ 0x21
 80021b2:	5c9b      	ldrb	r3, [r3, r2]
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d107      	bne.n	80021ca <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2220      	movs	r2, #32
 80021be:	2100      	movs	r1, #0
 80021c0:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	0018      	movs	r0, r3
 80021c6:	f7fe fba9 	bl	800091c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2221      	movs	r2, #33	@ 0x21
 80021ce:	2102      	movs	r1, #2
 80021d0:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	2210      	movs	r2, #16
 80021da:	4013      	ands	r3, r2
 80021dc:	2b10      	cmp	r3, #16
 80021de:	d05f      	beq.n	80022a0 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	22ca      	movs	r2, #202	@ 0xca
 80021e6:	625a      	str	r2, [r3, #36]	@ 0x24
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2253      	movs	r2, #83	@ 0x53
 80021ee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80021f0:	250f      	movs	r5, #15
 80021f2:	197c      	adds	r4, r7, r5
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	0018      	movs	r0, r3
 80021f8:	f000 fb86 	bl	8002908 <RTC_EnterInitMode>
 80021fc:	0003      	movs	r3, r0
 80021fe:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8002200:	0028      	movs	r0, r5
 8002202:	183b      	adds	r3, r7, r0
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d12c      	bne.n	8002264 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	492c      	ldr	r1, [pc, #176]	@ (80022c8 <HAL_RTC_Init+0x134>)
 8002216:	400a      	ands	r2, r1
 8002218:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	6899      	ldr	r1, [r3, #8]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685a      	ldr	r2, [r3, #4]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	431a      	orrs	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	431a      	orrs	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	430a      	orrs	r2, r1
 8002236:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	68d2      	ldr	r2, [r2, #12]
 8002240:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	6919      	ldr	r1, [r3, #16]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	041a      	lsls	r2, r3, #16
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	430a      	orrs	r2, r1
 8002254:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002256:	183c      	adds	r4, r7, r0
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	0018      	movs	r0, r3
 800225c:	f000 fb98 	bl	8002990 <RTC_ExitInitMode>
 8002260:	0003      	movs	r3, r0
 8002262:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8002264:	230f      	movs	r3, #15
 8002266:	18fb      	adds	r3, r7, r3
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d113      	bne.n	8002296 <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2103      	movs	r1, #3
 800227a:	438a      	bics	r2, r1
 800227c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	69da      	ldr	r2, [r3, #28]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	695b      	ldr	r3, [r3, #20]
 800228c:	431a      	orrs	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	430a      	orrs	r2, r1
 8002294:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	22ff      	movs	r2, #255	@ 0xff
 800229c:	625a      	str	r2, [r3, #36]	@ 0x24
 800229e:	e003      	b.n	80022a8 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80022a0:	230f      	movs	r3, #15
 80022a2:	18fb      	adds	r3, r7, r3
 80022a4:	2200      	movs	r2, #0
 80022a6:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 80022a8:	230f      	movs	r3, #15
 80022aa:	18fb      	adds	r3, r7, r3
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d103      	bne.n	80022ba <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2221      	movs	r2, #33	@ 0x21
 80022b6:	2101      	movs	r1, #1
 80022b8:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80022ba:	230f      	movs	r3, #15
 80022bc:	18fb      	adds	r3, r7, r3
 80022be:	781b      	ldrb	r3, [r3, #0]
}
 80022c0:	0018      	movs	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	b004      	add	sp, #16
 80022c6:	bdb0      	pop	{r4, r5, r7, pc}
 80022c8:	ff8fffbf 	.word	0xff8fffbf

080022cc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80022cc:	b5b0      	push	{r4, r5, r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80022d8:	2300      	movs	r3, #0
 80022da:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2220      	movs	r2, #32
 80022e0:	5c9b      	ldrb	r3, [r3, r2]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d101      	bne.n	80022ea <HAL_RTC_SetTime+0x1e>
 80022e6:	2302      	movs	r3, #2
 80022e8:	e092      	b.n	8002410 <HAL_RTC_SetTime+0x144>
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2220      	movs	r2, #32
 80022ee:	2101      	movs	r1, #1
 80022f0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2221      	movs	r2, #33	@ 0x21
 80022f6:	2102      	movs	r1, #2
 80022f8:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d125      	bne.n	800234c <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	2240      	movs	r2, #64	@ 0x40
 8002308:	4013      	ands	r3, r2
 800230a:	d102      	bne.n	8002312 <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	2200      	movs	r2, #0
 8002310:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	0018      	movs	r0, r3
 8002318:	f000 fb64 	bl	80029e4 <RTC_ByteToBcd2>
 800231c:	0003      	movs	r3, r0
 800231e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	785b      	ldrb	r3, [r3, #1]
 8002324:	0018      	movs	r0, r3
 8002326:	f000 fb5d 	bl	80029e4 <RTC_ByteToBcd2>
 800232a:	0003      	movs	r3, r0
 800232c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800232e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	789b      	ldrb	r3, [r3, #2]
 8002334:	0018      	movs	r0, r3
 8002336:	f000 fb55 	bl	80029e4 <RTC_ByteToBcd2>
 800233a:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800233c:	0022      	movs	r2, r4
 800233e:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	78db      	ldrb	r3, [r3, #3]
 8002344:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002346:	4313      	orrs	r3, r2
 8002348:	617b      	str	r3, [r7, #20]
 800234a:	e017      	b.n	800237c <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	2240      	movs	r2, #64	@ 0x40
 8002354:	4013      	ands	r3, r2
 8002356:	d102      	bne.n	800235e <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	2200      	movs	r2, #0
 800235c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	785b      	ldrb	r3, [r3, #1]
 8002368:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800236a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800236c:	68ba      	ldr	r2, [r7, #8]
 800236e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002370:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	78db      	ldrb	r3, [r3, #3]
 8002376:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002378:	4313      	orrs	r3, r2
 800237a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	22ca      	movs	r2, #202	@ 0xca
 8002382:	625a      	str	r2, [r3, #36]	@ 0x24
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2253      	movs	r2, #83	@ 0x53
 800238a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800238c:	2513      	movs	r5, #19
 800238e:	197c      	adds	r4, r7, r5
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	0018      	movs	r0, r3
 8002394:	f000 fab8 	bl	8002908 <RTC_EnterInitMode>
 8002398:	0003      	movs	r3, r0
 800239a:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800239c:	0028      	movs	r0, r5
 800239e:	183b      	adds	r3, r7, r0
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d120      	bne.n	80023e8 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	697a      	ldr	r2, [r7, #20]
 80023ac:	491a      	ldr	r1, [pc, #104]	@ (8002418 <HAL_RTC_SetTime+0x14c>)
 80023ae:	400a      	ands	r2, r1
 80023b0:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	689a      	ldr	r2, [r3, #8]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4917      	ldr	r1, [pc, #92]	@ (800241c <HAL_RTC_SetTime+0x150>)
 80023be:	400a      	ands	r2, r1
 80023c0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	6899      	ldr	r1, [r3, #8]
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	68da      	ldr	r2, [r3, #12]
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	431a      	orrs	r2, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	430a      	orrs	r2, r1
 80023d8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80023da:	183c      	adds	r4, r7, r0
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	0018      	movs	r0, r3
 80023e0:	f000 fad6 	bl	8002990 <RTC_ExitInitMode>
 80023e4:	0003      	movs	r3, r0
 80023e6:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 80023e8:	2313      	movs	r3, #19
 80023ea:	18fb      	adds	r3, r7, r3
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d103      	bne.n	80023fa <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2221      	movs	r2, #33	@ 0x21
 80023f6:	2101      	movs	r1, #1
 80023f8:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	22ff      	movs	r2, #255	@ 0xff
 8002400:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2220      	movs	r2, #32
 8002406:	2100      	movs	r1, #0
 8002408:	5499      	strb	r1, [r3, r2]

  return status;
 800240a:	2313      	movs	r3, #19
 800240c:	18fb      	adds	r3, r7, r3
 800240e:	781b      	ldrb	r3, [r3, #0]
}
 8002410:	0018      	movs	r0, r3
 8002412:	46bd      	mov	sp, r7
 8002414:	b006      	add	sp, #24
 8002416:	bdb0      	pop	{r4, r5, r7, pc}
 8002418:	007f7f7f 	.word	0x007f7f7f
 800241c:	fffbffff 	.word	0xfffbffff

08002420 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002420:	b5b0      	push	{r4, r5, r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800242c:	2300      	movs	r3, #0
 800242e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2220      	movs	r2, #32
 8002434:	5c9b      	ldrb	r3, [r3, r2]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d101      	bne.n	800243e <HAL_RTC_SetDate+0x1e>
 800243a:	2302      	movs	r3, #2
 800243c:	e07e      	b.n	800253c <HAL_RTC_SetDate+0x11c>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2220      	movs	r2, #32
 8002442:	2101      	movs	r1, #1
 8002444:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2221      	movs	r2, #33	@ 0x21
 800244a:	2102      	movs	r1, #2
 800244c:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d10e      	bne.n	8002472 <HAL_RTC_SetDate+0x52>
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	785b      	ldrb	r3, [r3, #1]
 8002458:	001a      	movs	r2, r3
 800245a:	2310      	movs	r3, #16
 800245c:	4013      	ands	r3, r2
 800245e:	d008      	beq.n	8002472 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	785b      	ldrb	r3, [r3, #1]
 8002464:	2210      	movs	r2, #16
 8002466:	4393      	bics	r3, r2
 8002468:	b2db      	uxtb	r3, r3
 800246a:	330a      	adds	r3, #10
 800246c:	b2da      	uxtb	r2, r3
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d11c      	bne.n	80024b2 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	78db      	ldrb	r3, [r3, #3]
 800247c:	0018      	movs	r0, r3
 800247e:	f000 fab1 	bl	80029e4 <RTC_ByteToBcd2>
 8002482:	0003      	movs	r3, r0
 8002484:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	785b      	ldrb	r3, [r3, #1]
 800248a:	0018      	movs	r0, r3
 800248c:	f000 faaa 	bl	80029e4 <RTC_ByteToBcd2>
 8002490:	0003      	movs	r3, r0
 8002492:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002494:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	789b      	ldrb	r3, [r3, #2]
 800249a:	0018      	movs	r0, r3
 800249c:	f000 faa2 	bl	80029e4 <RTC_ByteToBcd2>
 80024a0:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80024a2:	0022      	movs	r2, r4
 80024a4:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80024ac:	4313      	orrs	r3, r2
 80024ae:	617b      	str	r3, [r7, #20]
 80024b0:	e00e      	b.n	80024d0 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	78db      	ldrb	r3, [r3, #3]
 80024b6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	785b      	ldrb	r3, [r3, #1]
 80024bc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80024be:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80024c0:	68ba      	ldr	r2, [r7, #8]
 80024c2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80024c4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80024cc:	4313      	orrs	r3, r2
 80024ce:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	22ca      	movs	r2, #202	@ 0xca
 80024d6:	625a      	str	r2, [r3, #36]	@ 0x24
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2253      	movs	r2, #83	@ 0x53
 80024de:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80024e0:	2513      	movs	r5, #19
 80024e2:	197c      	adds	r4, r7, r5
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	0018      	movs	r0, r3
 80024e8:	f000 fa0e 	bl	8002908 <RTC_EnterInitMode>
 80024ec:	0003      	movs	r3, r0
 80024ee:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80024f0:	0028      	movs	r0, r5
 80024f2:	183b      	adds	r3, r7, r0
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10c      	bne.n	8002514 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	697a      	ldr	r2, [r7, #20]
 8002500:	4910      	ldr	r1, [pc, #64]	@ (8002544 <HAL_RTC_SetDate+0x124>)
 8002502:	400a      	ands	r2, r1
 8002504:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002506:	183c      	adds	r4, r7, r0
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	0018      	movs	r0, r3
 800250c:	f000 fa40 	bl	8002990 <RTC_ExitInitMode>
 8002510:	0003      	movs	r3, r0
 8002512:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8002514:	2313      	movs	r3, #19
 8002516:	18fb      	adds	r3, r7, r3
 8002518:	781b      	ldrb	r3, [r3, #0]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d103      	bne.n	8002526 <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2221      	movs	r2, #33	@ 0x21
 8002522:	2101      	movs	r1, #1
 8002524:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	22ff      	movs	r2, #255	@ 0xff
 800252c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2220      	movs	r2, #32
 8002532:	2100      	movs	r1, #0
 8002534:	5499      	strb	r1, [r3, r2]

  return status;
 8002536:	2313      	movs	r3, #19
 8002538:	18fb      	adds	r3, r7, r3
 800253a:	781b      	ldrb	r3, [r3, #0]
}
 800253c:	0018      	movs	r0, r3
 800253e:	46bd      	mov	sp, r7
 8002540:	b006      	add	sp, #24
 8002542:	bdb0      	pop	{r4, r5, r7, pc}
 8002544:	00ffff3f 	.word	0x00ffff3f

08002548 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8002548:	b590      	push	{r4, r7, lr}
 800254a:	b089      	sub	sp, #36	@ 0x24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8002554:	4ba7      	ldr	r3, [pc, #668]	@ (80027f4 <HAL_RTC_SetAlarm_IT+0x2ac>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	22fa      	movs	r2, #250	@ 0xfa
 800255a:	01d1      	lsls	r1, r2, #7
 800255c:	0018      	movs	r0, r3
 800255e:	f7fd fdd3 	bl	8000108 <__udivsi3>
 8002562:	0003      	movs	r3, r0
 8002564:	001a      	movs	r2, r3
 8002566:	0013      	movs	r3, r2
 8002568:	015b      	lsls	r3, r3, #5
 800256a:	1a9b      	subs	r3, r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	189b      	adds	r3, r3, r2
 8002570:	00db      	lsls	r3, r3, #3
 8002572:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8002574:	2300      	movs	r3, #0
 8002576:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8002578:	2300      	movs	r3, #0
 800257a:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2220      	movs	r2, #32
 8002580:	5c9b      	ldrb	r3, [r3, r2]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d101      	bne.n	800258a <HAL_RTC_SetAlarm_IT+0x42>
 8002586:	2302      	movs	r3, #2
 8002588:	e130      	b.n	80027ec <HAL_RTC_SetAlarm_IT+0x2a4>
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2220      	movs	r2, #32
 800258e:	2101      	movs	r1, #1
 8002590:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2221      	movs	r2, #33	@ 0x21
 8002596:	2102      	movs	r1, #2
 8002598:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d136      	bne.n	800260e <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	2240      	movs	r2, #64	@ 0x40
 80025a8:	4013      	ands	r3, r2
 80025aa:	d102      	bne.n	80025b2 <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	2200      	movs	r2, #0
 80025b0:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	0018      	movs	r0, r3
 80025b8:	f000 fa14 	bl	80029e4 <RTC_ByteToBcd2>
 80025bc:	0003      	movs	r3, r0
 80025be:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	785b      	ldrb	r3, [r3, #1]
 80025c4:	0018      	movs	r0, r3
 80025c6:	f000 fa0d 	bl	80029e4 <RTC_ByteToBcd2>
 80025ca:	0003      	movs	r3, r0
 80025cc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80025ce:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	789b      	ldrb	r3, [r3, #2]
 80025d4:	0018      	movs	r0, r3
 80025d6:	f000 fa05 	bl	80029e4 <RTC_ByteToBcd2>
 80025da:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80025dc:	0022      	movs	r2, r4
 80025de:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	78db      	ldrb	r3, [r3, #3]
 80025e4:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80025e6:	431a      	orrs	r2, r3
 80025e8:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	2220      	movs	r2, #32
 80025ee:	5c9b      	ldrb	r3, [r3, r2]
 80025f0:	0018      	movs	r0, r3
 80025f2:	f000 f9f7 	bl	80029e4 <RTC_ByteToBcd2>
 80025f6:	0003      	movs	r3, r0
 80025f8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 80025fa:	0022      	movs	r2, r4
 80025fc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8002602:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8002608:	4313      	orrs	r3, r2
 800260a:	61fb      	str	r3, [r7, #28]
 800260c:	e022      	b.n	8002654 <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	2240      	movs	r2, #64	@ 0x40
 8002616:	4013      	ands	r3, r2
 8002618:	d102      	bne.n	8002620 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	2200      	movs	r2, #0
 800261e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	785b      	ldrb	r3, [r3, #1]
 800262a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800262c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800262e:	68ba      	ldr	r2, [r7, #8]
 8002630:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8002632:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	78db      	ldrb	r3, [r3, #3]
 8002638:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800263a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	2120      	movs	r1, #32
 8002640:	5c5b      	ldrb	r3, [r3, r1]
 8002642:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8002644:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800264a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002650:	4313      	orrs	r3, r2
 8002652:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800265c:	4313      	orrs	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	22ca      	movs	r2, #202	@ 0xca
 8002666:	625a      	str	r2, [r3, #36]	@ 0x24
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2253      	movs	r2, #83	@ 0x53
 800266e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002674:	2380      	movs	r3, #128	@ 0x80
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	429a      	cmp	r2, r3
 800267a:	d146      	bne.n	800270a <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	495c      	ldr	r1, [pc, #368]	@ (80027f8 <HAL_RTC_SetAlarm_IT+0x2b0>)
 8002688:	400a      	ands	r2, r1
 800268a:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	22ff      	movs	r2, #255	@ 0xff
 8002694:	401a      	ands	r2, r3
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4958      	ldr	r1, [pc, #352]	@ (80027fc <HAL_RTC_SetAlarm_IT+0x2b4>)
 800269c:	430a      	orrs	r2, r1
 800269e:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	3b01      	subs	r3, #1
 80026a4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d10d      	bne.n	80026c8 <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	22ff      	movs	r2, #255	@ 0xff
 80026b2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2221      	movs	r2, #33	@ 0x21
 80026b8:	2103      	movs	r1, #3
 80026ba:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2220      	movs	r2, #32
 80026c0:	2100      	movs	r1, #0
 80026c2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e091      	b.n	80027ec <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	2201      	movs	r2, #1
 80026d0:	4013      	ands	r3, r2
 80026d2:	d0e5      	beq.n	80026a0 <HAL_RTC_SetAlarm_IT+0x158>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	69fa      	ldr	r2, [r7, #28]
 80026da:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	689a      	ldr	r2, [r3, #8]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2180      	movs	r1, #128	@ 0x80
 80026f0:	0049      	lsls	r1, r1, #1
 80026f2:	430a      	orrs	r2, r1
 80026f4:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	689a      	ldr	r2, [r3, #8]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2180      	movs	r1, #128	@ 0x80
 8002702:	0149      	lsls	r1, r1, #5
 8002704:	430a      	orrs	r2, r1
 8002706:	609a      	str	r2, [r3, #8]
 8002708:	e055      	b.n	80027b6 <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	493a      	ldr	r1, [pc, #232]	@ (8002800 <HAL_RTC_SetAlarm_IT+0x2b8>)
 8002716:	400a      	ands	r2, r1
 8002718:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	22ff      	movs	r2, #255	@ 0xff
 8002722:	401a      	ands	r2, r3
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4936      	ldr	r1, [pc, #216]	@ (8002804 <HAL_RTC_SetAlarm_IT+0x2bc>)
 800272a:	430a      	orrs	r2, r1
 800272c:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800272e:	4b31      	ldr	r3, [pc, #196]	@ (80027f4 <HAL_RTC_SetAlarm_IT+0x2ac>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	22fa      	movs	r2, #250	@ 0xfa
 8002734:	01d1      	lsls	r1, r2, #7
 8002736:	0018      	movs	r0, r3
 8002738:	f7fd fce6 	bl	8000108 <__udivsi3>
 800273c:	0003      	movs	r3, r0
 800273e:	001a      	movs	r2, r3
 8002740:	0013      	movs	r3, r2
 8002742:	015b      	lsls	r3, r3, #5
 8002744:	1a9b      	subs	r3, r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	189b      	adds	r3, r3, r2
 800274a:	00db      	lsls	r3, r3, #3
 800274c:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	3b01      	subs	r3, #1
 8002752:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d10d      	bne.n	8002776 <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	22ff      	movs	r2, #255	@ 0xff
 8002760:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2221      	movs	r2, #33	@ 0x21
 8002766:	2103      	movs	r1, #3
 8002768:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2220      	movs	r2, #32
 800276e:	2100      	movs	r1, #0
 8002770:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e03a      	b.n	80027ec <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	2202      	movs	r2, #2
 800277e:	4013      	ands	r3, r2
 8002780:	d0e5      	beq.n	800274e <HAL_RTC_SetAlarm_IT+0x206>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	69fa      	ldr	r2, [r7, #28]
 8002788:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	69ba      	ldr	r2, [r7, #24]
 8002790:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2180      	movs	r1, #128	@ 0x80
 800279e:	0089      	lsls	r1, r1, #2
 80027a0:	430a      	orrs	r2, r1
 80027a2:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2180      	movs	r1, #128	@ 0x80
 80027b0:	0189      	lsls	r1, r1, #6
 80027b2:	430a      	orrs	r2, r1
 80027b4:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80027b6:	4b14      	ldr	r3, [pc, #80]	@ (8002808 <HAL_RTC_SetAlarm_IT+0x2c0>)
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	4b13      	ldr	r3, [pc, #76]	@ (8002808 <HAL_RTC_SetAlarm_IT+0x2c0>)
 80027bc:	2180      	movs	r1, #128	@ 0x80
 80027be:	0289      	lsls	r1, r1, #10
 80027c0:	430a      	orrs	r2, r1
 80027c2:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80027c4:	4b10      	ldr	r3, [pc, #64]	@ (8002808 <HAL_RTC_SetAlarm_IT+0x2c0>)
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002808 <HAL_RTC_SetAlarm_IT+0x2c0>)
 80027ca:	2180      	movs	r1, #128	@ 0x80
 80027cc:	0289      	lsls	r1, r1, #10
 80027ce:	430a      	orrs	r2, r1
 80027d0:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	22ff      	movs	r2, #255	@ 0xff
 80027d8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2221      	movs	r2, #33	@ 0x21
 80027de:	2101      	movs	r1, #1
 80027e0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2220      	movs	r2, #32
 80027e6:	2100      	movs	r1, #0
 80027e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027ea:	2300      	movs	r3, #0
}
 80027ec:	0018      	movs	r0, r3
 80027ee:	46bd      	mov	sp, r7
 80027f0:	b009      	add	sp, #36	@ 0x24
 80027f2:	bd90      	pop	{r4, r7, pc}
 80027f4:	20000000 	.word	0x20000000
 80027f8:	fffffeff 	.word	0xfffffeff
 80027fc:	fffffe7f 	.word	0xfffffe7f
 8002800:	fffffdff 	.word	0xfffffdff
 8002804:	fffffd7f 	.word	0xfffffd7f
 8002808:	40010400 	.word	0x40010400

0800280c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002814:	4b21      	ldr	r3, [pc, #132]	@ (800289c <HAL_RTC_AlarmIRQHandler+0x90>)
 8002816:	2280      	movs	r2, #128	@ 0x80
 8002818:	0292      	lsls	r2, r2, #10
 800281a:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689a      	ldr	r2, [r3, #8]
 8002822:	2380      	movs	r3, #128	@ 0x80
 8002824:	015b      	lsls	r3, r3, #5
 8002826:	4013      	ands	r3, r2
 8002828:	d014      	beq.n	8002854 <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	68da      	ldr	r2, [r3, #12]
 8002830:	2380      	movs	r3, #128	@ 0x80
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	4013      	ands	r3, r2
 8002836:	d00d      	beq.n	8002854 <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	22ff      	movs	r2, #255	@ 0xff
 8002840:	401a      	ands	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4916      	ldr	r1, [pc, #88]	@ (80028a0 <HAL_RTC_AlarmIRQHandler+0x94>)
 8002848:	430a      	orrs	r2, r1
 800284a:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	0018      	movs	r0, r3
 8002850:	f000 f82a 	bl	80028a8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	689a      	ldr	r2, [r3, #8]
 800285a:	2380      	movs	r3, #128	@ 0x80
 800285c:	019b      	lsls	r3, r3, #6
 800285e:	4013      	ands	r3, r2
 8002860:	d014      	beq.n	800288c <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68da      	ldr	r2, [r3, #12]
 8002868:	2380      	movs	r3, #128	@ 0x80
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	4013      	ands	r3, r2
 800286e:	d00d      	beq.n	800288c <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	22ff      	movs	r2, #255	@ 0xff
 8002878:	401a      	ands	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4909      	ldr	r1, [pc, #36]	@ (80028a4 <HAL_RTC_AlarmIRQHandler+0x98>)
 8002880:	430a      	orrs	r2, r1
 8002882:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	0018      	movs	r0, r3
 8002888:	f000 f8cd 	bl	8002a26 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2221      	movs	r2, #33	@ 0x21
 8002890:	2101      	movs	r1, #1
 8002892:	5499      	strb	r1, [r3, r2]
}
 8002894:	46c0      	nop			@ (mov r8, r8)
 8002896:	46bd      	mov	sp, r7
 8002898:	b002      	add	sp, #8
 800289a:	bd80      	pop	{r7, pc}
 800289c:	40010400 	.word	0x40010400
 80028a0:	fffffe7f 	.word	0xfffffe7f
 80028a4:	fffffd7f 	.word	0xfffffd7f

080028a8 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80028b0:	46c0      	nop			@ (mov r8, r8)
 80028b2:	46bd      	mov	sp, r7
 80028b4:	b002      	add	sp, #8
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028c0:	2300      	movs	r3, #0
 80028c2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a0e      	ldr	r2, [pc, #56]	@ (8002904 <HAL_RTC_WaitForSynchro+0x4c>)
 80028ca:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028cc:	f7fe f9d8 	bl	8000c80 <HAL_GetTick>
 80028d0:	0003      	movs	r3, r0
 80028d2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80028d4:	e00a      	b.n	80028ec <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80028d6:	f7fe f9d3 	bl	8000c80 <HAL_GetTick>
 80028da:	0002      	movs	r2, r0
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	1ad2      	subs	r2, r2, r3
 80028e0:	23fa      	movs	r3, #250	@ 0xfa
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d901      	bls.n	80028ec <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e006      	b.n	80028fa <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	2220      	movs	r2, #32
 80028f4:	4013      	ands	r3, r2
 80028f6:	d0ee      	beq.n	80028d6 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80028f8:	2300      	movs	r3, #0
}
 80028fa:	0018      	movs	r0, r3
 80028fc:	46bd      	mov	sp, r7
 80028fe:	b004      	add	sp, #16
 8002900:	bd80      	pop	{r7, pc}
 8002902:	46c0      	nop			@ (mov r8, r8)
 8002904:	0001ff5f 	.word	0x0001ff5f

08002908 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002910:	2300      	movs	r3, #0
 8002912:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002914:	230f      	movs	r3, #15
 8002916:	18fb      	adds	r3, r7, r3
 8002918:	2200      	movs	r2, #0
 800291a:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	2240      	movs	r2, #64	@ 0x40
 8002924:	4013      	ands	r3, r2
 8002926:	d12c      	bne.n	8002982 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68da      	ldr	r2, [r3, #12]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2180      	movs	r1, #128	@ 0x80
 8002934:	430a      	orrs	r2, r1
 8002936:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002938:	f7fe f9a2 	bl	8000c80 <HAL_GetTick>
 800293c:	0003      	movs	r3, r0
 800293e:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002940:	e014      	b.n	800296c <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002942:	f7fe f99d 	bl	8000c80 <HAL_GetTick>
 8002946:	0002      	movs	r2, r0
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	1ad2      	subs	r2, r2, r3
 800294c:	200f      	movs	r0, #15
 800294e:	183b      	adds	r3, r7, r0
 8002950:	1839      	adds	r1, r7, r0
 8002952:	7809      	ldrb	r1, [r1, #0]
 8002954:	7019      	strb	r1, [r3, #0]
 8002956:	23fa      	movs	r3, #250	@ 0xfa
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	429a      	cmp	r2, r3
 800295c:	d906      	bls.n	800296c <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2221      	movs	r2, #33	@ 0x21
 8002962:	2104      	movs	r1, #4
 8002964:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8002966:	183b      	adds	r3, r7, r0
 8002968:	2201      	movs	r2, #1
 800296a:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	2240      	movs	r2, #64	@ 0x40
 8002974:	4013      	ands	r3, r2
 8002976:	d104      	bne.n	8002982 <RTC_EnterInitMode+0x7a>
 8002978:	230f      	movs	r3, #15
 800297a:	18fb      	adds	r3, r7, r3
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	2b01      	cmp	r3, #1
 8002980:	d1df      	bne.n	8002942 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8002982:	230f      	movs	r3, #15
 8002984:	18fb      	adds	r3, r7, r3
 8002986:	781b      	ldrb	r3, [r3, #0]
}
 8002988:	0018      	movs	r0, r3
 800298a:	46bd      	mov	sp, r7
 800298c:	b004      	add	sp, #16
 800298e:	bd80      	pop	{r7, pc}

08002990 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002990:	b590      	push	{r4, r7, lr}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002998:	240f      	movs	r4, #15
 800299a:	193b      	adds	r3, r7, r4
 800299c:	2200      	movs	r2, #0
 800299e:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68da      	ldr	r2, [r3, #12]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2180      	movs	r1, #128	@ 0x80
 80029ac:	438a      	bics	r2, r1
 80029ae:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	2220      	movs	r2, #32
 80029b8:	4013      	ands	r3, r2
 80029ba:	d10c      	bne.n	80029d6 <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	0018      	movs	r0, r3
 80029c0:	f7ff ff7a 	bl	80028b8 <HAL_RTC_WaitForSynchro>
 80029c4:	1e03      	subs	r3, r0, #0
 80029c6:	d006      	beq.n	80029d6 <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2221      	movs	r2, #33	@ 0x21
 80029cc:	2104      	movs	r1, #4
 80029ce:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 80029d0:	193b      	adds	r3, r7, r4
 80029d2:	2201      	movs	r2, #1
 80029d4:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80029d6:	230f      	movs	r3, #15
 80029d8:	18fb      	adds	r3, r7, r3
 80029da:	781b      	ldrb	r3, [r3, #0]
}
 80029dc:	0018      	movs	r0, r3
 80029de:	46bd      	mov	sp, r7
 80029e0:	b005      	add	sp, #20
 80029e2:	bd90      	pop	{r4, r7, pc}

080029e4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	0002      	movs	r2, r0
 80029ec:	1dfb      	adds	r3, r7, #7
 80029ee:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80029f0:	2300      	movs	r3, #0
 80029f2:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80029f4:	e007      	b.n	8002a06 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	3301      	adds	r3, #1
 80029fa:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80029fc:	1dfb      	adds	r3, r7, #7
 80029fe:	1dfa      	adds	r2, r7, #7
 8002a00:	7812      	ldrb	r2, [r2, #0]
 8002a02:	3a0a      	subs	r2, #10
 8002a04:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8002a06:	1dfb      	adds	r3, r7, #7
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	2b09      	cmp	r3, #9
 8002a0c:	d8f3      	bhi.n	80029f6 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	011b      	lsls	r3, r3, #4
 8002a14:	b2da      	uxtb	r2, r3
 8002a16:	1dfb      	adds	r3, r7, #7
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	b2db      	uxtb	r3, r3
}
 8002a1e:	0018      	movs	r0, r3
 8002a20:	46bd      	mov	sp, r7
 8002a22:	b004      	add	sp, #16
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b082      	sub	sp, #8
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8002a2e:	46c0      	nop			@ (mov r8, r8)
 8002a30:	46bd      	mov	sp, r7
 8002a32:	b002      	add	sp, #8
 8002a34:	bd80      	pop	{r7, pc}
	...

08002a38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d101      	bne.n	8002a4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e083      	b.n	8002b52 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d109      	bne.n	8002a66 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685a      	ldr	r2, [r3, #4]
 8002a56:	2382      	movs	r3, #130	@ 0x82
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d009      	beq.n	8002a72 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	61da      	str	r2, [r3, #28]
 8002a64:	e005      	b.n	8002a72 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2251      	movs	r2, #81	@ 0x51
 8002a7c:	5c9b      	ldrb	r3, [r3, r2]
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d107      	bne.n	8002a94 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2250      	movs	r2, #80	@ 0x50
 8002a88:	2100      	movs	r1, #0
 8002a8a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	0018      	movs	r0, r3
 8002a90:	f7fd ff64 	bl	800095c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2251      	movs	r2, #81	@ 0x51
 8002a98:	2102      	movs	r1, #2
 8002a9a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2140      	movs	r1, #64	@ 0x40
 8002aa8:	438a      	bics	r2, r1
 8002aaa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685a      	ldr	r2, [r3, #4]
 8002ab0:	2382      	movs	r3, #130	@ 0x82
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	401a      	ands	r2, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6899      	ldr	r1, [r3, #8]
 8002aba:	2384      	movs	r3, #132	@ 0x84
 8002abc:	021b      	lsls	r3, r3, #8
 8002abe:	400b      	ands	r3, r1
 8002ac0:	431a      	orrs	r2, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	68d9      	ldr	r1, [r3, #12]
 8002ac6:	2380      	movs	r3, #128	@ 0x80
 8002ac8:	011b      	lsls	r3, r3, #4
 8002aca:	400b      	ands	r3, r1
 8002acc:	431a      	orrs	r2, r3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	2102      	movs	r1, #2
 8002ad4:	400b      	ands	r3, r1
 8002ad6:	431a      	orrs	r2, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	695b      	ldr	r3, [r3, #20]
 8002adc:	2101      	movs	r1, #1
 8002ade:	400b      	ands	r3, r1
 8002ae0:	431a      	orrs	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6999      	ldr	r1, [r3, #24]
 8002ae6:	2380      	movs	r3, #128	@ 0x80
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	400b      	ands	r3, r1
 8002aec:	431a      	orrs	r2, r3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	69db      	ldr	r3, [r3, #28]
 8002af2:	2138      	movs	r1, #56	@ 0x38
 8002af4:	400b      	ands	r3, r1
 8002af6:	431a      	orrs	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a1b      	ldr	r3, [r3, #32]
 8002afc:	2180      	movs	r1, #128	@ 0x80
 8002afe:	400b      	ands	r3, r1
 8002b00:	431a      	orrs	r2, r3
 8002b02:	0011      	movs	r1, r2
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b08:	2380      	movs	r3, #128	@ 0x80
 8002b0a:	019b      	lsls	r3, r3, #6
 8002b0c:	401a      	ands	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	430a      	orrs	r2, r1
 8002b14:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	0c1b      	lsrs	r3, r3, #16
 8002b1c:	2204      	movs	r2, #4
 8002b1e:	4013      	ands	r3, r2
 8002b20:	0019      	movs	r1, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b26:	2210      	movs	r2, #16
 8002b28:	401a      	ands	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	69da      	ldr	r2, [r3, #28]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4907      	ldr	r1, [pc, #28]	@ (8002b5c <HAL_SPI_Init+0x124>)
 8002b3e:	400a      	ands	r2, r1
 8002b40:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2251      	movs	r2, #81	@ 0x51
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	0018      	movs	r0, r3
 8002b54:	46bd      	mov	sp, r7
 8002b56:	b002      	add	sp, #8
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	46c0      	nop			@ (mov r8, r8)
 8002b5c:	fffff7ff 	.word	0xfffff7ff

08002b60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d101      	bne.n	8002b72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e044      	b.n	8002bfc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d107      	bne.n	8002b8a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2278      	movs	r2, #120	@ 0x78
 8002b7e:	2100      	movs	r1, #0
 8002b80:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	0018      	movs	r0, r3
 8002b86:	f7fd ff4f 	bl	8000a28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2224      	movs	r2, #36	@ 0x24
 8002b8e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	438a      	bics	r2, r1
 8002b9e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d003      	beq.n	8002bb0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	0018      	movs	r0, r3
 8002bac:	f000 fde6 	bl	800377c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	f000 fb44 	bl	8003240 <UART_SetConfig>
 8002bb8:	0003      	movs	r3, r0
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d101      	bne.n	8002bc2 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e01c      	b.n	8002bfc <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	685a      	ldr	r2, [r3, #4]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	490d      	ldr	r1, [pc, #52]	@ (8002c04 <HAL_UART_Init+0xa4>)
 8002bce:	400a      	ands	r2, r1
 8002bd0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	212a      	movs	r1, #42	@ 0x2a
 8002bde:	438a      	bics	r2, r1
 8002be0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2101      	movs	r1, #1
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	0018      	movs	r0, r3
 8002bf6:	f000 fe75 	bl	80038e4 <UART_CheckIdleState>
 8002bfa:	0003      	movs	r3, r0
}
 8002bfc:	0018      	movs	r0, r3
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	b002      	add	sp, #8
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	ffffb7ff 	.word	0xffffb7ff

08002c08 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c08:	b590      	push	{r4, r7, lr}
 8002c0a:	b0ab      	sub	sp, #172	@ 0xac
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	69db      	ldr	r3, [r3, #28]
 8002c16:	22a4      	movs	r2, #164	@ 0xa4
 8002c18:	18b9      	adds	r1, r7, r2
 8002c1a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	20a0      	movs	r0, #160	@ 0xa0
 8002c24:	1839      	adds	r1, r7, r0
 8002c26:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	219c      	movs	r1, #156	@ 0x9c
 8002c30:	1879      	adds	r1, r7, r1
 8002c32:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002c34:	0011      	movs	r1, r2
 8002c36:	18bb      	adds	r3, r7, r2
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a99      	ldr	r2, [pc, #612]	@ (8002ea0 <HAL_UART_IRQHandler+0x298>)
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	2298      	movs	r2, #152	@ 0x98
 8002c40:	18bc      	adds	r4, r7, r2
 8002c42:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002c44:	18bb      	adds	r3, r7, r2
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d114      	bne.n	8002c76 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002c4c:	187b      	adds	r3, r7, r1
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2220      	movs	r2, #32
 8002c52:	4013      	ands	r3, r2
 8002c54:	d00f      	beq.n	8002c76 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002c56:	183b      	adds	r3, r7, r0
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2220      	movs	r2, #32
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	d00a      	beq.n	8002c76 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d100      	bne.n	8002c6a <HAL_UART_IRQHandler+0x62>
 8002c68:	e2be      	b.n	80031e8 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	0010      	movs	r0, r2
 8002c72:	4798      	blx	r3
      }
      return;
 8002c74:	e2b8      	b.n	80031e8 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002c76:	2398      	movs	r3, #152	@ 0x98
 8002c78:	18fb      	adds	r3, r7, r3
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d100      	bne.n	8002c82 <HAL_UART_IRQHandler+0x7a>
 8002c80:	e114      	b.n	8002eac <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002c82:	239c      	movs	r3, #156	@ 0x9c
 8002c84:	18fb      	adds	r3, r7, r3
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	d106      	bne.n	8002c9c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002c8e:	23a0      	movs	r3, #160	@ 0xa0
 8002c90:	18fb      	adds	r3, r7, r3
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a83      	ldr	r2, [pc, #524]	@ (8002ea4 <HAL_UART_IRQHandler+0x29c>)
 8002c96:	4013      	ands	r3, r2
 8002c98:	d100      	bne.n	8002c9c <HAL_UART_IRQHandler+0x94>
 8002c9a:	e107      	b.n	8002eac <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002c9c:	23a4      	movs	r3, #164	@ 0xa4
 8002c9e:	18fb      	adds	r3, r7, r3
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	d012      	beq.n	8002cce <HAL_UART_IRQHandler+0xc6>
 8002ca8:	23a0      	movs	r3, #160	@ 0xa0
 8002caa:	18fb      	adds	r3, r7, r3
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	2380      	movs	r3, #128	@ 0x80
 8002cb0:	005b      	lsls	r3, r3, #1
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	d00b      	beq.n	8002cce <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2284      	movs	r2, #132	@ 0x84
 8002cc2:	589b      	ldr	r3, [r3, r2]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	431a      	orrs	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2184      	movs	r1, #132	@ 0x84
 8002ccc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002cce:	23a4      	movs	r3, #164	@ 0xa4
 8002cd0:	18fb      	adds	r3, r7, r3
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	d011      	beq.n	8002cfe <HAL_UART_IRQHandler+0xf6>
 8002cda:	239c      	movs	r3, #156	@ 0x9c
 8002cdc:	18fb      	adds	r3, r7, r3
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	d00b      	beq.n	8002cfe <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2202      	movs	r2, #2
 8002cec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2284      	movs	r2, #132	@ 0x84
 8002cf2:	589b      	ldr	r3, [r3, r2]
 8002cf4:	2204      	movs	r2, #4
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2184      	movs	r1, #132	@ 0x84
 8002cfc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002cfe:	23a4      	movs	r3, #164	@ 0xa4
 8002d00:	18fb      	adds	r3, r7, r3
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2204      	movs	r2, #4
 8002d06:	4013      	ands	r3, r2
 8002d08:	d011      	beq.n	8002d2e <HAL_UART_IRQHandler+0x126>
 8002d0a:	239c      	movs	r3, #156	@ 0x9c
 8002d0c:	18fb      	adds	r3, r7, r3
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2201      	movs	r2, #1
 8002d12:	4013      	ands	r3, r2
 8002d14:	d00b      	beq.n	8002d2e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2204      	movs	r2, #4
 8002d1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2284      	movs	r2, #132	@ 0x84
 8002d22:	589b      	ldr	r3, [r3, r2]
 8002d24:	2202      	movs	r2, #2
 8002d26:	431a      	orrs	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2184      	movs	r1, #132	@ 0x84
 8002d2c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002d2e:	23a4      	movs	r3, #164	@ 0xa4
 8002d30:	18fb      	adds	r3, r7, r3
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2208      	movs	r2, #8
 8002d36:	4013      	ands	r3, r2
 8002d38:	d017      	beq.n	8002d6a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002d3a:	23a0      	movs	r3, #160	@ 0xa0
 8002d3c:	18fb      	adds	r3, r7, r3
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2220      	movs	r2, #32
 8002d42:	4013      	ands	r3, r2
 8002d44:	d105      	bne.n	8002d52 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002d46:	239c      	movs	r3, #156	@ 0x9c
 8002d48:	18fb      	adds	r3, r7, r3
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002d50:	d00b      	beq.n	8002d6a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2208      	movs	r2, #8
 8002d58:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2284      	movs	r2, #132	@ 0x84
 8002d5e:	589b      	ldr	r3, [r3, r2]
 8002d60:	2208      	movs	r2, #8
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2184      	movs	r1, #132	@ 0x84
 8002d68:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002d6a:	23a4      	movs	r3, #164	@ 0xa4
 8002d6c:	18fb      	adds	r3, r7, r3
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	2380      	movs	r3, #128	@ 0x80
 8002d72:	011b      	lsls	r3, r3, #4
 8002d74:	4013      	ands	r3, r2
 8002d76:	d013      	beq.n	8002da0 <HAL_UART_IRQHandler+0x198>
 8002d78:	23a0      	movs	r3, #160	@ 0xa0
 8002d7a:	18fb      	adds	r3, r7, r3
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	2380      	movs	r3, #128	@ 0x80
 8002d80:	04db      	lsls	r3, r3, #19
 8002d82:	4013      	ands	r3, r2
 8002d84:	d00c      	beq.n	8002da0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2280      	movs	r2, #128	@ 0x80
 8002d8c:	0112      	lsls	r2, r2, #4
 8002d8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2284      	movs	r2, #132	@ 0x84
 8002d94:	589b      	ldr	r3, [r3, r2]
 8002d96:	2220      	movs	r2, #32
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2184      	movs	r1, #132	@ 0x84
 8002d9e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2284      	movs	r2, #132	@ 0x84
 8002da4:	589b      	ldr	r3, [r3, r2]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d100      	bne.n	8002dac <HAL_UART_IRQHandler+0x1a4>
 8002daa:	e21f      	b.n	80031ec <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002dac:	23a4      	movs	r3, #164	@ 0xa4
 8002dae:	18fb      	adds	r3, r7, r3
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	2220      	movs	r2, #32
 8002db4:	4013      	ands	r3, r2
 8002db6:	d00e      	beq.n	8002dd6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002db8:	23a0      	movs	r3, #160	@ 0xa0
 8002dba:	18fb      	adds	r3, r7, r3
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2220      	movs	r2, #32
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	d008      	beq.n	8002dd6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d004      	beq.n	8002dd6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	0010      	movs	r0, r2
 8002dd4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2284      	movs	r2, #132	@ 0x84
 8002dda:	589b      	ldr	r3, [r3, r2]
 8002ddc:	2194      	movs	r1, #148	@ 0x94
 8002dde:	187a      	adds	r2, r7, r1
 8002de0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	2240      	movs	r2, #64	@ 0x40
 8002dea:	4013      	ands	r3, r2
 8002dec:	2b40      	cmp	r3, #64	@ 0x40
 8002dee:	d004      	beq.n	8002dfa <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002df0:	187b      	adds	r3, r7, r1
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2228      	movs	r2, #40	@ 0x28
 8002df6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002df8:	d047      	beq.n	8002e8a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	0018      	movs	r0, r3
 8002dfe:	f000 fe89 	bl	8003b14 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	2240      	movs	r2, #64	@ 0x40
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	2b40      	cmp	r3, #64	@ 0x40
 8002e0e:	d137      	bne.n	8002e80 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e10:	f3ef 8310 	mrs	r3, PRIMASK
 8002e14:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002e16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e18:	2090      	movs	r0, #144	@ 0x90
 8002e1a:	183a      	adds	r2, r7, r0
 8002e1c:	6013      	str	r3, [r2, #0]
 8002e1e:	2301      	movs	r3, #1
 8002e20:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e24:	f383 8810 	msr	PRIMASK, r3
}
 8002e28:	46c0      	nop			@ (mov r8, r8)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2140      	movs	r1, #64	@ 0x40
 8002e36:	438a      	bics	r2, r1
 8002e38:	609a      	str	r2, [r3, #8]
 8002e3a:	183b      	adds	r3, r7, r0
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e42:	f383 8810 	msr	PRIMASK, r3
}
 8002e46:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d012      	beq.n	8002e76 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e54:	4a14      	ldr	r2, [pc, #80]	@ (8002ea8 <HAL_UART_IRQHandler+0x2a0>)
 8002e56:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e5c:	0018      	movs	r0, r3
 8002e5e:	f7fe f85b 	bl	8000f18 <HAL_DMA_Abort_IT>
 8002e62:	1e03      	subs	r3, r0, #0
 8002e64:	d01a      	beq.n	8002e9c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e70:	0018      	movs	r0, r3
 8002e72:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e74:	e012      	b.n	8002e9c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	0018      	movs	r0, r3
 8002e7a:	f000 f9cd 	bl	8003218 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e7e:	e00d      	b.n	8002e9c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	0018      	movs	r0, r3
 8002e84:	f000 f9c8 	bl	8003218 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e88:	e008      	b.n	8002e9c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	0018      	movs	r0, r3
 8002e8e:	f000 f9c3 	bl	8003218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2284      	movs	r2, #132	@ 0x84
 8002e96:	2100      	movs	r1, #0
 8002e98:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002e9a:	e1a7      	b.n	80031ec <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e9c:	46c0      	nop			@ (mov r8, r8)
    return;
 8002e9e:	e1a5      	b.n	80031ec <HAL_UART_IRQHandler+0x5e4>
 8002ea0:	0000080f 	.word	0x0000080f
 8002ea4:	04000120 	.word	0x04000120
 8002ea8:	08003bdd 	.word	0x08003bdd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d000      	beq.n	8002eb6 <HAL_UART_IRQHandler+0x2ae>
 8002eb4:	e159      	b.n	800316a <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002eb6:	23a4      	movs	r3, #164	@ 0xa4
 8002eb8:	18fb      	adds	r3, r7, r3
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2210      	movs	r2, #16
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	d100      	bne.n	8002ec4 <HAL_UART_IRQHandler+0x2bc>
 8002ec2:	e152      	b.n	800316a <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002ec4:	23a0      	movs	r3, #160	@ 0xa0
 8002ec6:	18fb      	adds	r3, r7, r3
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2210      	movs	r2, #16
 8002ecc:	4013      	ands	r3, r2
 8002ece:	d100      	bne.n	8002ed2 <HAL_UART_IRQHandler+0x2ca>
 8002ed0:	e14b      	b.n	800316a <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2210      	movs	r2, #16
 8002ed8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	2240      	movs	r2, #64	@ 0x40
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	2b40      	cmp	r3, #64	@ 0x40
 8002ee6:	d000      	beq.n	8002eea <HAL_UART_IRQHandler+0x2e2>
 8002ee8:	e0bf      	b.n	800306a <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	685a      	ldr	r2, [r3, #4]
 8002ef2:	217e      	movs	r1, #126	@ 0x7e
 8002ef4:	187b      	adds	r3, r7, r1
 8002ef6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002ef8:	187b      	adds	r3, r7, r1
 8002efa:	881b      	ldrh	r3, [r3, #0]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d100      	bne.n	8002f02 <HAL_UART_IRQHandler+0x2fa>
 8002f00:	e095      	b.n	800302e <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2258      	movs	r2, #88	@ 0x58
 8002f06:	5a9b      	ldrh	r3, [r3, r2]
 8002f08:	187a      	adds	r2, r7, r1
 8002f0a:	8812      	ldrh	r2, [r2, #0]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d300      	bcc.n	8002f12 <HAL_UART_IRQHandler+0x30a>
 8002f10:	e08d      	b.n	800302e <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	187a      	adds	r2, r7, r1
 8002f16:	215a      	movs	r1, #90	@ 0x5a
 8002f18:	8812      	ldrh	r2, [r2, #0]
 8002f1a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2220      	movs	r2, #32
 8002f26:	4013      	ands	r3, r2
 8002f28:	d16f      	bne.n	800300a <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f2a:	f3ef 8310 	mrs	r3, PRIMASK
 8002f2e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f32:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002f34:	2301      	movs	r3, #1
 8002f36:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f3a:	f383 8810 	msr	PRIMASK, r3
}
 8002f3e:	46c0      	nop			@ (mov r8, r8)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	49ad      	ldr	r1, [pc, #692]	@ (8003200 <HAL_UART_IRQHandler+0x5f8>)
 8002f4c:	400a      	ands	r2, r1
 8002f4e:	601a      	str	r2, [r3, #0]
 8002f50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f52:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f56:	f383 8810 	msr	PRIMASK, r3
}
 8002f5a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f5c:	f3ef 8310 	mrs	r3, PRIMASK
 8002f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8002f62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f64:	677b      	str	r3, [r7, #116]	@ 0x74
 8002f66:	2301      	movs	r3, #1
 8002f68:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f6c:	f383 8810 	msr	PRIMASK, r3
}
 8002f70:	46c0      	nop			@ (mov r8, r8)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	689a      	ldr	r2, [r3, #8]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2101      	movs	r1, #1
 8002f7e:	438a      	bics	r2, r1
 8002f80:	609a      	str	r2, [r3, #8]
 8002f82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f84:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f88:	f383 8810 	msr	PRIMASK, r3
}
 8002f8c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f8e:	f3ef 8310 	mrs	r3, PRIMASK
 8002f92:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8002f94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f96:	673b      	str	r3, [r7, #112]	@ 0x70
 8002f98:	2301      	movs	r3, #1
 8002f9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f9e:	f383 8810 	msr	PRIMASK, r3
}
 8002fa2:	46c0      	nop			@ (mov r8, r8)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	689a      	ldr	r2, [r3, #8]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2140      	movs	r1, #64	@ 0x40
 8002fb0:	438a      	bics	r2, r1
 8002fb2:	609a      	str	r2, [r3, #8]
 8002fb4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002fb6:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fba:	f383 8810 	msr	PRIMASK, r3
}
 8002fbe:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2280      	movs	r2, #128	@ 0x80
 8002fc4:	2120      	movs	r1, #32
 8002fc6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fce:	f3ef 8310 	mrs	r3, PRIMASK
 8002fd2:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8002fd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002fd8:	2301      	movs	r3, #1
 8002fda:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fdc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fde:	f383 8810 	msr	PRIMASK, r3
}
 8002fe2:	46c0      	nop			@ (mov r8, r8)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2110      	movs	r1, #16
 8002ff0:	438a      	bics	r2, r1
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ff6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ff8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ffa:	f383 8810 	msr	PRIMASK, r3
}
 8002ffe:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003004:	0018      	movs	r0, r3
 8003006:	f7fd ff47 	bl	8000e98 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2202      	movs	r2, #2
 800300e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2258      	movs	r2, #88	@ 0x58
 8003014:	5a9a      	ldrh	r2, [r3, r2]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	215a      	movs	r1, #90	@ 0x5a
 800301a:	5a5b      	ldrh	r3, [r3, r1]
 800301c:	b29b      	uxth	r3, r3
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	b29a      	uxth	r2, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	0011      	movs	r1, r2
 8003026:	0018      	movs	r0, r3
 8003028:	f000 f8fe 	bl	8003228 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800302c:	e0e0      	b.n	80031f0 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2258      	movs	r2, #88	@ 0x58
 8003032:	5a9b      	ldrh	r3, [r3, r2]
 8003034:	227e      	movs	r2, #126	@ 0x7e
 8003036:	18ba      	adds	r2, r7, r2
 8003038:	8812      	ldrh	r2, [r2, #0]
 800303a:	429a      	cmp	r2, r3
 800303c:	d000      	beq.n	8003040 <HAL_UART_IRQHandler+0x438>
 800303e:	e0d7      	b.n	80031f0 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2220      	movs	r2, #32
 800304a:	4013      	ands	r3, r2
 800304c:	2b20      	cmp	r3, #32
 800304e:	d000      	beq.n	8003052 <HAL_UART_IRQHandler+0x44a>
 8003050:	e0ce      	b.n	80031f0 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2202      	movs	r2, #2
 8003056:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2258      	movs	r2, #88	@ 0x58
 800305c:	5a9a      	ldrh	r2, [r3, r2]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	0011      	movs	r1, r2
 8003062:	0018      	movs	r0, r3
 8003064:	f000 f8e0 	bl	8003228 <HAL_UARTEx_RxEventCallback>
      return;
 8003068:	e0c2      	b.n	80031f0 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2258      	movs	r2, #88	@ 0x58
 800306e:	5a99      	ldrh	r1, [r3, r2]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	225a      	movs	r2, #90	@ 0x5a
 8003074:	5a9b      	ldrh	r3, [r3, r2]
 8003076:	b29a      	uxth	r2, r3
 8003078:	208e      	movs	r0, #142	@ 0x8e
 800307a:	183b      	adds	r3, r7, r0
 800307c:	1a8a      	subs	r2, r1, r2
 800307e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	225a      	movs	r2, #90	@ 0x5a
 8003084:	5a9b      	ldrh	r3, [r3, r2]
 8003086:	b29b      	uxth	r3, r3
 8003088:	2b00      	cmp	r3, #0
 800308a:	d100      	bne.n	800308e <HAL_UART_IRQHandler+0x486>
 800308c:	e0b2      	b.n	80031f4 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 800308e:	183b      	adds	r3, r7, r0
 8003090:	881b      	ldrh	r3, [r3, #0]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d100      	bne.n	8003098 <HAL_UART_IRQHandler+0x490>
 8003096:	e0ad      	b.n	80031f4 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003098:	f3ef 8310 	mrs	r3, PRIMASK
 800309c:	60fb      	str	r3, [r7, #12]
  return(result);
 800309e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030a0:	2488      	movs	r4, #136	@ 0x88
 80030a2:	193a      	adds	r2, r7, r4
 80030a4:	6013      	str	r3, [r2, #0]
 80030a6:	2301      	movs	r3, #1
 80030a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	f383 8810 	msr	PRIMASK, r3
}
 80030b0:	46c0      	nop			@ (mov r8, r8)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4951      	ldr	r1, [pc, #324]	@ (8003204 <HAL_UART_IRQHandler+0x5fc>)
 80030be:	400a      	ands	r2, r1
 80030c0:	601a      	str	r2, [r3, #0]
 80030c2:	193b      	adds	r3, r7, r4
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	f383 8810 	msr	PRIMASK, r3
}
 80030ce:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030d0:	f3ef 8310 	mrs	r3, PRIMASK
 80030d4:	61bb      	str	r3, [r7, #24]
  return(result);
 80030d6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030d8:	2484      	movs	r4, #132	@ 0x84
 80030da:	193a      	adds	r2, r7, r4
 80030dc:	6013      	str	r3, [r2, #0]
 80030de:	2301      	movs	r3, #1
 80030e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	f383 8810 	msr	PRIMASK, r3
}
 80030e8:	46c0      	nop			@ (mov r8, r8)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	689a      	ldr	r2, [r3, #8]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2101      	movs	r1, #1
 80030f6:	438a      	bics	r2, r1
 80030f8:	609a      	str	r2, [r3, #8]
 80030fa:	193b      	adds	r3, r7, r4
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003100:	6a3b      	ldr	r3, [r7, #32]
 8003102:	f383 8810 	msr	PRIMASK, r3
}
 8003106:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2280      	movs	r2, #128	@ 0x80
 800310c:	2120      	movs	r1, #32
 800310e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800311c:	f3ef 8310 	mrs	r3, PRIMASK
 8003120:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003124:	2480      	movs	r4, #128	@ 0x80
 8003126:	193a      	adds	r2, r7, r4
 8003128:	6013      	str	r3, [r2, #0]
 800312a:	2301      	movs	r3, #1
 800312c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800312e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003130:	f383 8810 	msr	PRIMASK, r3
}
 8003134:	46c0      	nop			@ (mov r8, r8)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2110      	movs	r1, #16
 8003142:	438a      	bics	r2, r1
 8003144:	601a      	str	r2, [r3, #0]
 8003146:	193b      	adds	r3, r7, r4
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800314c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800314e:	f383 8810 	msr	PRIMASK, r3
}
 8003152:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2202      	movs	r2, #2
 8003158:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800315a:	183b      	adds	r3, r7, r0
 800315c:	881a      	ldrh	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	0011      	movs	r1, r2
 8003162:	0018      	movs	r0, r3
 8003164:	f000 f860 	bl	8003228 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003168:	e044      	b.n	80031f4 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800316a:	23a4      	movs	r3, #164	@ 0xa4
 800316c:	18fb      	adds	r3, r7, r3
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	2380      	movs	r3, #128	@ 0x80
 8003172:	035b      	lsls	r3, r3, #13
 8003174:	4013      	ands	r3, r2
 8003176:	d010      	beq.n	800319a <HAL_UART_IRQHandler+0x592>
 8003178:	239c      	movs	r3, #156	@ 0x9c
 800317a:	18fb      	adds	r3, r7, r3
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	2380      	movs	r3, #128	@ 0x80
 8003180:	03db      	lsls	r3, r3, #15
 8003182:	4013      	ands	r3, r2
 8003184:	d009      	beq.n	800319a <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	2280      	movs	r2, #128	@ 0x80
 800318c:	0352      	lsls	r2, r2, #13
 800318e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	0018      	movs	r0, r3
 8003194:	f000 fd60 	bl	8003c58 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003198:	e02f      	b.n	80031fa <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800319a:	23a4      	movs	r3, #164	@ 0xa4
 800319c:	18fb      	adds	r3, r7, r3
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2280      	movs	r2, #128	@ 0x80
 80031a2:	4013      	ands	r3, r2
 80031a4:	d00f      	beq.n	80031c6 <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80031a6:	23a0      	movs	r3, #160	@ 0xa0
 80031a8:	18fb      	adds	r3, r7, r3
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2280      	movs	r2, #128	@ 0x80
 80031ae:	4013      	ands	r3, r2
 80031b0:	d009      	beq.n	80031c6 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d01e      	beq.n	80031f8 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	0010      	movs	r0, r2
 80031c2:	4798      	blx	r3
    }
    return;
 80031c4:	e018      	b.n	80031f8 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80031c6:	23a4      	movs	r3, #164	@ 0xa4
 80031c8:	18fb      	adds	r3, r7, r3
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2240      	movs	r2, #64	@ 0x40
 80031ce:	4013      	ands	r3, r2
 80031d0:	d013      	beq.n	80031fa <HAL_UART_IRQHandler+0x5f2>
 80031d2:	23a0      	movs	r3, #160	@ 0xa0
 80031d4:	18fb      	adds	r3, r7, r3
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2240      	movs	r2, #64	@ 0x40
 80031da:	4013      	ands	r3, r2
 80031dc:	d00d      	beq.n	80031fa <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	0018      	movs	r0, r3
 80031e2:	f000 fd0e 	bl	8003c02 <UART_EndTransmit_IT>
    return;
 80031e6:	e008      	b.n	80031fa <HAL_UART_IRQHandler+0x5f2>
      return;
 80031e8:	46c0      	nop			@ (mov r8, r8)
 80031ea:	e006      	b.n	80031fa <HAL_UART_IRQHandler+0x5f2>
    return;
 80031ec:	46c0      	nop			@ (mov r8, r8)
 80031ee:	e004      	b.n	80031fa <HAL_UART_IRQHandler+0x5f2>
      return;
 80031f0:	46c0      	nop			@ (mov r8, r8)
 80031f2:	e002      	b.n	80031fa <HAL_UART_IRQHandler+0x5f2>
      return;
 80031f4:	46c0      	nop			@ (mov r8, r8)
 80031f6:	e000      	b.n	80031fa <HAL_UART_IRQHandler+0x5f2>
    return;
 80031f8:	46c0      	nop			@ (mov r8, r8)
  }

}
 80031fa:	46bd      	mov	sp, r7
 80031fc:	b02b      	add	sp, #172	@ 0xac
 80031fe:	bd90      	pop	{r4, r7, pc}
 8003200:	fffffeff 	.word	0xfffffeff
 8003204:	fffffedf 	.word	0xfffffedf

08003208 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b082      	sub	sp, #8
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003210:	46c0      	nop			@ (mov r8, r8)
 8003212:	46bd      	mov	sp, r7
 8003214:	b002      	add	sp, #8
 8003216:	bd80      	pop	{r7, pc}

08003218 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003220:	46c0      	nop			@ (mov r8, r8)
 8003222:	46bd      	mov	sp, r7
 8003224:	b002      	add	sp, #8
 8003226:	bd80      	pop	{r7, pc}

08003228 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	000a      	movs	r2, r1
 8003232:	1cbb      	adds	r3, r7, #2
 8003234:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003236:	46c0      	nop			@ (mov r8, r8)
 8003238:	46bd      	mov	sp, r7
 800323a:	b002      	add	sp, #8
 800323c:	bd80      	pop	{r7, pc}
	...

08003240 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003240:	b5b0      	push	{r4, r5, r7, lr}
 8003242:	b08e      	sub	sp, #56	@ 0x38
 8003244:	af00      	add	r7, sp, #0
 8003246:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003248:	231a      	movs	r3, #26
 800324a:	2218      	movs	r2, #24
 800324c:	189b      	adds	r3, r3, r2
 800324e:	19db      	adds	r3, r3, r7
 8003250:	2200      	movs	r2, #0
 8003252:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	689a      	ldr	r2, [r3, #8]
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	691b      	ldr	r3, [r3, #16]
 800325c:	431a      	orrs	r2, r3
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	431a      	orrs	r2, r3
 8003264:	69fb      	ldr	r3, [r7, #28]
 8003266:	69db      	ldr	r3, [r3, #28]
 8003268:	4313      	orrs	r3, r2
 800326a:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4ac3      	ldr	r2, [pc, #780]	@ (8003580 <UART_SetConfig+0x340>)
 8003274:	4013      	ands	r3, r2
 8003276:	0019      	movs	r1, r3
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800327e:	430a      	orrs	r2, r1
 8003280:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	4abe      	ldr	r2, [pc, #760]	@ (8003584 <UART_SetConfig+0x344>)
 800328a:	4013      	ands	r3, r2
 800328c:	0019      	movs	r1, r3
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	68da      	ldr	r2, [r3, #12]
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	430a      	orrs	r2, r1
 8003298:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4ab8      	ldr	r2, [pc, #736]	@ (8003588 <UART_SetConfig+0x348>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d004      	beq.n	80032b4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	6a1b      	ldr	r3, [r3, #32]
 80032ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80032b0:	4313      	orrs	r3, r2
 80032b2:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	4ab4      	ldr	r2, [pc, #720]	@ (800358c <UART_SetConfig+0x34c>)
 80032bc:	4013      	ands	r3, r2
 80032be:	0019      	movs	r1, r3
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80032c6:	430a      	orrs	r2, r1
 80032c8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4ab0      	ldr	r2, [pc, #704]	@ (8003590 <UART_SetConfig+0x350>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d131      	bne.n	8003338 <UART_SetConfig+0xf8>
 80032d4:	4baf      	ldr	r3, [pc, #700]	@ (8003594 <UART_SetConfig+0x354>)
 80032d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032d8:	2203      	movs	r2, #3
 80032da:	4013      	ands	r3, r2
 80032dc:	2b03      	cmp	r3, #3
 80032de:	d01d      	beq.n	800331c <UART_SetConfig+0xdc>
 80032e0:	d823      	bhi.n	800332a <UART_SetConfig+0xea>
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d00c      	beq.n	8003300 <UART_SetConfig+0xc0>
 80032e6:	d820      	bhi.n	800332a <UART_SetConfig+0xea>
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d002      	beq.n	80032f2 <UART_SetConfig+0xb2>
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d00e      	beq.n	800330e <UART_SetConfig+0xce>
 80032f0:	e01b      	b.n	800332a <UART_SetConfig+0xea>
 80032f2:	231b      	movs	r3, #27
 80032f4:	2218      	movs	r2, #24
 80032f6:	189b      	adds	r3, r3, r2
 80032f8:	19db      	adds	r3, r3, r7
 80032fa:	2201      	movs	r2, #1
 80032fc:	701a      	strb	r2, [r3, #0]
 80032fe:	e0b4      	b.n	800346a <UART_SetConfig+0x22a>
 8003300:	231b      	movs	r3, #27
 8003302:	2218      	movs	r2, #24
 8003304:	189b      	adds	r3, r3, r2
 8003306:	19db      	adds	r3, r3, r7
 8003308:	2202      	movs	r2, #2
 800330a:	701a      	strb	r2, [r3, #0]
 800330c:	e0ad      	b.n	800346a <UART_SetConfig+0x22a>
 800330e:	231b      	movs	r3, #27
 8003310:	2218      	movs	r2, #24
 8003312:	189b      	adds	r3, r3, r2
 8003314:	19db      	adds	r3, r3, r7
 8003316:	2204      	movs	r2, #4
 8003318:	701a      	strb	r2, [r3, #0]
 800331a:	e0a6      	b.n	800346a <UART_SetConfig+0x22a>
 800331c:	231b      	movs	r3, #27
 800331e:	2218      	movs	r2, #24
 8003320:	189b      	adds	r3, r3, r2
 8003322:	19db      	adds	r3, r3, r7
 8003324:	2208      	movs	r2, #8
 8003326:	701a      	strb	r2, [r3, #0]
 8003328:	e09f      	b.n	800346a <UART_SetConfig+0x22a>
 800332a:	231b      	movs	r3, #27
 800332c:	2218      	movs	r2, #24
 800332e:	189b      	adds	r3, r3, r2
 8003330:	19db      	adds	r3, r3, r7
 8003332:	2210      	movs	r2, #16
 8003334:	701a      	strb	r2, [r3, #0]
 8003336:	e098      	b.n	800346a <UART_SetConfig+0x22a>
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a96      	ldr	r2, [pc, #600]	@ (8003598 <UART_SetConfig+0x358>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d131      	bne.n	80033a6 <UART_SetConfig+0x166>
 8003342:	4b94      	ldr	r3, [pc, #592]	@ (8003594 <UART_SetConfig+0x354>)
 8003344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003346:	220c      	movs	r2, #12
 8003348:	4013      	ands	r3, r2
 800334a:	2b0c      	cmp	r3, #12
 800334c:	d01d      	beq.n	800338a <UART_SetConfig+0x14a>
 800334e:	d823      	bhi.n	8003398 <UART_SetConfig+0x158>
 8003350:	2b08      	cmp	r3, #8
 8003352:	d00c      	beq.n	800336e <UART_SetConfig+0x12e>
 8003354:	d820      	bhi.n	8003398 <UART_SetConfig+0x158>
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <UART_SetConfig+0x120>
 800335a:	2b04      	cmp	r3, #4
 800335c:	d00e      	beq.n	800337c <UART_SetConfig+0x13c>
 800335e:	e01b      	b.n	8003398 <UART_SetConfig+0x158>
 8003360:	231b      	movs	r3, #27
 8003362:	2218      	movs	r2, #24
 8003364:	189b      	adds	r3, r3, r2
 8003366:	19db      	adds	r3, r3, r7
 8003368:	2200      	movs	r2, #0
 800336a:	701a      	strb	r2, [r3, #0]
 800336c:	e07d      	b.n	800346a <UART_SetConfig+0x22a>
 800336e:	231b      	movs	r3, #27
 8003370:	2218      	movs	r2, #24
 8003372:	189b      	adds	r3, r3, r2
 8003374:	19db      	adds	r3, r3, r7
 8003376:	2202      	movs	r2, #2
 8003378:	701a      	strb	r2, [r3, #0]
 800337a:	e076      	b.n	800346a <UART_SetConfig+0x22a>
 800337c:	231b      	movs	r3, #27
 800337e:	2218      	movs	r2, #24
 8003380:	189b      	adds	r3, r3, r2
 8003382:	19db      	adds	r3, r3, r7
 8003384:	2204      	movs	r2, #4
 8003386:	701a      	strb	r2, [r3, #0]
 8003388:	e06f      	b.n	800346a <UART_SetConfig+0x22a>
 800338a:	231b      	movs	r3, #27
 800338c:	2218      	movs	r2, #24
 800338e:	189b      	adds	r3, r3, r2
 8003390:	19db      	adds	r3, r3, r7
 8003392:	2208      	movs	r2, #8
 8003394:	701a      	strb	r2, [r3, #0]
 8003396:	e068      	b.n	800346a <UART_SetConfig+0x22a>
 8003398:	231b      	movs	r3, #27
 800339a:	2218      	movs	r2, #24
 800339c:	189b      	adds	r3, r3, r2
 800339e:	19db      	adds	r3, r3, r7
 80033a0:	2210      	movs	r2, #16
 80033a2:	701a      	strb	r2, [r3, #0]
 80033a4:	e061      	b.n	800346a <UART_SetConfig+0x22a>
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a7c      	ldr	r2, [pc, #496]	@ (800359c <UART_SetConfig+0x35c>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d106      	bne.n	80033be <UART_SetConfig+0x17e>
 80033b0:	231b      	movs	r3, #27
 80033b2:	2218      	movs	r2, #24
 80033b4:	189b      	adds	r3, r3, r2
 80033b6:	19db      	adds	r3, r3, r7
 80033b8:	2200      	movs	r2, #0
 80033ba:	701a      	strb	r2, [r3, #0]
 80033bc:	e055      	b.n	800346a <UART_SetConfig+0x22a>
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a77      	ldr	r2, [pc, #476]	@ (80035a0 <UART_SetConfig+0x360>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d106      	bne.n	80033d6 <UART_SetConfig+0x196>
 80033c8:	231b      	movs	r3, #27
 80033ca:	2218      	movs	r2, #24
 80033cc:	189b      	adds	r3, r3, r2
 80033ce:	19db      	adds	r3, r3, r7
 80033d0:	2200      	movs	r2, #0
 80033d2:	701a      	strb	r2, [r3, #0]
 80033d4:	e049      	b.n	800346a <UART_SetConfig+0x22a>
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a6b      	ldr	r2, [pc, #428]	@ (8003588 <UART_SetConfig+0x348>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d13e      	bne.n	800345e <UART_SetConfig+0x21e>
 80033e0:	4b6c      	ldr	r3, [pc, #432]	@ (8003594 <UART_SetConfig+0x354>)
 80033e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80033e4:	23c0      	movs	r3, #192	@ 0xc0
 80033e6:	011b      	lsls	r3, r3, #4
 80033e8:	4013      	ands	r3, r2
 80033ea:	22c0      	movs	r2, #192	@ 0xc0
 80033ec:	0112      	lsls	r2, r2, #4
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d027      	beq.n	8003442 <UART_SetConfig+0x202>
 80033f2:	22c0      	movs	r2, #192	@ 0xc0
 80033f4:	0112      	lsls	r2, r2, #4
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d82a      	bhi.n	8003450 <UART_SetConfig+0x210>
 80033fa:	2280      	movs	r2, #128	@ 0x80
 80033fc:	0112      	lsls	r2, r2, #4
 80033fe:	4293      	cmp	r3, r2
 8003400:	d011      	beq.n	8003426 <UART_SetConfig+0x1e6>
 8003402:	2280      	movs	r2, #128	@ 0x80
 8003404:	0112      	lsls	r2, r2, #4
 8003406:	4293      	cmp	r3, r2
 8003408:	d822      	bhi.n	8003450 <UART_SetConfig+0x210>
 800340a:	2b00      	cmp	r3, #0
 800340c:	d004      	beq.n	8003418 <UART_SetConfig+0x1d8>
 800340e:	2280      	movs	r2, #128	@ 0x80
 8003410:	00d2      	lsls	r2, r2, #3
 8003412:	4293      	cmp	r3, r2
 8003414:	d00e      	beq.n	8003434 <UART_SetConfig+0x1f4>
 8003416:	e01b      	b.n	8003450 <UART_SetConfig+0x210>
 8003418:	231b      	movs	r3, #27
 800341a:	2218      	movs	r2, #24
 800341c:	189b      	adds	r3, r3, r2
 800341e:	19db      	adds	r3, r3, r7
 8003420:	2200      	movs	r2, #0
 8003422:	701a      	strb	r2, [r3, #0]
 8003424:	e021      	b.n	800346a <UART_SetConfig+0x22a>
 8003426:	231b      	movs	r3, #27
 8003428:	2218      	movs	r2, #24
 800342a:	189b      	adds	r3, r3, r2
 800342c:	19db      	adds	r3, r3, r7
 800342e:	2202      	movs	r2, #2
 8003430:	701a      	strb	r2, [r3, #0]
 8003432:	e01a      	b.n	800346a <UART_SetConfig+0x22a>
 8003434:	231b      	movs	r3, #27
 8003436:	2218      	movs	r2, #24
 8003438:	189b      	adds	r3, r3, r2
 800343a:	19db      	adds	r3, r3, r7
 800343c:	2204      	movs	r2, #4
 800343e:	701a      	strb	r2, [r3, #0]
 8003440:	e013      	b.n	800346a <UART_SetConfig+0x22a>
 8003442:	231b      	movs	r3, #27
 8003444:	2218      	movs	r2, #24
 8003446:	189b      	adds	r3, r3, r2
 8003448:	19db      	adds	r3, r3, r7
 800344a:	2208      	movs	r2, #8
 800344c:	701a      	strb	r2, [r3, #0]
 800344e:	e00c      	b.n	800346a <UART_SetConfig+0x22a>
 8003450:	231b      	movs	r3, #27
 8003452:	2218      	movs	r2, #24
 8003454:	189b      	adds	r3, r3, r2
 8003456:	19db      	adds	r3, r3, r7
 8003458:	2210      	movs	r2, #16
 800345a:	701a      	strb	r2, [r3, #0]
 800345c:	e005      	b.n	800346a <UART_SetConfig+0x22a>
 800345e:	231b      	movs	r3, #27
 8003460:	2218      	movs	r2, #24
 8003462:	189b      	adds	r3, r3, r2
 8003464:	19db      	adds	r3, r3, r7
 8003466:	2210      	movs	r2, #16
 8003468:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a46      	ldr	r2, [pc, #280]	@ (8003588 <UART_SetConfig+0x348>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d000      	beq.n	8003476 <UART_SetConfig+0x236>
 8003474:	e09a      	b.n	80035ac <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003476:	231b      	movs	r3, #27
 8003478:	2218      	movs	r2, #24
 800347a:	189b      	adds	r3, r3, r2
 800347c:	19db      	adds	r3, r3, r7
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	2b08      	cmp	r3, #8
 8003482:	d01d      	beq.n	80034c0 <UART_SetConfig+0x280>
 8003484:	dc20      	bgt.n	80034c8 <UART_SetConfig+0x288>
 8003486:	2b04      	cmp	r3, #4
 8003488:	d015      	beq.n	80034b6 <UART_SetConfig+0x276>
 800348a:	dc1d      	bgt.n	80034c8 <UART_SetConfig+0x288>
 800348c:	2b00      	cmp	r3, #0
 800348e:	d002      	beq.n	8003496 <UART_SetConfig+0x256>
 8003490:	2b02      	cmp	r3, #2
 8003492:	d005      	beq.n	80034a0 <UART_SetConfig+0x260>
 8003494:	e018      	b.n	80034c8 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003496:	f7fe fcf5 	bl	8001e84 <HAL_RCC_GetPCLK1Freq>
 800349a:	0003      	movs	r3, r0
 800349c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800349e:	e01c      	b.n	80034da <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034a0:	4b3c      	ldr	r3, [pc, #240]	@ (8003594 <UART_SetConfig+0x354>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2210      	movs	r2, #16
 80034a6:	4013      	ands	r3, r2
 80034a8:	d002      	beq.n	80034b0 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80034aa:	4b3e      	ldr	r3, [pc, #248]	@ (80035a4 <UART_SetConfig+0x364>)
 80034ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80034ae:	e014      	b.n	80034da <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80034b0:	4b3d      	ldr	r3, [pc, #244]	@ (80035a8 <UART_SetConfig+0x368>)
 80034b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80034b4:	e011      	b.n	80034da <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034b6:	f7fe fc55 	bl	8001d64 <HAL_RCC_GetSysClockFreq>
 80034ba:	0003      	movs	r3, r0
 80034bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80034be:	e00c      	b.n	80034da <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034c0:	2380      	movs	r3, #128	@ 0x80
 80034c2:	021b      	lsls	r3, r3, #8
 80034c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80034c6:	e008      	b.n	80034da <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80034c8:	2300      	movs	r3, #0
 80034ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80034cc:	231a      	movs	r3, #26
 80034ce:	2218      	movs	r2, #24
 80034d0:	189b      	adds	r3, r3, r2
 80034d2:	19db      	adds	r3, r3, r7
 80034d4:	2201      	movs	r2, #1
 80034d6:	701a      	strb	r2, [r3, #0]
        break;
 80034d8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80034da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d100      	bne.n	80034e2 <UART_SetConfig+0x2a2>
 80034e0:	e133      	b.n	800374a <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	685a      	ldr	r2, [r3, #4]
 80034e6:	0013      	movs	r3, r2
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	189b      	adds	r3, r3, r2
 80034ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d305      	bcc.n	80034fe <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80034f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034fa:	429a      	cmp	r2, r3
 80034fc:	d906      	bls.n	800350c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 80034fe:	231a      	movs	r3, #26
 8003500:	2218      	movs	r2, #24
 8003502:	189b      	adds	r3, r3, r2
 8003504:	19db      	adds	r3, r3, r7
 8003506:	2201      	movs	r2, #1
 8003508:	701a      	strb	r2, [r3, #0]
 800350a:	e11e      	b.n	800374a <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800350c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800350e:	613b      	str	r3, [r7, #16]
 8003510:	2300      	movs	r3, #0
 8003512:	617b      	str	r3, [r7, #20]
 8003514:	6939      	ldr	r1, [r7, #16]
 8003516:	697a      	ldr	r2, [r7, #20]
 8003518:	000b      	movs	r3, r1
 800351a:	0e1b      	lsrs	r3, r3, #24
 800351c:	0010      	movs	r0, r2
 800351e:	0205      	lsls	r5, r0, #8
 8003520:	431d      	orrs	r5, r3
 8003522:	000b      	movs	r3, r1
 8003524:	021c      	lsls	r4, r3, #8
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	085b      	lsrs	r3, r3, #1
 800352c:	60bb      	str	r3, [r7, #8]
 800352e:	2300      	movs	r3, #0
 8003530:	60fb      	str	r3, [r7, #12]
 8003532:	68b8      	ldr	r0, [r7, #8]
 8003534:	68f9      	ldr	r1, [r7, #12]
 8003536:	1900      	adds	r0, r0, r4
 8003538:	4169      	adcs	r1, r5
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	603b      	str	r3, [r7, #0]
 8003540:	2300      	movs	r3, #0
 8003542:	607b      	str	r3, [r7, #4]
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f7fc fe6a 	bl	8000220 <__aeabi_uldivmod>
 800354c:	0002      	movs	r2, r0
 800354e:	000b      	movs	r3, r1
 8003550:	0013      	movs	r3, r2
 8003552:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003554:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003556:	23c0      	movs	r3, #192	@ 0xc0
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	429a      	cmp	r2, r3
 800355c:	d309      	bcc.n	8003572 <UART_SetConfig+0x332>
 800355e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003560:	2380      	movs	r3, #128	@ 0x80
 8003562:	035b      	lsls	r3, r3, #13
 8003564:	429a      	cmp	r2, r3
 8003566:	d204      	bcs.n	8003572 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800356e:	60da      	str	r2, [r3, #12]
 8003570:	e0eb      	b.n	800374a <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8003572:	231a      	movs	r3, #26
 8003574:	2218      	movs	r2, #24
 8003576:	189b      	adds	r3, r3, r2
 8003578:	19db      	adds	r3, r3, r7
 800357a:	2201      	movs	r2, #1
 800357c:	701a      	strb	r2, [r3, #0]
 800357e:	e0e4      	b.n	800374a <UART_SetConfig+0x50a>
 8003580:	efff69f3 	.word	0xefff69f3
 8003584:	ffffcfff 	.word	0xffffcfff
 8003588:	40004800 	.word	0x40004800
 800358c:	fffff4ff 	.word	0xfffff4ff
 8003590:	40013800 	.word	0x40013800
 8003594:	40021000 	.word	0x40021000
 8003598:	40004400 	.word	0x40004400
 800359c:	40004c00 	.word	0x40004c00
 80035a0:	40005000 	.word	0x40005000
 80035a4:	003d0900 	.word	0x003d0900
 80035a8:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	69da      	ldr	r2, [r3, #28]
 80035b0:	2380      	movs	r3, #128	@ 0x80
 80035b2:	021b      	lsls	r3, r3, #8
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d000      	beq.n	80035ba <UART_SetConfig+0x37a>
 80035b8:	e070      	b.n	800369c <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 80035ba:	231b      	movs	r3, #27
 80035bc:	2218      	movs	r2, #24
 80035be:	189b      	adds	r3, r3, r2
 80035c0:	19db      	adds	r3, r3, r7
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	2b08      	cmp	r3, #8
 80035c6:	d822      	bhi.n	800360e <UART_SetConfig+0x3ce>
 80035c8:	009a      	lsls	r2, r3, #2
 80035ca:	4b67      	ldr	r3, [pc, #412]	@ (8003768 <UART_SetConfig+0x528>)
 80035cc:	18d3      	adds	r3, r2, r3
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80035d2:	f7fe fc57 	bl	8001e84 <HAL_RCC_GetPCLK1Freq>
 80035d6:	0003      	movs	r3, r0
 80035d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80035da:	e021      	b.n	8003620 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80035dc:	f7fe fc68 	bl	8001eb0 <HAL_RCC_GetPCLK2Freq>
 80035e0:	0003      	movs	r3, r0
 80035e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80035e4:	e01c      	b.n	8003620 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80035e6:	4b61      	ldr	r3, [pc, #388]	@ (800376c <UART_SetConfig+0x52c>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2210      	movs	r2, #16
 80035ec:	4013      	ands	r3, r2
 80035ee:	d002      	beq.n	80035f6 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80035f0:	4b5f      	ldr	r3, [pc, #380]	@ (8003770 <UART_SetConfig+0x530>)
 80035f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80035f4:	e014      	b.n	8003620 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 80035f6:	4b5f      	ldr	r3, [pc, #380]	@ (8003774 <UART_SetConfig+0x534>)
 80035f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80035fa:	e011      	b.n	8003620 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80035fc:	f7fe fbb2 	bl	8001d64 <HAL_RCC_GetSysClockFreq>
 8003600:	0003      	movs	r3, r0
 8003602:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003604:	e00c      	b.n	8003620 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003606:	2380      	movs	r3, #128	@ 0x80
 8003608:	021b      	lsls	r3, r3, #8
 800360a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800360c:	e008      	b.n	8003620 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800360e:	2300      	movs	r3, #0
 8003610:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8003612:	231a      	movs	r3, #26
 8003614:	2218      	movs	r2, #24
 8003616:	189b      	adds	r3, r3, r2
 8003618:	19db      	adds	r3, r3, r7
 800361a:	2201      	movs	r2, #1
 800361c:	701a      	strb	r2, [r3, #0]
        break;
 800361e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003622:	2b00      	cmp	r3, #0
 8003624:	d100      	bne.n	8003628 <UART_SetConfig+0x3e8>
 8003626:	e090      	b.n	800374a <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800362a:	005a      	lsls	r2, r3, #1
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	085b      	lsrs	r3, r3, #1
 8003632:	18d2      	adds	r2, r2, r3
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	0019      	movs	r1, r3
 800363a:	0010      	movs	r0, r2
 800363c:	f7fc fd64 	bl	8000108 <__udivsi3>
 8003640:	0003      	movs	r3, r0
 8003642:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003646:	2b0f      	cmp	r3, #15
 8003648:	d921      	bls.n	800368e <UART_SetConfig+0x44e>
 800364a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800364c:	2380      	movs	r3, #128	@ 0x80
 800364e:	025b      	lsls	r3, r3, #9
 8003650:	429a      	cmp	r2, r3
 8003652:	d21c      	bcs.n	800368e <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003656:	b29a      	uxth	r2, r3
 8003658:	200e      	movs	r0, #14
 800365a:	2418      	movs	r4, #24
 800365c:	1903      	adds	r3, r0, r4
 800365e:	19db      	adds	r3, r3, r7
 8003660:	210f      	movs	r1, #15
 8003662:	438a      	bics	r2, r1
 8003664:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003668:	085b      	lsrs	r3, r3, #1
 800366a:	b29b      	uxth	r3, r3
 800366c:	2207      	movs	r2, #7
 800366e:	4013      	ands	r3, r2
 8003670:	b299      	uxth	r1, r3
 8003672:	1903      	adds	r3, r0, r4
 8003674:	19db      	adds	r3, r3, r7
 8003676:	1902      	adds	r2, r0, r4
 8003678:	19d2      	adds	r2, r2, r7
 800367a:	8812      	ldrh	r2, [r2, #0]
 800367c:	430a      	orrs	r2, r1
 800367e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	1902      	adds	r2, r0, r4
 8003686:	19d2      	adds	r2, r2, r7
 8003688:	8812      	ldrh	r2, [r2, #0]
 800368a:	60da      	str	r2, [r3, #12]
 800368c:	e05d      	b.n	800374a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800368e:	231a      	movs	r3, #26
 8003690:	2218      	movs	r2, #24
 8003692:	189b      	adds	r3, r3, r2
 8003694:	19db      	adds	r3, r3, r7
 8003696:	2201      	movs	r2, #1
 8003698:	701a      	strb	r2, [r3, #0]
 800369a:	e056      	b.n	800374a <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800369c:	231b      	movs	r3, #27
 800369e:	2218      	movs	r2, #24
 80036a0:	189b      	adds	r3, r3, r2
 80036a2:	19db      	adds	r3, r3, r7
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	2b08      	cmp	r3, #8
 80036a8:	d822      	bhi.n	80036f0 <UART_SetConfig+0x4b0>
 80036aa:	009a      	lsls	r2, r3, #2
 80036ac:	4b32      	ldr	r3, [pc, #200]	@ (8003778 <UART_SetConfig+0x538>)
 80036ae:	18d3      	adds	r3, r2, r3
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036b4:	f7fe fbe6 	bl	8001e84 <HAL_RCC_GetPCLK1Freq>
 80036b8:	0003      	movs	r3, r0
 80036ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80036bc:	e021      	b.n	8003702 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036be:	f7fe fbf7 	bl	8001eb0 <HAL_RCC_GetPCLK2Freq>
 80036c2:	0003      	movs	r3, r0
 80036c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80036c6:	e01c      	b.n	8003702 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036c8:	4b28      	ldr	r3, [pc, #160]	@ (800376c <UART_SetConfig+0x52c>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2210      	movs	r2, #16
 80036ce:	4013      	ands	r3, r2
 80036d0:	d002      	beq.n	80036d8 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80036d2:	4b27      	ldr	r3, [pc, #156]	@ (8003770 <UART_SetConfig+0x530>)
 80036d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80036d6:	e014      	b.n	8003702 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 80036d8:	4b26      	ldr	r3, [pc, #152]	@ (8003774 <UART_SetConfig+0x534>)
 80036da:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80036dc:	e011      	b.n	8003702 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036de:	f7fe fb41 	bl	8001d64 <HAL_RCC_GetSysClockFreq>
 80036e2:	0003      	movs	r3, r0
 80036e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80036e6:	e00c      	b.n	8003702 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036e8:	2380      	movs	r3, #128	@ 0x80
 80036ea:	021b      	lsls	r3, r3, #8
 80036ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80036ee:	e008      	b.n	8003702 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 80036f0:	2300      	movs	r3, #0
 80036f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80036f4:	231a      	movs	r3, #26
 80036f6:	2218      	movs	r2, #24
 80036f8:	189b      	adds	r3, r3, r2
 80036fa:	19db      	adds	r3, r3, r7
 80036fc:	2201      	movs	r2, #1
 80036fe:	701a      	strb	r2, [r3, #0]
        break;
 8003700:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003704:	2b00      	cmp	r3, #0
 8003706:	d020      	beq.n	800374a <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	085a      	lsrs	r2, r3, #1
 800370e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003710:	18d2      	adds	r2, r2, r3
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	0019      	movs	r1, r3
 8003718:	0010      	movs	r0, r2
 800371a:	f7fc fcf5 	bl	8000108 <__udivsi3>
 800371e:	0003      	movs	r3, r0
 8003720:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003724:	2b0f      	cmp	r3, #15
 8003726:	d90a      	bls.n	800373e <UART_SetConfig+0x4fe>
 8003728:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800372a:	2380      	movs	r3, #128	@ 0x80
 800372c:	025b      	lsls	r3, r3, #9
 800372e:	429a      	cmp	r2, r3
 8003730:	d205      	bcs.n	800373e <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003734:	b29a      	uxth	r2, r3
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	60da      	str	r2, [r3, #12]
 800373c:	e005      	b.n	800374a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800373e:	231a      	movs	r3, #26
 8003740:	2218      	movs	r2, #24
 8003742:	189b      	adds	r3, r3, r2
 8003744:	19db      	adds	r3, r3, r7
 8003746:	2201      	movs	r2, #1
 8003748:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	2200      	movs	r2, #0
 800374e:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	2200      	movs	r2, #0
 8003754:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003756:	231a      	movs	r3, #26
 8003758:	2218      	movs	r2, #24
 800375a:	189b      	adds	r3, r3, r2
 800375c:	19db      	adds	r3, r3, r7
 800375e:	781b      	ldrb	r3, [r3, #0]
}
 8003760:	0018      	movs	r0, r3
 8003762:	46bd      	mov	sp, r7
 8003764:	b00e      	add	sp, #56	@ 0x38
 8003766:	bdb0      	pop	{r4, r5, r7, pc}
 8003768:	08003cfc 	.word	0x08003cfc
 800376c:	40021000 	.word	0x40021000
 8003770:	003d0900 	.word	0x003d0900
 8003774:	00f42400 	.word	0x00f42400
 8003778:	08003d20 	.word	0x08003d20

0800377c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003788:	2208      	movs	r2, #8
 800378a:	4013      	ands	r3, r2
 800378c:	d00b      	beq.n	80037a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	4a4a      	ldr	r2, [pc, #296]	@ (80038c0 <UART_AdvFeatureConfig+0x144>)
 8003796:	4013      	ands	r3, r2
 8003798:	0019      	movs	r1, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	430a      	orrs	r2, r1
 80037a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037aa:	2201      	movs	r2, #1
 80037ac:	4013      	ands	r3, r2
 80037ae:	d00b      	beq.n	80037c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	4a43      	ldr	r2, [pc, #268]	@ (80038c4 <UART_AdvFeatureConfig+0x148>)
 80037b8:	4013      	ands	r3, r2
 80037ba:	0019      	movs	r1, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	430a      	orrs	r2, r1
 80037c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037cc:	2202      	movs	r2, #2
 80037ce:	4013      	ands	r3, r2
 80037d0:	d00b      	beq.n	80037ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	4a3b      	ldr	r2, [pc, #236]	@ (80038c8 <UART_AdvFeatureConfig+0x14c>)
 80037da:	4013      	ands	r3, r2
 80037dc:	0019      	movs	r1, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	430a      	orrs	r2, r1
 80037e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ee:	2204      	movs	r2, #4
 80037f0:	4013      	ands	r3, r2
 80037f2:	d00b      	beq.n	800380c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	4a34      	ldr	r2, [pc, #208]	@ (80038cc <UART_AdvFeatureConfig+0x150>)
 80037fc:	4013      	ands	r3, r2
 80037fe:	0019      	movs	r1, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	430a      	orrs	r2, r1
 800380a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003810:	2210      	movs	r2, #16
 8003812:	4013      	ands	r3, r2
 8003814:	d00b      	beq.n	800382e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	4a2c      	ldr	r2, [pc, #176]	@ (80038d0 <UART_AdvFeatureConfig+0x154>)
 800381e:	4013      	ands	r3, r2
 8003820:	0019      	movs	r1, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	430a      	orrs	r2, r1
 800382c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003832:	2220      	movs	r2, #32
 8003834:	4013      	ands	r3, r2
 8003836:	d00b      	beq.n	8003850 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	4a25      	ldr	r2, [pc, #148]	@ (80038d4 <UART_AdvFeatureConfig+0x158>)
 8003840:	4013      	ands	r3, r2
 8003842:	0019      	movs	r1, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	430a      	orrs	r2, r1
 800384e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003854:	2240      	movs	r2, #64	@ 0x40
 8003856:	4013      	ands	r3, r2
 8003858:	d01d      	beq.n	8003896 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	4a1d      	ldr	r2, [pc, #116]	@ (80038d8 <UART_AdvFeatureConfig+0x15c>)
 8003862:	4013      	ands	r3, r2
 8003864:	0019      	movs	r1, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	430a      	orrs	r2, r1
 8003870:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003876:	2380      	movs	r3, #128	@ 0x80
 8003878:	035b      	lsls	r3, r3, #13
 800387a:	429a      	cmp	r2, r3
 800387c:	d10b      	bne.n	8003896 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	4a15      	ldr	r2, [pc, #84]	@ (80038dc <UART_AdvFeatureConfig+0x160>)
 8003886:	4013      	ands	r3, r2
 8003888:	0019      	movs	r1, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	430a      	orrs	r2, r1
 8003894:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389a:	2280      	movs	r2, #128	@ 0x80
 800389c:	4013      	ands	r3, r2
 800389e:	d00b      	beq.n	80038b8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	4a0e      	ldr	r2, [pc, #56]	@ (80038e0 <UART_AdvFeatureConfig+0x164>)
 80038a8:	4013      	ands	r3, r2
 80038aa:	0019      	movs	r1, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	605a      	str	r2, [r3, #4]
  }
}
 80038b8:	46c0      	nop			@ (mov r8, r8)
 80038ba:	46bd      	mov	sp, r7
 80038bc:	b002      	add	sp, #8
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	ffff7fff 	.word	0xffff7fff
 80038c4:	fffdffff 	.word	0xfffdffff
 80038c8:	fffeffff 	.word	0xfffeffff
 80038cc:	fffbffff 	.word	0xfffbffff
 80038d0:	ffffefff 	.word	0xffffefff
 80038d4:	ffffdfff 	.word	0xffffdfff
 80038d8:	ffefffff 	.word	0xffefffff
 80038dc:	ff9fffff 	.word	0xff9fffff
 80038e0:	fff7ffff 	.word	0xfff7ffff

080038e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b092      	sub	sp, #72	@ 0x48
 80038e8:	af02      	add	r7, sp, #8
 80038ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2284      	movs	r2, #132	@ 0x84
 80038f0:	2100      	movs	r1, #0
 80038f2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80038f4:	f7fd f9c4 	bl	8000c80 <HAL_GetTick>
 80038f8:	0003      	movs	r3, r0
 80038fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2208      	movs	r2, #8
 8003904:	4013      	ands	r3, r2
 8003906:	2b08      	cmp	r3, #8
 8003908:	d12c      	bne.n	8003964 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800390a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800390c:	2280      	movs	r2, #128	@ 0x80
 800390e:	0391      	lsls	r1, r2, #14
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	4a46      	ldr	r2, [pc, #280]	@ (8003a2c <UART_CheckIdleState+0x148>)
 8003914:	9200      	str	r2, [sp, #0]
 8003916:	2200      	movs	r2, #0
 8003918:	f000 f88c 	bl	8003a34 <UART_WaitOnFlagUntilTimeout>
 800391c:	1e03      	subs	r3, r0, #0
 800391e:	d021      	beq.n	8003964 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003920:	f3ef 8310 	mrs	r3, PRIMASK
 8003924:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003928:	63bb      	str	r3, [r7, #56]	@ 0x38
 800392a:	2301      	movs	r3, #1
 800392c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800392e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003930:	f383 8810 	msr	PRIMASK, r3
}
 8003934:	46c0      	nop			@ (mov r8, r8)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2180      	movs	r1, #128	@ 0x80
 8003942:	438a      	bics	r2, r1
 8003944:	601a      	str	r2, [r3, #0]
 8003946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003948:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800394a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800394c:	f383 8810 	msr	PRIMASK, r3
}
 8003950:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2220      	movs	r2, #32
 8003956:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2278      	movs	r2, #120	@ 0x78
 800395c:	2100      	movs	r1, #0
 800395e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e05f      	b.n	8003a24 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2204      	movs	r2, #4
 800396c:	4013      	ands	r3, r2
 800396e:	2b04      	cmp	r3, #4
 8003970:	d146      	bne.n	8003a00 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003972:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003974:	2280      	movs	r2, #128	@ 0x80
 8003976:	03d1      	lsls	r1, r2, #15
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	4a2c      	ldr	r2, [pc, #176]	@ (8003a2c <UART_CheckIdleState+0x148>)
 800397c:	9200      	str	r2, [sp, #0]
 800397e:	2200      	movs	r2, #0
 8003980:	f000 f858 	bl	8003a34 <UART_WaitOnFlagUntilTimeout>
 8003984:	1e03      	subs	r3, r0, #0
 8003986:	d03b      	beq.n	8003a00 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003988:	f3ef 8310 	mrs	r3, PRIMASK
 800398c:	60fb      	str	r3, [r7, #12]
  return(result);
 800398e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003990:	637b      	str	r3, [r7, #52]	@ 0x34
 8003992:	2301      	movs	r3, #1
 8003994:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	f383 8810 	msr	PRIMASK, r3
}
 800399c:	46c0      	nop			@ (mov r8, r8)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4921      	ldr	r1, [pc, #132]	@ (8003a30 <UART_CheckIdleState+0x14c>)
 80039aa:	400a      	ands	r2, r1
 80039ac:	601a      	str	r2, [r3, #0]
 80039ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	f383 8810 	msr	PRIMASK, r3
}
 80039b8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039ba:	f3ef 8310 	mrs	r3, PRIMASK
 80039be:	61bb      	str	r3, [r7, #24]
  return(result);
 80039c0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80039c4:	2301      	movs	r3, #1
 80039c6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	f383 8810 	msr	PRIMASK, r3
}
 80039ce:	46c0      	nop			@ (mov r8, r8)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689a      	ldr	r2, [r3, #8]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2101      	movs	r1, #1
 80039dc:	438a      	bics	r2, r1
 80039de:	609a      	str	r2, [r3, #8]
 80039e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039e4:	6a3b      	ldr	r3, [r7, #32]
 80039e6:	f383 8810 	msr	PRIMASK, r3
}
 80039ea:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2280      	movs	r2, #128	@ 0x80
 80039f0:	2120      	movs	r1, #32
 80039f2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2278      	movs	r2, #120	@ 0x78
 80039f8:	2100      	movs	r1, #0
 80039fa:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e011      	b.n	8003a24 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2220      	movs	r2, #32
 8003a04:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2280      	movs	r2, #128	@ 0x80
 8003a0a:	2120      	movs	r1, #32
 8003a0c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2278      	movs	r2, #120	@ 0x78
 8003a1e:	2100      	movs	r1, #0
 8003a20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	0018      	movs	r0, r3
 8003a26:	46bd      	mov	sp, r7
 8003a28:	b010      	add	sp, #64	@ 0x40
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	01ffffff 	.word	0x01ffffff
 8003a30:	fffffedf 	.word	0xfffffedf

08003a34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	603b      	str	r3, [r7, #0]
 8003a40:	1dfb      	adds	r3, r7, #7
 8003a42:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a44:	e051      	b.n	8003aea <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	3301      	adds	r3, #1
 8003a4a:	d04e      	beq.n	8003aea <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a4c:	f7fd f918 	bl	8000c80 <HAL_GetTick>
 8003a50:	0002      	movs	r2, r0
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d302      	bcc.n	8003a62 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e051      	b.n	8003b0a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2204      	movs	r2, #4
 8003a6e:	4013      	ands	r3, r2
 8003a70:	d03b      	beq.n	8003aea <UART_WaitOnFlagUntilTimeout+0xb6>
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2b80      	cmp	r3, #128	@ 0x80
 8003a76:	d038      	beq.n	8003aea <UART_WaitOnFlagUntilTimeout+0xb6>
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2b40      	cmp	r3, #64	@ 0x40
 8003a7c:	d035      	beq.n	8003aea <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	69db      	ldr	r3, [r3, #28]
 8003a84:	2208      	movs	r2, #8
 8003a86:	4013      	ands	r3, r2
 8003a88:	2b08      	cmp	r3, #8
 8003a8a:	d111      	bne.n	8003ab0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2208      	movs	r2, #8
 8003a92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	0018      	movs	r0, r3
 8003a98:	f000 f83c 	bl	8003b14 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2284      	movs	r2, #132	@ 0x84
 8003aa0:	2108      	movs	r1, #8
 8003aa2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2278      	movs	r2, #120	@ 0x78
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e02c      	b.n	8003b0a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	69da      	ldr	r2, [r3, #28]
 8003ab6:	2380      	movs	r3, #128	@ 0x80
 8003ab8:	011b      	lsls	r3, r3, #4
 8003aba:	401a      	ands	r2, r3
 8003abc:	2380      	movs	r3, #128	@ 0x80
 8003abe:	011b      	lsls	r3, r3, #4
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d112      	bne.n	8003aea <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2280      	movs	r2, #128	@ 0x80
 8003aca:	0112      	lsls	r2, r2, #4
 8003acc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	0018      	movs	r0, r3
 8003ad2:	f000 f81f 	bl	8003b14 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2284      	movs	r2, #132	@ 0x84
 8003ada:	2120      	movs	r1, #32
 8003adc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2278      	movs	r2, #120	@ 0x78
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e00f      	b.n	8003b0a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	69db      	ldr	r3, [r3, #28]
 8003af0:	68ba      	ldr	r2, [r7, #8]
 8003af2:	4013      	ands	r3, r2
 8003af4:	68ba      	ldr	r2, [r7, #8]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	425a      	negs	r2, r3
 8003afa:	4153      	adcs	r3, r2
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	001a      	movs	r2, r3
 8003b00:	1dfb      	adds	r3, r7, #7
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d09e      	beq.n	8003a46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	b004      	add	sp, #16
 8003b10:	bd80      	pop	{r7, pc}
	...

08003b14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b08e      	sub	sp, #56	@ 0x38
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b1c:	f3ef 8310 	mrs	r3, PRIMASK
 8003b20:	617b      	str	r3, [r7, #20]
  return(result);
 8003b22:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b24:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b26:	2301      	movs	r3, #1
 8003b28:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	f383 8810 	msr	PRIMASK, r3
}
 8003b30:	46c0      	nop			@ (mov r8, r8)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4926      	ldr	r1, [pc, #152]	@ (8003bd8 <UART_EndRxTransfer+0xc4>)
 8003b3e:	400a      	ands	r2, r1
 8003b40:	601a      	str	r2, [r3, #0]
 8003b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	f383 8810 	msr	PRIMASK, r3
}
 8003b4c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b4e:	f3ef 8310 	mrs	r3, PRIMASK
 8003b52:	623b      	str	r3, [r7, #32]
  return(result);
 8003b54:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b56:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b58:	2301      	movs	r3, #1
 8003b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5e:	f383 8810 	msr	PRIMASK, r3
}
 8003b62:	46c0      	nop			@ (mov r8, r8)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	689a      	ldr	r2, [r3, #8]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	2101      	movs	r1, #1
 8003b70:	438a      	bics	r2, r1
 8003b72:	609a      	str	r2, [r3, #8]
 8003b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b76:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b7a:	f383 8810 	msr	PRIMASK, r3
}
 8003b7e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d118      	bne.n	8003bba <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b88:	f3ef 8310 	mrs	r3, PRIMASK
 8003b8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b8e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b92:	2301      	movs	r3, #1
 8003b94:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f383 8810 	msr	PRIMASK, r3
}
 8003b9c:	46c0      	nop			@ (mov r8, r8)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2110      	movs	r1, #16
 8003baa:	438a      	bics	r2, r1
 8003bac:	601a      	str	r2, [r3, #0]
 8003bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bb0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	f383 8810 	msr	PRIMASK, r3
}
 8003bb8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2280      	movs	r2, #128	@ 0x80
 8003bbe:	2120      	movs	r1, #32
 8003bc0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003bce:	46c0      	nop			@ (mov r8, r8)
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	b00e      	add	sp, #56	@ 0x38
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	46c0      	nop			@ (mov r8, r8)
 8003bd8:	fffffedf 	.word	0xfffffedf

08003bdc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	225a      	movs	r2, #90	@ 0x5a
 8003bee:	2100      	movs	r1, #0
 8003bf0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	f7ff fb0f 	bl	8003218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bfa:	46c0      	nop			@ (mov r8, r8)
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	b004      	add	sp, #16
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b086      	sub	sp, #24
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c0a:	f3ef 8310 	mrs	r3, PRIMASK
 8003c0e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003c10:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003c12:	617b      	str	r3, [r7, #20]
 8003c14:	2301      	movs	r3, #1
 8003c16:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f383 8810 	msr	PRIMASK, r3
}
 8003c1e:	46c0      	nop			@ (mov r8, r8)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2140      	movs	r1, #64	@ 0x40
 8003c2c:	438a      	bics	r2, r1
 8003c2e:	601a      	str	r2, [r3, #0]
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	f383 8810 	msr	PRIMASK, r3
}
 8003c3a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2220      	movs	r2, #32
 8003c40:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	0018      	movs	r0, r3
 8003c4c:	f7ff fadc 	bl	8003208 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c50:	46c0      	nop			@ (mov r8, r8)
 8003c52:	46bd      	mov	sp, r7
 8003c54:	b006      	add	sp, #24
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003c60:	46c0      	nop			@ (mov r8, r8)
 8003c62:	46bd      	mov	sp, r7
 8003c64:	b002      	add	sp, #8
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <memset>:
 8003c68:	0003      	movs	r3, r0
 8003c6a:	1882      	adds	r2, r0, r2
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d100      	bne.n	8003c72 <memset+0xa>
 8003c70:	4770      	bx	lr
 8003c72:	7019      	strb	r1, [r3, #0]
 8003c74:	3301      	adds	r3, #1
 8003c76:	e7f9      	b.n	8003c6c <memset+0x4>

08003c78 <__libc_init_array>:
 8003c78:	b570      	push	{r4, r5, r6, lr}
 8003c7a:	2600      	movs	r6, #0
 8003c7c:	4c0c      	ldr	r4, [pc, #48]	@ (8003cb0 <__libc_init_array+0x38>)
 8003c7e:	4d0d      	ldr	r5, [pc, #52]	@ (8003cb4 <__libc_init_array+0x3c>)
 8003c80:	1b64      	subs	r4, r4, r5
 8003c82:	10a4      	asrs	r4, r4, #2
 8003c84:	42a6      	cmp	r6, r4
 8003c86:	d109      	bne.n	8003c9c <__libc_init_array+0x24>
 8003c88:	2600      	movs	r6, #0
 8003c8a:	f000 f819 	bl	8003cc0 <_init>
 8003c8e:	4c0a      	ldr	r4, [pc, #40]	@ (8003cb8 <__libc_init_array+0x40>)
 8003c90:	4d0a      	ldr	r5, [pc, #40]	@ (8003cbc <__libc_init_array+0x44>)
 8003c92:	1b64      	subs	r4, r4, r5
 8003c94:	10a4      	asrs	r4, r4, #2
 8003c96:	42a6      	cmp	r6, r4
 8003c98:	d105      	bne.n	8003ca6 <__libc_init_array+0x2e>
 8003c9a:	bd70      	pop	{r4, r5, r6, pc}
 8003c9c:	00b3      	lsls	r3, r6, #2
 8003c9e:	58eb      	ldr	r3, [r5, r3]
 8003ca0:	4798      	blx	r3
 8003ca2:	3601      	adds	r6, #1
 8003ca4:	e7ee      	b.n	8003c84 <__libc_init_array+0xc>
 8003ca6:	00b3      	lsls	r3, r6, #2
 8003ca8:	58eb      	ldr	r3, [r5, r3]
 8003caa:	4798      	blx	r3
 8003cac:	3601      	adds	r6, #1
 8003cae:	e7f2      	b.n	8003c96 <__libc_init_array+0x1e>
 8003cb0:	08003d4c 	.word	0x08003d4c
 8003cb4:	08003d4c 	.word	0x08003d4c
 8003cb8:	08003d50 	.word	0x08003d50
 8003cbc:	08003d4c 	.word	0x08003d4c

08003cc0 <_init>:
 8003cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cc2:	46c0      	nop			@ (mov r8, r8)
 8003cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cc6:	bc08      	pop	{r3}
 8003cc8:	469e      	mov	lr, r3
 8003cca:	4770      	bx	lr

08003ccc <_fini>:
 8003ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cce:	46c0      	nop			@ (mov r8, r8)
 8003cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cd2:	bc08      	pop	{r3}
 8003cd4:	469e      	mov	lr, r3
 8003cd6:	4770      	bx	lr
