{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416181151540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416181151540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 16 17:39:11 2014 " "Processing started: Sun Nov 16 17:39:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416181151540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416181151540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_sta MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416181151540 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1416181151602 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416181151883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1416181151914 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1416181151914 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2060 " "TimeQuest Timing Analyzer is analyzing 2060 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1416181152288 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MasterVerilog.sdc " "Synopsys Design Constraints File file not found: 'MasterVerilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1416181152366 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1416181152366 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_27 clk_27 " "create_clock -period 1.000 -name clk_27 clk_27" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152382 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PushButton_Debouncer:debounceit0\|PB_state PushButton_Debouncer:debounceit0\|PB_state " "create_clock -period 1.000 -name PushButton_Debouncer:debounceit0\|PB_state PushButton_Debouncer:debounceit0\|PB_state" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152382 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " "create_clock -period 1.000 -name Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152382 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Processor:aProcessor\|reg_32b:IR\|Q\[0\] Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "create_clock -period 1.000 -name Processor:aProcessor\|reg_32b:IR\|Q\[0\] Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152382 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " "create_clock -period 1.000 -name Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152382 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152382 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr5~0  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152413 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|ALU_Op\[5\]~3  from: datad  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|ALU_Op\[5\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152413 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|WideOr4~2  from: datac  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|WideOr4~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152413 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1416181152413 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1416181152444 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1416181152444 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1416181152507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.829 " "Worst-case setup slack is -11.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.829       -11.829 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]  " "  -11.829       -11.829 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.801     -9495.201 PushButton_Debouncer:debounceit0\|PB_state  " "  -10.801     -9495.201 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.291       -53.238 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -9.291       -53.238 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.046      -168.431 clk_27  " "   -3.046      -168.431 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.634        -0.808 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]  " "   -0.634        -0.808 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416181152507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.375 " "Worst-case hold slack is -6.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.375       -53.483 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -6.375       -53.483 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.477      -258.144 PushButton_Debouncer:debounceit0\|PB_state  " "   -3.477      -258.144 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.493       -43.219 clk_27  " "   -2.493       -43.219 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217     -1429.678 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]  " "   -2.217     -1429.678 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.108        -0.108 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]  " "   -0.108        -0.108 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416181152554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416181152554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.756 " "Worst-case minimum pulse width slack is -3.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.756      -340.976 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -3.756      -340.976 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state  " "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -166.528 clk_27  " "   -1.423      -166.528 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]  " "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]  " "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416181152554 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1416181153287 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1416181153287 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr5~0  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|ALU_Op\[5\]~3  from: datad  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|ALU_Op\[5\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|WideOr4~2  from: datac  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|WideOr4~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153505 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1416181153505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1416181153552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.037 " "Worst-case setup slack is -5.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.037        -5.037 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]  " "   -5.037        -5.037 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.030     -3381.623 PushButton_Debouncer:debounceit0\|PB_state  " "   -4.030     -3381.623 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.590       -20.332 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -3.590       -20.332 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979       -36.358 clk_27  " "   -0.979       -36.358 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173        -0.173 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]  " "   -0.173        -0.173 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416181153568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.848 " "Worst-case hold slack is -2.848" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.848       -24.272 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -2.848       -24.272 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.052      -211.439 PushButton_Debouncer:debounceit0\|PB_state  " "   -2.052      -211.439 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.540       -42.400 clk_27  " "   -1.540       -42.400 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.595       -81.172 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]  " "   -0.595       -81.172 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065        -0.065 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]  " "   -0.065        -0.065 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416181153599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416181153614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1416181153630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state  " "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -166.528 clk_27  " "   -1.423      -166.528 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.409       -98.196 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -1.409       -98.196 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\]  " "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|ClockCounter:StageGenerator\|ClockCount\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\]  " "    0.500         0.000 Processor:aProcessor\|ControlSignalGenerator:CSG\|SelectController:SelectSignals\|ALU_Op\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1416181153646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1416181153646 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1416181154457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1416181154706 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1416181154738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416181155096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 16 17:39:15 2014 " "Processing ended: Sun Nov 16 17:39:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416181155096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416181155096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416181155096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416181155096 ""}
