###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-16.ucsd.edu)
#  Generated on:      Tue Mar 11 14:02:47 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Hold Check with Pin ofifo_inst/col_idx_0__fifo_instance/q7_reg_
0_/CP 
Endpoint:   ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D            (v) 
checked with  leading edge of 'clk'
Beginpoint: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/Q (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.593
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.606
  Arrival Time                  0.421
  Slack Time                   -0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.128
     = Beginpoint Arrival Time       0.128
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | mac_array_instance/col_idx_1__mac_col_inst/key_q_r | CP ^         |        |       |   0.128 |    0.313 | 
     | eg_32_                                             |              |        |       |         |          | 
     | mac_array_instance/col_idx_1__mac_col_inst/key_q_r | CP ^ -> Q v  | DFQD1  | 0.069 |   0.197 |    0.383 | 
     | eg_32_                                             |              |        |       |         |          | 
     | mac_array_instance/col_idx_1__mac_col_inst/mac_16i | I v -> ZN ^  | CKND4  | 0.022 |   0.219 |    0.404 | 
     | n_instance/U95                                     |              |        |       |         |          | 
     | mac_array_instance/col_idx_1__mac_col_inst/mac_16i | B1 ^ -> ZN v | INR2D0 | 0.017 |   0.236 |    0.421 | 
     | n_instance/U1180                                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_1__mac_col_inst/mac_16i | CI v -> S v  | FA1D0  | 0.048 |   0.283 |    0.469 | 
     | n_instance/U1211                                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_1__mac_col_inst/mac_16i | CI v -> S v  | FA1D1  | 0.084 |   0.367 |    0.552 | 
     | n_instance/U1394                                   |              |        |       |         |          | 
     | ofifo_inst/col_idx_0__fifo_instance/U84            | I0 v -> Z v  | MUX2D0 | 0.054 |   0.421 |    0.606 | 
     | ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_      | D v          | DFQD1  | 0.000 |   0.421 |    0.606 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin ofifo_inst/col_idx_4__fifo_instance/q1_reg_
0_/CP 
Endpoint:   ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_/D            (v) 
checked with  leading edge of 'clk'
Beginpoint: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/Q (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.523
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.508
  Arrival Time                  0.323
  Slack Time                   -0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.088
     = Beginpoint Arrival Time       0.088
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | mac_array_instance/col_idx_5__mac_col_inst/key_q_r | CP ^         |        |       |   0.088 |    0.272 | 
     | eg_32_                                             |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/key_q_r | CP ^ -> Q v  | DFQD4  | 0.067 |   0.154 |    0.339 | 
     | eg_32_                                             |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | I v -> ZN ^  | CKND4  | 0.023 |   0.177 |    0.362 | 
     | n_instance/FE_OCPC2022_key_q_32_                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | B1 ^ -> ZN v | INR2D0 | 0.019 |   0.196 |    0.381 | 
     | n_instance/U1074                                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | CI v -> S v  | FA1D1  | 0.032 |   0.228 |    0.413 | 
     | n_instance/U1121                                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | CI v -> S v  | FA1D1  | 0.089 |   0.317 |    0.502 | 
     | n_instance/U1425                                   |              |        |       |         |          | 
     | ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_      | D v          | EDFQD1 | 0.006 |   0.323 |    0.508 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin ofifo_inst/col_idx_4__fifo_instance/q0_reg_
0_/CP 
Endpoint:   ofifo_inst/col_idx_4__fifo_instance/q0_reg_0_/D            (v) 
checked with  leading edge of 'clk'
Beginpoint: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/Q (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.523
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.508
  Arrival Time                  0.323
  Slack Time                   -0.185
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.088
     = Beginpoint Arrival Time       0.088
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | mac_array_instance/col_idx_5__mac_col_inst/key_q_r | CP ^         |        |       |   0.088 |    0.272 | 
     | eg_32_                                             |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/key_q_r | CP ^ -> Q v  | DFQD4  | 0.067 |   0.154 |    0.339 | 
     | eg_32_                                             |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | I v -> ZN ^  | CKND4  | 0.023 |   0.177 |    0.362 | 
     | n_instance/FE_OCPC2022_key_q_32_                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | B1 ^ -> ZN v | INR2D0 | 0.019 |   0.196 |    0.381 | 
     | n_instance/U1074                                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | CI v -> S v  | FA1D1  | 0.032 |   0.228 |    0.413 | 
     | n_instance/U1121                                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | CI v -> S v  | FA1D1  | 0.089 |   0.317 |    0.502 | 
     | n_instance/U1425                                   |              |        |       |         |          | 
     | ofifo_inst/col_idx_4__fifo_instance/q0_reg_0_      | D v          | EDFQD1 | 0.006 |   0.323 |    0.508 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin ofifo_inst/col_idx_4__fifo_instance/q5_reg_
0_/CP 
Endpoint:   ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/D            (v) 
checked with  leading edge of 'clk'
Beginpoint: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/Q (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.523
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.508
  Arrival Time                  0.323
  Slack Time                   -0.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.088
     = Beginpoint Arrival Time       0.088
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | mac_array_instance/col_idx_5__mac_col_inst/key_q_r | CP ^         |        |       |   0.088 |    0.272 | 
     | eg_32_                                             |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/key_q_r | CP ^ -> Q v  | DFQD4  | 0.067 |   0.154 |    0.339 | 
     | eg_32_                                             |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | I v -> ZN ^  | CKND4  | 0.023 |   0.177 |    0.362 | 
     | n_instance/FE_OCPC2022_key_q_32_                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | B1 ^ -> ZN v | INR2D0 | 0.019 |   0.196 |    0.381 | 
     | n_instance/U1074                                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | CI v -> S v  | FA1D1  | 0.032 |   0.228 |    0.413 | 
     | n_instance/U1121                                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | CI v -> S v  | FA1D1  | 0.089 |   0.317 |    0.502 | 
     | n_instance/U1425                                   |              |        |       |         |          | 
     | ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_      | D v          | EDFQD1 | 0.006 |   0.323 |    0.508 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin ofifo_inst/col_idx_4__fifo_instance/q4_reg_
0_/CP 
Endpoint:   ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D            (v) 
checked with  leading edge of 'clk'
Beginpoint: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/Q (v) 
triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: BC_VIEW
Other End Arrival Time          0.522
+ Hold                         -0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.508
  Arrival Time                  0.323
  Slack Time                   -0.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.088
     = Beginpoint Arrival Time       0.088
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | mac_array_instance/col_idx_5__mac_col_inst/key_q_r | CP ^         |        |       |   0.088 |    0.272 | 
     | eg_32_                                             |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/key_q_r | CP ^ -> Q v  | DFQD4  | 0.067 |   0.155 |    0.339 | 
     | eg_32_                                             |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | I v -> ZN ^  | CKND4  | 0.023 |   0.178 |    0.362 | 
     | n_instance/FE_OCPC2022_key_q_32_                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | B1 ^ -> ZN v | INR2D0 | 0.019 |   0.196 |    0.380 | 
     | n_instance/U1074                                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | CI v -> S v  | FA1D1  | 0.032 |   0.229 |    0.413 | 
     | n_instance/U1121                                   |              |        |       |         |          | 
     | mac_array_instance/col_idx_5__mac_col_inst/mac_16i | CI v -> S v  | FA1D1  | 0.089 |   0.317 |    0.501 | 
     | n_instance/U1425                                   |              |        |       |         |          | 
     | ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_      | D v          | EDFQD1 | 0.006 |   0.323 |    0.508 | 
     +---------------------------------------------------------------------------------------------------------+ 

