#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 1;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5558eea70360 .scope module, "counter_tb" "counter_tb" 2 3;
 .timescale 0 -1;
v0x5558eea9ca40_0 .var "clk", 0 0;
v0x5558eea9cae0_0 .net "q", 3 0, L_0x5558eea9d3f0;  1 drivers
v0x5558eea9cbd0_0 .var "reset", 0 0;
S_0x5558eea79e40 .scope module, "ir" "rip_counter" 2 7, 3 2 0, S_0x5558eea70360;
 .timescale 0 -1;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x5558eea9c770_0 .net "clk", 0 0, v0x5558eea9ca40_0;  1 drivers
v0x5558eea9c860_0 .net "q", 3 0, L_0x5558eea9d3f0;  alias, 1 drivers
v0x5558eea9c940_0 .net "reset", 0 0, v0x5558eea9cbd0_0;  1 drivers
L_0x5558eea9cf00 .part L_0x5558eea9d3f0, 0, 1;
L_0x5558eea9d1b0 .part L_0x5558eea9d3f0, 1, 1;
L_0x5558eea9d3f0 .concat8 [ 1 1 1 1], v0x5558eea6bc20_0, v0x5558eea9aa80_0, v0x5558eea9b690_0, v0x5558eea9c220_0;
L_0x5558eea9d490 .part L_0x5558eea9d3f0, 2, 1;
S_0x5558eea7a060 .scope module, "tff0" "T_FF" 3 7, 4 2 0, S_0x5558eea79e40;
 .timescale 0 -1;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x5558eea9cca0 .functor NOT 1, v0x5558eea6bc20_0, C4<0>, C4<0>, C4<0>;
v0x5558eea9a110_0 .net "clk", 0 0, v0x5558eea9ca40_0;  alias, 1 drivers
v0x5558eea9a1d0_0 .net "d", 0 0, L_0x5558eea9cca0;  1 drivers
v0x5558eea9a270_0 .net "q", 0 0, v0x5558eea6bc20_0;  1 drivers
v0x5558eea9a340_0 .net "reset", 0 0, v0x5558eea9cbd0_0;  alias, 1 drivers
S_0x5558eea7ce40 .scope module, "dff0" "D_FF" 4 9, 5 1 0, S_0x5558eea7a060;
 .timescale 0 -1;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x5558eea6d760_0 .net "clk", 0 0, v0x5558eea9ca40_0;  alias, 1 drivers
v0x5558eea6c800_0 .net "d", 0 0, L_0x5558eea9cca0;  alias, 1 drivers
v0x5558eea6bc20_0 .var "q", 0 0;
v0x5558eea99fd0_0 .net "reset", 0 0, v0x5558eea9cbd0_0;  alias, 1 drivers
E_0x5558eea7a7f0/0 .event negedge, v0x5558eea6d760_0;
E_0x5558eea7a7f0/1 .event posedge, v0x5558eea99fd0_0;
E_0x5558eea7a7f0 .event/or E_0x5558eea7a7f0/0, E_0x5558eea7a7f0/1;
S_0x5558eea9a410 .scope module, "tff1" "T_FF" 3 8, 4 2 0, S_0x5558eea79e40;
 .timescale 0 -1;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x5558eea9cdb0 .functor NOT 1, v0x5558eea9aa80_0, C4<0>, C4<0>, C4<0>;
v0x5558eea9acc0_0 .net "clk", 0 0, L_0x5558eea9cf00;  1 drivers
v0x5558eea9ad80_0 .net "d", 0 0, L_0x5558eea9cdb0;  1 drivers
v0x5558eea9ae50_0 .net "q", 0 0, v0x5558eea9aa80_0;  1 drivers
v0x5558eea9af50_0 .net "reset", 0 0, v0x5558eea9cbd0_0;  alias, 1 drivers
S_0x5558eea9a630 .scope module, "dff0" "D_FF" 4 9, 5 1 0, S_0x5558eea9a410;
 .timescale 0 -1;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x5558eea9a8e0_0 .net "clk", 0 0, L_0x5558eea9cf00;  alias, 1 drivers
v0x5558eea9a9c0_0 .net "d", 0 0, L_0x5558eea9cdb0;  alias, 1 drivers
v0x5558eea9aa80_0 .var "q", 0 0;
v0x5558eea9ab50_0 .net "reset", 0 0, v0x5558eea9cbd0_0;  alias, 1 drivers
E_0x5558eea793f0/0 .event negedge, v0x5558eea9a8e0_0;
E_0x5558eea793f0/1 .event posedge, v0x5558eea99fd0_0;
E_0x5558eea793f0 .event/or E_0x5558eea793f0/0, E_0x5558eea793f0/1;
S_0x5558eea9aff0 .scope module, "tff2" "T_FF" 3 9, 4 2 0, S_0x5558eea79e40;
 .timescale 0 -1;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x5558eea9d060 .functor NOT 1, v0x5558eea9b690_0, C4<0>, C4<0>, C4<0>;
v0x5558eea9b8b0_0 .net "clk", 0 0, L_0x5558eea9d1b0;  1 drivers
v0x5558eea9b970_0 .net "d", 0 0, L_0x5558eea9d060;  1 drivers
v0x5558eea9ba40_0 .net "q", 0 0, v0x5558eea9b690_0;  1 drivers
v0x5558eea9bb40_0 .net "reset", 0 0, v0x5558eea9cbd0_0;  alias, 1 drivers
S_0x5558eea9b240 .scope module, "dff0" "D_FF" 4 9, 5 1 0, S_0x5558eea9aff0;
 .timescale 0 -1;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x5558eea9b4f0_0 .net "clk", 0 0, L_0x5558eea9d1b0;  alias, 1 drivers
v0x5558eea9b5d0_0 .net "d", 0 0, L_0x5558eea9d060;  alias, 1 drivers
v0x5558eea9b690_0 .var "q", 0 0;
v0x5558eea9b760_0 .net "reset", 0 0, v0x5558eea9cbd0_0;  alias, 1 drivers
E_0x5558eea44970/0 .event negedge, v0x5558eea9b4f0_0;
E_0x5558eea44970/1 .event posedge, v0x5558eea99fd0_0;
E_0x5558eea44970 .event/or E_0x5558eea44970/0, E_0x5558eea44970/1;
S_0x5558eea9bbe0 .scope module, "tff3" "T_FF" 3 10, 4 2 0, S_0x5558eea79e40;
 .timescale 0 -1;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x5558eea9d2a0 .functor NOT 1, v0x5558eea9c220_0, C4<0>, C4<0>, C4<0>;
v0x5558eea9c440_0 .net "clk", 0 0, L_0x5558eea9d490;  1 drivers
v0x5558eea9c500_0 .net "d", 0 0, L_0x5558eea9d2a0;  1 drivers
v0x5558eea9c5d0_0 .net "q", 0 0, v0x5558eea9c220_0;  1 drivers
v0x5558eea9c6d0_0 .net "reset", 0 0, v0x5558eea9cbd0_0;  alias, 1 drivers
S_0x5558eea9bdb0 .scope module, "dff0" "D_FF" 4 9, 5 1 0, S_0x5558eea9bbe0;
 .timescale 0 -1;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x5558eea9c080_0 .net "clk", 0 0, L_0x5558eea9d490;  alias, 1 drivers
v0x5558eea9c160_0 .net "d", 0 0, L_0x5558eea9d2a0;  alias, 1 drivers
v0x5558eea9c220_0 .var "q", 0 0;
v0x5558eea9c2f0_0 .net "reset", 0 0, v0x5558eea9cbd0_0;  alias, 1 drivers
E_0x5558eea44730/0 .event negedge, v0x5558eea9c080_0;
E_0x5558eea44730/1 .event posedge, v0x5558eea99fd0_0;
E_0x5558eea44730 .event/or E_0x5558eea44730/0, E_0x5558eea44730/1;
    .scope S_0x5558eea7ce40;
T_0 ;
    %wait E_0x5558eea7a7f0;
    %load/vec4 v0x5558eea99fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558eea6bc20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5558eea6c800_0;
    %assign/vec4 v0x5558eea6bc20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5558eea9a630;
T_1 ;
    %wait E_0x5558eea793f0;
    %load/vec4 v0x5558eea9ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558eea9aa80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5558eea9a9c0_0;
    %assign/vec4 v0x5558eea9aa80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5558eea9b240;
T_2 ;
    %wait E_0x5558eea44970;
    %load/vec4 v0x5558eea9b760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558eea9b690_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5558eea9b5d0_0;
    %assign/vec4 v0x5558eea9b690_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5558eea9bdb0;
T_3 ;
    %wait E_0x5558eea44730;
    %load/vec4 v0x5558eea9c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558eea9c220_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5558eea9c160_0;
    %assign/vec4 v0x5558eea9c220_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5558eea70360;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558eea9ca40_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5558eea70360;
T_5 ;
    %delay 50, 0;
    %load/vec4 v0x5558eea9ca40_0;
    %inv;
    %store/vec4 v0x5558eea9ca40_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5558eea70360;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558eea9cbd0_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558eea9cbd0_0, 0, 1;
    %delay 1800, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558eea9cbd0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558eea9cbd0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5558eea70360;
T_7 ;
    %vpi_call 2 22 "$monitor", $time, "  Output q = %d , clk=%d , reset=%d", v0x5558eea9cae0_0, v0x5558eea9ca40_0, v0x5558eea9cbd0_0 {0 0 0};
    %vpi_call 2 23 "$dumpfile", "counter_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5558eea70360 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558eea9ca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558eea9cbd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558eea9ca40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558eea9cbd0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558eea9ca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558eea9cbd0_0, 0, 1;
    %delay 1050, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558eea9ca40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558eea9cbd0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558eea9ca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558eea9cbd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558eea9ca40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558eea9cbd0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558eea9ca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558eea9cbd0_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558eea9ca40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558eea9cbd0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "counter_tb.v";
    "./rip_counter.v";
    "./T_FF.v";
    "./D_FF.v";
