\section{Memory Map Summary}
Memory Map for SPS TWC200 Cavity Control

\subsection{For Space bar0}
\begin{memmap}
0x000000-0x00001f & SUBMAP & hwInfo & hwInfo\\
0x000000 & REG & \hyperref[sec:hwInfo.stdVersion]{hwInfo.\allowbreak{}stdVersion} & hwInfo\_\allowbreak{}stdVersion\\
0x000008 & REG & \hyperref[sec:hwInfo.serialNumber]{hwInfo.\allowbreak{}serialNumber} & hwInfo\_\allowbreak{}serialNumber\\
0x000010 & REG & \hyperref[sec:hwInfo.firmwareVersion]{hwInfo.\allowbreak{}firmwareVersion} & hwInfo\_\allowbreak{}firmwareVersion\\
0x000014 & REG & \hyperref[sec:hwInfo.memMapVersion]{hwInfo.\allowbreak{}memMapVersion} & hwInfo\_\allowbreak{}memMapVersion\\
0x000018 & REG & \hyperref[sec:hwInfo.echo]{hwInfo.\allowbreak{}echo} & hwInfo\_\allowbreak{}echo\\
0x100000-0x17ffff & SUBMAP & app & app\\
0x100000-0x1003ff & SUBMAP & app.\allowbreak{}modulation & app\_\allowbreak{}modulation\\
0x100000-0x10001f & SUBMAP & app.\allowbreak{}modulation.\allowbreak{}ipInfo & app\_\allowbreak{}modulation\_\allowbreak{}ipInfo\\
0x100000 & REG & \hyperref[sec:app.modulation.ipInfo.stdVersion]{app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}stdVersion} & app\_\allowbreak{}modulation\_\allowbreak{}ipInfo\_\allowbreak{}stdVersion\\
0x100004 & REG & \hyperref[sec:app.modulation.ipInfo.ident]{app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}ident} & app\_\allowbreak{}modulation\_\allowbreak{}ipInfo\_\allowbreak{}ident\\
0x100008 & REG & \hyperref[sec:app.modulation.ipInfo.firmwareVersion]{app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}firmwareVersion} & app\_\allowbreak{}modulation\_\allowbreak{}ipInfo\_\allowbreak{}firmwareVersion\\
0x10000c & REG & \hyperref[sec:app.modulation.ipInfo.memMapVersion]{app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}memMapVersion} & app\_\allowbreak{}modulation\_\allowbreak{}ipInfo\_\allowbreak{}memMapVersion\\
0x100010 & REG & \hyperref[sec:app.modulation.ipInfo.echo]{app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}echo} & app\_\allowbreak{}modulation\_\allowbreak{}ipInfo\_\allowbreak{}echo\\
0x100020 & REG & \hyperref[sec:app.modulation.control]{app.\allowbreak{}modulation.\allowbreak{}control} & app\_\allowbreak{}modulation\_\allowbreak{}control\\
0x100030-0x10003f & BLOCK & app.\allowbreak{}modulation.\allowbreak{}testSignal & app\_\allowbreak{}modulation\_\allowbreak{}testSignal\\
0x100030 & REG & \hyperref[sec:app.modulation.testSignal.amplitude]{app.\allowbreak{}modulation.\allowbreak{}testSignal.\allowbreak{}amplitude} & app\_\allowbreak{}modulation\_\allowbreak{}testSignal\_\allowbreak{}amplitude\\
0x100038 & REG & \hyperref[sec:app.modulation.testSignal.ftw]{app.\allowbreak{}modulation.\allowbreak{}testSignal.\allowbreak{}ftw} & app\_\allowbreak{}modulation\_\allowbreak{}testSignal\_\allowbreak{}ftw\\
0x100040-0x10004f & BLOCK & app.\allowbreak{}modulation.\allowbreak{}staticSignal & app\_\allowbreak{}modulation\_\allowbreak{}staticSignal\\
0x100040 & REG & \hyperref[sec:app.modulation.staticSignal.i]{app.\allowbreak{}modulation.\allowbreak{}staticSignal.\allowbreak{}i} & app\_\allowbreak{}modulation\_\allowbreak{}staticSignal\_\allowbreak{}i\\
0x100044 & REG & \hyperref[sec:app.modulation.staticSignal.q]{app.\allowbreak{}modulation.\allowbreak{}staticSignal.\allowbreak{}q} & app\_\allowbreak{}modulation\_\allowbreak{}staticSignal\_\allowbreak{}q\\
0x100050 & REG & \hyperref[sec:app.modulation.ftwH1main]{app.\allowbreak{}modulation.\allowbreak{}ftwH1main} & app\_\allowbreak{}modulation\_\allowbreak{}ftwH1main\\
0x100058 & REG & \hyperref[sec:app.modulation.ftwH1on]{app.\allowbreak{}modulation.\allowbreak{}ftwH1on} & app\_\allowbreak{}modulation\_\allowbreak{}ftwH1on\\
0x100060 & REG & \hyperref[sec:app.modulation.dftwH1slip0]{app.\allowbreak{}modulation.\allowbreak{}dftwH1slip0} & app\_\allowbreak{}modulation\_\allowbreak{}dftwH1slip0\\
0x100064 & REG & \hyperref[sec:app.modulation.dftwH1slip1]{app.\allowbreak{}modulation.\allowbreak{}dftwH1slip1} & app\_\allowbreak{}modulation\_\allowbreak{}dftwH1slip1\\
0x100068 & REG & \hyperref[sec:app.modulation.latches]{app.\allowbreak{}modulation.\allowbreak{}latches} & app\_\allowbreak{}modulation\_\allowbreak{}latches\\
\end{memmap}

\subsection{For Space bar4}
\begin{memmap}
0x00000000-0x000fffff & SUBMAP & fgc\_\allowbreak{}ddr & fgc\_\allowbreak{}ddr\\
0x00000000-0x000fffff & MEMORY & fgc\_\allowbreak{}ddr.\allowbreak{}data64 & fgc\_\allowbreak{}ddr\_\allowbreak{}data64\\
 +0x00000000 & REG & \hyperref[sec:fgc_ddr.data64.data64]{fgc\_\allowbreak{}ddr.\allowbreak{}data64.\allowbreak{}data64} & fgc\_\allowbreak{}ddr\_\allowbreak{}data64\_\allowbreak{}data64\\
0x20000000-0x3fffffff & SUBMAP & acq\_\allowbreak{}ddr & acq\_\allowbreak{}ddr\\
0x20000000-0x3fffffff & MEMORY & acq\_\allowbreak{}ddr.\allowbreak{}data32 & acq\_\allowbreak{}ddr\_\allowbreak{}data32\\
 +0x20000000 & REG & \hyperref[sec:acq_ddr.data32.data32]{acq\_\allowbreak{}ddr.\allowbreak{}data32.\allowbreak{}data32} & acq\_\allowbreak{}ddr\_\allowbreak{}data32\_\allowbreak{}data32\\
0x80000000-0x8001ffff & SUBMAP & acq\_\allowbreak{}ram & acq\_\allowbreak{}ram\\
0x80000000-0x8001ffff & MEMORY & acq\_\allowbreak{}ram.\allowbreak{}data32 & acq\_\allowbreak{}ram\_\allowbreak{}data32\\
 +0x80000000 & REG & \hyperref[sec:acq_ram.data32.data32]{acq\_\allowbreak{}ram.\allowbreak{}data32.\allowbreak{}data32} & acq\_\allowbreak{}ram\_\allowbreak{}data32\_\allowbreak{}data32\\
\end{memmap}

\subsection{Register Description for Space bar0}

\subsubsection{hwInfo.\allowbreak{}stdVersion}
\label{sec:hwInfo.stdVersion}
\begin{regsummary}
HW Prefix & hwInfo\_\allowbreak{}stdVersion\\
HW Address & 0x0\\
C Prefix & hwInfo.\allowbreak{}stdVersion\\
C Block Offset & 0x0\\
Access & read-only\\
\end{regsummary}

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\SetCell[c=8]{c, bg=lightgray} platform[7:0] \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} major[7:0] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} minor[7:0] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} patch[7:0] \\
\end{regdraw}

\begin{regdesc}
31:24 & platform & {Identifying which platform the version belongs to (i.\allowbreak{}e.\allowbreak{} pci, lhc\_\allowbreak{}vme, vme64, .\allowbreak{}.\allowbreak{}.\allowbreak{})}\\
23:16 & major & {Major version indicating incompatible changes}\\
15:8 & minor & {Minor version indicating feature enhancements}\\
7:0 & patch & {Patch indicating bug fixes}\\
\end{regdesc}


\subsubsection{hwInfo.\allowbreak{}serialNumber}
\label{sec:hwInfo.serialNumber}
\begin{regsummary}
HW Prefix & hwInfo\_\allowbreak{}serialNumber\\
HW Address & 0x8\\
C Prefix & hwInfo.\allowbreak{}serialNumber\\
C Block Offset & 0x8\\
Access & read-only\\
\end{regsummary}

\begin{regdraw}
63 & 62 & 61 & 60 & 59 & 58 & 57 & 56 \\
\SetCell[c=8]{c, bg=lightgray} serialNumber[63:56] \\
55 & 54 & 53 & 52 & 51 & 50 & 49 & 48 \\
\SetCell[c=8]{c, bg=lightgray} serialNumber[55:48] \\
47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 \\
\SetCell[c=8]{c, bg=lightgray} serialNumber[47:40] \\
39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 \\
\SetCell[c=8]{c, bg=lightgray} serialNumber[39:32] \\
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\SetCell[c=8]{c, bg=lightgray} serialNumber[31:24] \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} serialNumber[23:16] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} serialNumber[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} serialNumber[7:0] \\
\end{regdraw}

\begin{regdesc}
63:0 & serialNumber & {HW serial number}\\
\end{regdesc}


\subsubsection{hwInfo.\allowbreak{}firmwareVersion}
\label{sec:hwInfo.firmwareVersion}
\begin{regsummary}
HW Prefix & hwInfo\_\allowbreak{}firmwareVersion\\
HW Address & 0x10\\
C Prefix & hwInfo.\allowbreak{}firmwareVersion\\
C Block Offset & 0x10\\
Access & read-only\\
\end{regsummary}

Firmware Version

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
- & - & - & - & - & - & - & - \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} major[7:0] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} minor[7:0] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} patch[7:0] \\
\end{regdraw}

\begin{regdesc}
23:16 & major & {Major version indicating incompatible changes}\\
15:8 & minor & {Minor version indicating feature enhancements}\\
7:0 & patch & {Patch indicating bug fixes}\\
\end{regdesc}


\subsubsection{hwInfo.\allowbreak{}memMapVersion}
\label{sec:hwInfo.memMapVersion}
\begin{regsummary}
HW Prefix & hwInfo\_\allowbreak{}memMapVersion\\
HW Address & 0x14\\
C Prefix & hwInfo.\allowbreak{}memMapVersion\\
C Block Offset & 0x14\\
Access & read-only\\
\end{regsummary}

Memory Map Version

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
- & - & - & - & - & - & - & - \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} major[7:0] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} minor[7:0] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} patch[7:0] \\
\end{regdraw}

\begin{regdesc}
23:16 & major & {}\\
15:8 & minor & {}\\
7:0 & patch & {}\\
\end{regdesc}


\subsubsection{hwInfo.\allowbreak{}echo}
\label{sec:hwInfo.echo}
\begin{regsummary}
HW Prefix & hwInfo\_\allowbreak{}echo\\
HW Address & 0x18\\
C Prefix & hwInfo.\allowbreak{}echo\\
C Block Offset & 0x18\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\SetCell[c=8]{c, bg=lightgray} echo[31:24] \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} echo[23:16] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} echo[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} echo[7:0] \\
\end{regdraw}

\begin{regdesc}
31:0 & echo & {Echo register.\allowbreak{} This version of the standard foresees only 8bits linked to real memory \newline  \newline Register used solely by software.\allowbreak{} No interaction with the firmware foreseen.\allowbreak{} \newline The idea is to use this register as "flag" in the hardware to remember your actions from the software side.\allowbreak{} \newline  \newline Reading 0xFF often happens when the board is not even reachable (i.\allowbreak{}e.\allowbreak{} bus problems on VME) \newline  \newline On the other hand if the board is reachable the usual state of flipflops are 0x00.\allowbreak{} Thus this would indicate that no initialization has been attempted yet.\allowbreak{} \newline  \newline At start of your software (FESA class) you should set the value 0x40 indicating that initialization is in progress.\allowbreak{}  \newline This is important for you to later one check if you can read this value back before finally setting it to 0x80 (the value previously used with Cheburashka).\allowbreak{} \newline  \newline If your initialization failed but you want to continue anyway you should set the register to 0xC0 to indicate this error  \newline  \newline This register is in particular useful if you have several entities interacting with the hardware.\allowbreak{} In this case several bits could be assigned to this entities (bits 5.\allowbreak{}.\allowbreak{}0) to signalize that they have done there part successful and a main entity checks all the expected bits.\allowbreak{}}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}stdVersion}
\label{sec:app.modulation.ipInfo.stdVersion}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}ipInfo\_\allowbreak{}stdVersion\\
HW Address & 0x100000\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}stdVersion\\
C Block Offset & 0x0\\
Access & read-only\\
\end{regsummary}

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
- & - & - & - & - & - & - & - \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} major[7:0] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} minor[7:0] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} patch[7:0] \\
\end{regdraw}

\begin{regdesc}
23:16 & major & {Major version indicating incompatible changes}\\
15:8 & minor & {Minor version indicating feature enhancements}\\
7:0 & patch & {Patch indicating bug fixes}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}ident}
\label{sec:app.modulation.ipInfo.ident}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}ipInfo\_\allowbreak{}ident\\
HW Address & 0x100004\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}ident\\
C Block Offset & 0x4\\
Access & read-only\\
\end{regsummary}

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\SetCell[c=8]{c, bg=lightgray} ident[31:24] \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} ident[23:16] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} ident[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} ident[7:0] \\
\end{regdraw}

\begin{regdesc}
31:0 & ident & {IP Ident code}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}firmwareVersion}
\label{sec:app.modulation.ipInfo.firmwareVersion}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}ipInfo\_\allowbreak{}firmwareVersion\\
HW Address & 0x100008\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}firmwareVersion\\
C Block Offset & 0x8\\
Access & read-only\\
\end{regsummary}

Firmware Version

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
- & - & - & - & - & - & - & - \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} major[7:0] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} minor[7:0] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} patch[7:0] \\
\end{regdraw}

\begin{regdesc}
23:16 & major & {Major version indicating incompatible changes}\\
15:8 & minor & {Minor version indicating feature enhancements}\\
7:0 & patch & {Patch indicating bug fixes}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}memMapVersion}
\label{sec:app.modulation.ipInfo.memMapVersion}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}ipInfo\_\allowbreak{}memMapVersion\\
HW Address & 0x10000c\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}memMapVersion\\
C Block Offset & 0xc\\
Access & read-only\\
\end{regsummary}

Memory Map Version

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
- & - & - & - & - & - & - & - \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} major[7:0] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} minor[7:0] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} patch[7:0] \\
\end{regdraw}

\begin{regdesc}
23:16 & major & {Major version indicating incompatible changes}\\
15:8 & minor & {Minor version indicating feature enhancements}\\
7:0 & patch & {Patch indicating bug fixes}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}echo}
\label{sec:app.modulation.ipInfo.echo}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}ipInfo\_\allowbreak{}echo\\
HW Address & 0x100010\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}ipInfo.\allowbreak{}echo\\
C Block Offset & 0x10\\
Access & read/write\\
\end{regsummary}

Echo register.\allowbreak{} This version of the standard foresees only 8bits linked to real memory

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
- & - & - & - & - & - & - & - \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
- & - & - & - & - & - & - & - \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
- & - & - & - & - & - & - & - \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} echo[7:0] \\
\end{regdraw}

\begin{regdesc}
7:0 & echo & {This version of the standard foresees only 8bits linked to real memory}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}control}
\label{sec:app.modulation.control}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}control\\
HW Address & 0x100020\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}control\\
C Block Offset & 0x20\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
- & - & - & - & - & - & - & - \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
- & - & - & - & - & - & - & - \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell{bg=lightgray} clearBPLatches & \SetCell[c=3]{c, bg=lightgray} rate[2:0] & \SetCell{bg=lightgray} wrInputsValidLatch & \SetCell{bg=lightgray} wrRresetFSK & \SetCell{bg=lightgray} wrResetSlip & \SetCell{bg=lightgray} wrResetNCO \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell{bg=lightgray} wrInputsValid & \SetCell{bg=lightgray} bypassMod & \SetCell{bg=lightgray} bypassDemod & - & - & \SetCell{bg=lightgray} useStaticSignal & \SetCell{bg=lightgray} useImpulse & \SetCell{bg=lightgray} useTestSignal \\
\end{regdraw}

\begin{regdesc}
0 & useTestSignal & {Use DDS generated test signal instead of ADC input as demodulation input \newline  \newline Test signal is synthezied with additional internal DDS, test signals frequency given by ftw\_\allowbreak{}RF.\allowbreak{}}\\
1 & useImpulse & {Use impulse instead of demodulation output}\\
2 & useStaticSignal & {Use static signal from register instead of demodulation output}\\
5 & bypassDemod & {Bypass demodulator}\\
6 & bypassMod & {Bypass modulator}\\
7 & wrInputsValid & {transmit WR frame}\\
11 & wrInputsValidLatch & {transmit WR no autoclear}\\
8 & wrResetNCO & {activate WR frame control bit}\\
9 & wrResetSlip & {activate WR frame control bit}\\
10 & wrRresetFSK & {activate WR frame control bit}\\
14:12 & rate & {}\\
15 & clearBPLatches & {}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}testSignal.\allowbreak{}amplitude}
\label{sec:app.modulation.testSignal.amplitude}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}testSignal\_\allowbreak{}amplitude\\
HW Address & 0x100030\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}testSignal.\allowbreak{}amplitude\\
C Block Offset & 0x0\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} amplitude[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} amplitude[7:0] \\
\end{regdraw}

\begin{regdesc}
15:0 & amplitude & {Amplitude for the test signal}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}testSignal.\allowbreak{}ftw}
\label{sec:app.modulation.testSignal.ftw}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}testSignal\_\allowbreak{}ftw\\
HW Address & 0x100038\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}testSignal.\allowbreak{}ftw\\
C Block Offset & 0x8\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
63 & 62 & 61 & 60 & 59 & 58 & 57 & 56 \\
\SetCell[c=8]{c, bg=lightgray} ftw[63:56] \\
55 & 54 & 53 & 52 & 51 & 50 & 49 & 48 \\
\SetCell[c=8]{c, bg=lightgray} ftw[55:48] \\
47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 \\
\SetCell[c=8]{c, bg=lightgray} ftw[47:40] \\
39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 \\
\SetCell[c=8]{c, bg=lightgray} ftw[39:32] \\
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\SetCell[c=8]{c, bg=lightgray} ftw[31:24] \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} ftw[23:16] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} ftw[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} ftw[7:0] \\
\end{regdraw}

\begin{regdesc}
63:0 & ftw & {FTW of the test signal (frequency relative to fs)}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}staticSignal.\allowbreak{}i}
\label{sec:app.modulation.staticSignal.i}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}staticSignal\_\allowbreak{}i\\
HW Address & 0x100040\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}staticSignal.\allowbreak{}i\\
C Block Offset & 0x0\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} i[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} i[7:0] \\
\end{regdraw}

\begin{regdesc}
15:0 & i & {Constant to be used as OTF input for channel I}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}staticSignal.\allowbreak{}q}
\label{sec:app.modulation.staticSignal.q}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}staticSignal\_\allowbreak{}q\\
HW Address & 0x100044\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}staticSignal.\allowbreak{}q\\
C Block Offset & 0x4\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} q[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} q[7:0] \\
\end{regdraw}

\begin{regdesc}
15:0 & q & {Constant to be used as OTF input for channel Q}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}ftwH1main}
\label{sec:app.modulation.ftwH1main}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}ftwH1main\\
HW Address & 0x100050\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}ftwH1main\\
C Block Offset & 0x50\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
63 & 62 & 61 & 60 & 59 & 58 & 57 & 56 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1main[63:56] \\
55 & 54 & 53 & 52 & 51 & 50 & 49 & 48 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1main[55:48] \\
47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1main[47:40] \\
39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1main[39:32] \\
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1main[31:24] \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1main[23:16] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1main[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1main[7:0] \\
\end{regdraw}

\begin{regdesc}
63:0 & ftwH1main & {}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}ftwH1on}
\label{sec:app.modulation.ftwH1on}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}ftwH1on\\
HW Address & 0x100058\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}ftwH1on\\
C Block Offset & 0x58\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
63 & 62 & 61 & 60 & 59 & 58 & 57 & 56 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1on[63:56] \\
55 & 54 & 53 & 52 & 51 & 50 & 49 & 48 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1on[55:48] \\
47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1on[47:40] \\
39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1on[39:32] \\
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1on[31:24] \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1on[23:16] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1on[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} ftwH1on[7:0] \\
\end{regdraw}

\begin{regdesc}
63:0 & ftwH1on & {}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}dftwH1slip0}
\label{sec:app.modulation.dftwH1slip0}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}dftwH1slip0\\
HW Address & 0x100060\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}dftwH1slip0\\
C Block Offset & 0x60\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\SetCell[c=8]{c, bg=lightgray} dftwH1slip0[31:24] \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} dftwH1slip0[23:16] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} dftwH1slip0[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} dftwH1slip0[7:0] \\
\end{regdraw}

\begin{regdesc}
31:0 & dftwH1slip0 & {}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}dftwH1slip1}
\label{sec:app.modulation.dftwH1slip1}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}dftwH1slip1\\
HW Address & 0x100064\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}dftwH1slip1\\
C Block Offset & 0x64\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\SetCell[c=8]{c, bg=lightgray} dftwH1slip1[31:24] \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} dftwH1slip1[23:16] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} dftwH1slip1[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} dftwH1slip1[7:0] \\
\end{regdraw}

\begin{regdesc}
31:0 & dftwH1slip1 & {}\\
\end{regdesc}


\subsubsection{app.\allowbreak{}modulation.\allowbreak{}latches}
\label{sec:app.modulation.latches}
\begin{regsummary}
HW Prefix & app\_\allowbreak{}modulation\_\allowbreak{}latches\\
HW Address & 0x100068\\
C Prefix & app.\allowbreak{}modulation.\allowbreak{}latches\\
C Block Offset & 0x68\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
- & - & - & - & - & - & - & - \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
- & - & - & - & - & - & - & - \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
- & - & - & - & - & - & - & - \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} backplane[7:0] \\
\end{regdraw}

\begin{regdesc}
7:0 & backplane & {}\\
\end{regdesc}


\subsection{Register Description for Space bar4}

\subsubsection{fgc\_\allowbreak{}ddr.\allowbreak{}data64.\allowbreak{}data64}
\label{sec:fgc_ddr.data64.data64}
\begin{regsummary}
HW Prefix & fgc\_\allowbreak{}ddr\_\allowbreak{}data64\_\allowbreak{}data64\\
HW Address & 0x0\\
C Prefix & fgc\_\allowbreak{}ddr.\allowbreak{}data64.\allowbreak{}data64\\
C Block Offset & 0x0\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
63 & 62 & 61 & 60 & 59 & 58 & 57 & 56 \\
\SetCell[c=8]{c, bg=lightgray} upper[31:24] \\
55 & 54 & 53 & 52 & 51 & 50 & 49 & 48 \\
\SetCell[c=8]{c, bg=lightgray} upper[23:16] \\
47 & 46 & 45 & 44 & 43 & 42 & 41 & 40 \\
\SetCell[c=8]{c, bg=lightgray} upper[15:8] \\
39 & 38 & 37 & 36 & 35 & 34 & 33 & 32 \\
\SetCell[c=8]{c, bg=lightgray} upper[7:0] \\
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\SetCell[c=8]{c, bg=lightgray} lower[31:24] \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} lower[23:16] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} lower[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} lower[7:0] \\
\end{regdraw}

\begin{regdesc}
63:32 & upper & {}\\
31:0 & lower & {}\\
\end{regdesc}


\subsubsection{acq\_\allowbreak{}ddr.\allowbreak{}data32.\allowbreak{}data32}
\label{sec:acq_ddr.data32.data32}
\begin{regsummary}
HW Prefix & acq\_\allowbreak{}ddr\_\allowbreak{}data32\_\allowbreak{}data32\\
HW Address & 0x20000000\\
C Prefix & acq\_\allowbreak{}ddr.\allowbreak{}data32.\allowbreak{}data32\\
C Block Offset & 0x0\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\SetCell[c=8]{c, bg=lightgray} upper[15:8] \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} upper[7:0] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} lower[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} lower[7:0] \\
\end{regdraw}

\begin{regdesc}
31:16 & upper & {}\\
15:0 & lower & {}\\
\end{regdesc}


\subsubsection{acq\_\allowbreak{}ram.\allowbreak{}data32.\allowbreak{}data32}
\label{sec:acq_ram.data32.data32}
\begin{regsummary}
HW Prefix & acq\_\allowbreak{}ram\_\allowbreak{}data32\_\allowbreak{}data32\\
HW Address & 0x80000000\\
C Prefix & acq\_\allowbreak{}ram.\allowbreak{}data32.\allowbreak{}data32\\
C Block Offset & 0x0\\
Access & read/write\\
\end{regsummary}

\begin{regdraw}
31 & 30 & 29 & 28 & 27 & 26 & 25 & 24 \\
\SetCell[c=8]{c, bg=lightgray} upper[15:8] \\
23 & 22 & 21 & 20 & 19 & 18 & 17 & 16 \\
\SetCell[c=8]{c, bg=lightgray} upper[7:0] \\
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 \\
\SetCell[c=8]{c, bg=lightgray} lower[15:8] \\
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\SetCell[c=8]{c, bg=lightgray} lower[7:0] \\
\end{regdraw}

\begin{regdesc}
31:16 & upper & {}\\
15:0 & lower & {}\\
\end{regdesc}


