
Final_Project_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004890  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  080049a0  080049a0  000149a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a08  08004a08  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  08004a08  08004a08  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004a08  08004a08  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a08  08004a08  00014a08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a0c  08004a0c  00014a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08004a10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e4  200000a8  08004ab8  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000058c  08004ab8  0002058c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f8f1  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002622  00000000  00000000  0002f9c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  00031fe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c90  00000000  00000000  00032d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019307  00000000  00000000  00033a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f1cb  00000000  00000000  0004cd2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b74f  00000000  00000000  0005befa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e7649  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ccc  00000000  00000000  000e769c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000a8 	.word	0x200000a8
 800012c:	00000000 	.word	0x00000000
 8000130:	08004988 	.word	0x08004988

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000ac 	.word	0x200000ac
 800014c:	08004988 	.word	0x08004988

08000150 <__aeabi_fmul>:
 8000150:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000154:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000158:	bf1e      	ittt	ne
 800015a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015e:	ea92 0f0c 	teqne	r2, ip
 8000162:	ea93 0f0c 	teqne	r3, ip
 8000166:	d06f      	beq.n	8000248 <__aeabi_fmul+0xf8>
 8000168:	441a      	add	r2, r3
 800016a:	ea80 0c01 	eor.w	ip, r0, r1
 800016e:	0240      	lsls	r0, r0, #9
 8000170:	bf18      	it	ne
 8000172:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000176:	d01e      	beq.n	80001b6 <__aeabi_fmul+0x66>
 8000178:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800017c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000180:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000184:	fba0 3101 	umull	r3, r1, r0, r1
 8000188:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800018c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000190:	bf3e      	ittt	cc
 8000192:	0049      	lslcc	r1, r1, #1
 8000194:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000198:	005b      	lslcc	r3, r3, #1
 800019a:	ea40 0001 	orr.w	r0, r0, r1
 800019e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001a2:	2afd      	cmp	r2, #253	; 0xfd
 80001a4:	d81d      	bhi.n	80001e2 <__aeabi_fmul+0x92>
 80001a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ae:	bf08      	it	eq
 80001b0:	f020 0001 	biceq.w	r0, r0, #1
 80001b4:	4770      	bx	lr
 80001b6:	f090 0f00 	teq	r0, #0
 80001ba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001be:	bf08      	it	eq
 80001c0:	0249      	lsleq	r1, r1, #9
 80001c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ca:	3a7f      	subs	r2, #127	; 0x7f
 80001cc:	bfc2      	ittt	gt
 80001ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d6:	4770      	bxgt	lr
 80001d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	3a01      	subs	r2, #1
 80001e2:	dc5d      	bgt.n	80002a0 <__aeabi_fmul+0x150>
 80001e4:	f112 0f19 	cmn.w	r2, #25
 80001e8:	bfdc      	itt	le
 80001ea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ee:	4770      	bxle	lr
 80001f0:	f1c2 0200 	rsb	r2, r2, #0
 80001f4:	0041      	lsls	r1, r0, #1
 80001f6:	fa21 f102 	lsr.w	r1, r1, r2
 80001fa:	f1c2 0220 	rsb	r2, r2, #32
 80001fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000202:	ea5f 0031 	movs.w	r0, r1, rrx
 8000206:	f140 0000 	adc.w	r0, r0, #0
 800020a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020e:	bf08      	it	eq
 8000210:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000214:	4770      	bx	lr
 8000216:	f092 0f00 	teq	r2, #0
 800021a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021e:	bf02      	ittt	eq
 8000220:	0040      	lsleq	r0, r0, #1
 8000222:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000226:	3a01      	subeq	r2, #1
 8000228:	d0f9      	beq.n	800021e <__aeabi_fmul+0xce>
 800022a:	ea40 000c 	orr.w	r0, r0, ip
 800022e:	f093 0f00 	teq	r3, #0
 8000232:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000236:	bf02      	ittt	eq
 8000238:	0049      	lsleq	r1, r1, #1
 800023a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023e:	3b01      	subeq	r3, #1
 8000240:	d0f9      	beq.n	8000236 <__aeabi_fmul+0xe6>
 8000242:	ea41 010c 	orr.w	r1, r1, ip
 8000246:	e78f      	b.n	8000168 <__aeabi_fmul+0x18>
 8000248:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800024c:	ea92 0f0c 	teq	r2, ip
 8000250:	bf18      	it	ne
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d00a      	beq.n	800026e <__aeabi_fmul+0x11e>
 8000258:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800025c:	bf18      	it	ne
 800025e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000262:	d1d8      	bne.n	8000216 <__aeabi_fmul+0xc6>
 8000264:	ea80 0001 	eor.w	r0, r0, r1
 8000268:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800026c:	4770      	bx	lr
 800026e:	f090 0f00 	teq	r0, #0
 8000272:	bf17      	itett	ne
 8000274:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000278:	4608      	moveq	r0, r1
 800027a:	f091 0f00 	teqne	r1, #0
 800027e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000282:	d014      	beq.n	80002ae <__aeabi_fmul+0x15e>
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	d101      	bne.n	800028e <__aeabi_fmul+0x13e>
 800028a:	0242      	lsls	r2, r0, #9
 800028c:	d10f      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800028e:	ea93 0f0c 	teq	r3, ip
 8000292:	d103      	bne.n	800029c <__aeabi_fmul+0x14c>
 8000294:	024b      	lsls	r3, r1, #9
 8000296:	bf18      	it	ne
 8000298:	4608      	movne	r0, r1
 800029a:	d108      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ac:	4770      	bx	lr
 80002ae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_drsub>:
 80002b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002bc:	e002      	b.n	80002c4 <__adddf3>
 80002be:	bf00      	nop

080002c0 <__aeabi_dsub>:
 80002c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002c4 <__adddf3>:
 80002c4:	b530      	push	{r4, r5, lr}
 80002c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ce:	ea94 0f05 	teq	r4, r5
 80002d2:	bf08      	it	eq
 80002d4:	ea90 0f02 	teqeq	r0, r2
 80002d8:	bf1f      	itttt	ne
 80002da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ea:	f000 80e2 	beq.w	80004b2 <__adddf3+0x1ee>
 80002ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f6:	bfb8      	it	lt
 80002f8:	426d      	neglt	r5, r5
 80002fa:	dd0c      	ble.n	8000316 <__adddf3+0x52>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	ea82 0000 	eor.w	r0, r2, r0
 800030a:	ea83 0101 	eor.w	r1, r3, r1
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	2d36      	cmp	r5, #54	; 0x36
 8000318:	bf88      	it	hi
 800031a:	bd30      	pophi	{r4, r5, pc}
 800031c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000320:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000324:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000328:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x70>
 800032e:	4240      	negs	r0, r0
 8000330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000334:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000338:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800033c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000340:	d002      	beq.n	8000348 <__adddf3+0x84>
 8000342:	4252      	negs	r2, r2
 8000344:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000348:	ea94 0f05 	teq	r4, r5
 800034c:	f000 80a7 	beq.w	800049e <__adddf3+0x1da>
 8000350:	f1a4 0401 	sub.w	r4, r4, #1
 8000354:	f1d5 0e20 	rsbs	lr, r5, #32
 8000358:	db0d      	blt.n	8000376 <__adddf3+0xb2>
 800035a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035e:	fa22 f205 	lsr.w	r2, r2, r5
 8000362:	1880      	adds	r0, r0, r2
 8000364:	f141 0100 	adc.w	r1, r1, #0
 8000368:	fa03 f20e 	lsl.w	r2, r3, lr
 800036c:	1880      	adds	r0, r0, r2
 800036e:	fa43 f305 	asr.w	r3, r3, r5
 8000372:	4159      	adcs	r1, r3
 8000374:	e00e      	b.n	8000394 <__adddf3+0xd0>
 8000376:	f1a5 0520 	sub.w	r5, r5, #32
 800037a:	f10e 0e20 	add.w	lr, lr, #32
 800037e:	2a01      	cmp	r2, #1
 8000380:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000384:	bf28      	it	cs
 8000386:	f04c 0c02 	orrcs.w	ip, ip, #2
 800038a:	fa43 f305 	asr.w	r3, r3, r5
 800038e:	18c0      	adds	r0, r0, r3
 8000390:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	d507      	bpl.n	80003aa <__adddf3+0xe6>
 800039a:	f04f 0e00 	mov.w	lr, #0
 800039e:	f1dc 0c00 	rsbs	ip, ip, #0
 80003a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ae:	d31b      	bcc.n	80003e8 <__adddf3+0x124>
 80003b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003b4:	d30c      	bcc.n	80003d0 <__adddf3+0x10c>
 80003b6:	0849      	lsrs	r1, r1, #1
 80003b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c0:	f104 0401 	add.w	r4, r4, #1
 80003c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003cc:	f080 809a 	bcs.w	8000504 <__adddf3+0x240>
 80003d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003d4:	bf08      	it	eq
 80003d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003da:	f150 0000 	adcs.w	r0, r0, #0
 80003de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003e2:	ea41 0105 	orr.w	r1, r1, r5
 80003e6:	bd30      	pop	{r4, r5, pc}
 80003e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ec:	4140      	adcs	r0, r0
 80003ee:	eb41 0101 	adc.w	r1, r1, r1
 80003f2:	3c01      	subs	r4, #1
 80003f4:	bf28      	it	cs
 80003f6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003fa:	d2e9      	bcs.n	80003d0 <__adddf3+0x10c>
 80003fc:	f091 0f00 	teq	r1, #0
 8000400:	bf04      	itt	eq
 8000402:	4601      	moveq	r1, r0
 8000404:	2000      	moveq	r0, #0
 8000406:	fab1 f381 	clz	r3, r1
 800040a:	bf08      	it	eq
 800040c:	3320      	addeq	r3, #32
 800040e:	f1a3 030b 	sub.w	r3, r3, #11
 8000412:	f1b3 0220 	subs.w	r2, r3, #32
 8000416:	da0c      	bge.n	8000432 <__adddf3+0x16e>
 8000418:	320c      	adds	r2, #12
 800041a:	dd08      	ble.n	800042e <__adddf3+0x16a>
 800041c:	f102 0c14 	add.w	ip, r2, #20
 8000420:	f1c2 020c 	rsb	r2, r2, #12
 8000424:	fa01 f00c 	lsl.w	r0, r1, ip
 8000428:	fa21 f102 	lsr.w	r1, r1, r2
 800042c:	e00c      	b.n	8000448 <__adddf3+0x184>
 800042e:	f102 0214 	add.w	r2, r2, #20
 8000432:	bfd8      	it	le
 8000434:	f1c2 0c20 	rsble	ip, r2, #32
 8000438:	fa01 f102 	lsl.w	r1, r1, r2
 800043c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000440:	bfdc      	itt	le
 8000442:	ea41 010c 	orrle.w	r1, r1, ip
 8000446:	4090      	lslle	r0, r2
 8000448:	1ae4      	subs	r4, r4, r3
 800044a:	bfa2      	ittt	ge
 800044c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000450:	4329      	orrge	r1, r5
 8000452:	bd30      	popge	{r4, r5, pc}
 8000454:	ea6f 0404 	mvn.w	r4, r4
 8000458:	3c1f      	subs	r4, #31
 800045a:	da1c      	bge.n	8000496 <__adddf3+0x1d2>
 800045c:	340c      	adds	r4, #12
 800045e:	dc0e      	bgt.n	800047e <__adddf3+0x1ba>
 8000460:	f104 0414 	add.w	r4, r4, #20
 8000464:	f1c4 0220 	rsb	r2, r4, #32
 8000468:	fa20 f004 	lsr.w	r0, r0, r4
 800046c:	fa01 f302 	lsl.w	r3, r1, r2
 8000470:	ea40 0003 	orr.w	r0, r0, r3
 8000474:	fa21 f304 	lsr.w	r3, r1, r4
 8000478:	ea45 0103 	orr.w	r1, r5, r3
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	f1c4 040c 	rsb	r4, r4, #12
 8000482:	f1c4 0220 	rsb	r2, r4, #32
 8000486:	fa20 f002 	lsr.w	r0, r0, r2
 800048a:	fa01 f304 	lsl.w	r3, r1, r4
 800048e:	ea40 0003 	orr.w	r0, r0, r3
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	fa21 f004 	lsr.w	r0, r1, r4
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f094 0f00 	teq	r4, #0
 80004a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004a6:	bf06      	itte	eq
 80004a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004ac:	3401      	addeq	r4, #1
 80004ae:	3d01      	subne	r5, #1
 80004b0:	e74e      	b.n	8000350 <__adddf3+0x8c>
 80004b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b6:	bf18      	it	ne
 80004b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004bc:	d029      	beq.n	8000512 <__adddf3+0x24e>
 80004be:	ea94 0f05 	teq	r4, r5
 80004c2:	bf08      	it	eq
 80004c4:	ea90 0f02 	teqeq	r0, r2
 80004c8:	d005      	beq.n	80004d6 <__adddf3+0x212>
 80004ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ce:	bf04      	itt	eq
 80004d0:	4619      	moveq	r1, r3
 80004d2:	4610      	moveq	r0, r2
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	ea91 0f03 	teq	r1, r3
 80004da:	bf1e      	ittt	ne
 80004dc:	2100      	movne	r1, #0
 80004de:	2000      	movne	r0, #0
 80004e0:	bd30      	popne	{r4, r5, pc}
 80004e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e6:	d105      	bne.n	80004f4 <__adddf3+0x230>
 80004e8:	0040      	lsls	r0, r0, #1
 80004ea:	4149      	adcs	r1, r1
 80004ec:	bf28      	it	cs
 80004ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f8:	bf3c      	itt	cc
 80004fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004fe:	bd30      	popcc	{r4, r5, pc}
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800050c:	f04f 0000 	mov.w	r0, #0
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000516:	bf1a      	itte	ne
 8000518:	4619      	movne	r1, r3
 800051a:	4610      	movne	r0, r2
 800051c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000520:	bf1c      	itt	ne
 8000522:	460b      	movne	r3, r1
 8000524:	4602      	movne	r2, r0
 8000526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800052a:	bf06      	itte	eq
 800052c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000530:	ea91 0f03 	teqeq	r1, r3
 8000534:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	bf00      	nop

0800053c <__aeabi_ui2d>:
 800053c:	f090 0f00 	teq	r0, #0
 8000540:	bf04      	itt	eq
 8000542:	2100      	moveq	r1, #0
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000550:	f04f 0500 	mov.w	r5, #0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e750      	b.n	80003fc <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_i2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000570:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000574:	bf48      	it	mi
 8000576:	4240      	negmi	r0, r0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e73e      	b.n	80003fc <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_f2d>:
 8000580:	0042      	lsls	r2, r0, #1
 8000582:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000586:	ea4f 0131 	mov.w	r1, r1, rrx
 800058a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058e:	bf1f      	itttt	ne
 8000590:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000594:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000598:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800059c:	4770      	bxne	lr
 800059e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005a2:	bf08      	it	eq
 80005a4:	4770      	bxeq	lr
 80005a6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005aa:	bf04      	itt	eq
 80005ac:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e71c      	b.n	80003fc <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aed8 	beq.w	80003aa <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6bd      	b.n	80003aa <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_d2f>:
 8000630:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000634:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000638:	bf24      	itt	cs
 800063a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800063e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000642:	d90d      	bls.n	8000660 <__aeabi_d2f+0x30>
 8000644:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000648:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800064c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000650:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000654:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000658:	bf08      	it	eq
 800065a:	f020 0001 	biceq.w	r0, r0, #1
 800065e:	4770      	bx	lr
 8000660:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000664:	d121      	bne.n	80006aa <__aeabi_d2f+0x7a>
 8000666:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800066a:	bfbc      	itt	lt
 800066c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000670:	4770      	bxlt	lr
 8000672:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000676:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800067a:	f1c2 0218 	rsb	r2, r2, #24
 800067e:	f1c2 0c20 	rsb	ip, r2, #32
 8000682:	fa10 f30c 	lsls.w	r3, r0, ip
 8000686:	fa20 f002 	lsr.w	r0, r0, r2
 800068a:	bf18      	it	ne
 800068c:	f040 0001 	orrne.w	r0, r0, #1
 8000690:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000694:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000698:	fa03 fc0c 	lsl.w	ip, r3, ip
 800069c:	ea40 000c 	orr.w	r0, r0, ip
 80006a0:	fa23 f302 	lsr.w	r3, r3, r2
 80006a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006a8:	e7cc      	b.n	8000644 <__aeabi_d2f+0x14>
 80006aa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80006ae:	d107      	bne.n	80006c0 <__aeabi_d2f+0x90>
 80006b0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80006b4:	bf1e      	ittt	ne
 80006b6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80006ba:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80006be:	4770      	bxne	lr
 80006c0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80006c4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80006c8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop

080006d0 <__aeabi_frsub>:
 80006d0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80006d4:	e002      	b.n	80006dc <__addsf3>
 80006d6:	bf00      	nop

080006d8 <__aeabi_fsub>:
 80006d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080006dc <__addsf3>:
 80006dc:	0042      	lsls	r2, r0, #1
 80006de:	bf1f      	itttt	ne
 80006e0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80006e4:	ea92 0f03 	teqne	r2, r3
 80006e8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80006ec:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80006f0:	d06a      	beq.n	80007c8 <__addsf3+0xec>
 80006f2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80006f6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80006fa:	bfc1      	itttt	gt
 80006fc:	18d2      	addgt	r2, r2, r3
 80006fe:	4041      	eorgt	r1, r0
 8000700:	4048      	eorgt	r0, r1
 8000702:	4041      	eorgt	r1, r0
 8000704:	bfb8      	it	lt
 8000706:	425b      	neglt	r3, r3
 8000708:	2b19      	cmp	r3, #25
 800070a:	bf88      	it	hi
 800070c:	4770      	bxhi	lr
 800070e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000712:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000716:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800071a:	bf18      	it	ne
 800071c:	4240      	negne	r0, r0
 800071e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000722:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000726:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800072a:	bf18      	it	ne
 800072c:	4249      	negne	r1, r1
 800072e:	ea92 0f03 	teq	r2, r3
 8000732:	d03f      	beq.n	80007b4 <__addsf3+0xd8>
 8000734:	f1a2 0201 	sub.w	r2, r2, #1
 8000738:	fa41 fc03 	asr.w	ip, r1, r3
 800073c:	eb10 000c 	adds.w	r0, r0, ip
 8000740:	f1c3 0320 	rsb	r3, r3, #32
 8000744:	fa01 f103 	lsl.w	r1, r1, r3
 8000748:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800074c:	d502      	bpl.n	8000754 <__addsf3+0x78>
 800074e:	4249      	negs	r1, r1
 8000750:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000754:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000758:	d313      	bcc.n	8000782 <__addsf3+0xa6>
 800075a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800075e:	d306      	bcc.n	800076e <__addsf3+0x92>
 8000760:	0840      	lsrs	r0, r0, #1
 8000762:	ea4f 0131 	mov.w	r1, r1, rrx
 8000766:	f102 0201 	add.w	r2, r2, #1
 800076a:	2afe      	cmp	r2, #254	; 0xfe
 800076c:	d251      	bcs.n	8000812 <__addsf3+0x136>
 800076e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000772:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000776:	bf08      	it	eq
 8000778:	f020 0001 	biceq.w	r0, r0, #1
 800077c:	ea40 0003 	orr.w	r0, r0, r3
 8000780:	4770      	bx	lr
 8000782:	0049      	lsls	r1, r1, #1
 8000784:	eb40 0000 	adc.w	r0, r0, r0
 8000788:	3a01      	subs	r2, #1
 800078a:	bf28      	it	cs
 800078c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000790:	d2ed      	bcs.n	800076e <__addsf3+0x92>
 8000792:	fab0 fc80 	clz	ip, r0
 8000796:	f1ac 0c08 	sub.w	ip, ip, #8
 800079a:	ebb2 020c 	subs.w	r2, r2, ip
 800079e:	fa00 f00c 	lsl.w	r0, r0, ip
 80007a2:	bfaa      	itet	ge
 80007a4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80007a8:	4252      	neglt	r2, r2
 80007aa:	4318      	orrge	r0, r3
 80007ac:	bfbc      	itt	lt
 80007ae:	40d0      	lsrlt	r0, r2
 80007b0:	4318      	orrlt	r0, r3
 80007b2:	4770      	bx	lr
 80007b4:	f092 0f00 	teq	r2, #0
 80007b8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80007bc:	bf06      	itte	eq
 80007be:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80007c2:	3201      	addeq	r2, #1
 80007c4:	3b01      	subne	r3, #1
 80007c6:	e7b5      	b.n	8000734 <__addsf3+0x58>
 80007c8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80007cc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80007d0:	bf18      	it	ne
 80007d2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80007d6:	d021      	beq.n	800081c <__addsf3+0x140>
 80007d8:	ea92 0f03 	teq	r2, r3
 80007dc:	d004      	beq.n	80007e8 <__addsf3+0x10c>
 80007de:	f092 0f00 	teq	r2, #0
 80007e2:	bf08      	it	eq
 80007e4:	4608      	moveq	r0, r1
 80007e6:	4770      	bx	lr
 80007e8:	ea90 0f01 	teq	r0, r1
 80007ec:	bf1c      	itt	ne
 80007ee:	2000      	movne	r0, #0
 80007f0:	4770      	bxne	lr
 80007f2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80007f6:	d104      	bne.n	8000802 <__addsf3+0x126>
 80007f8:	0040      	lsls	r0, r0, #1
 80007fa:	bf28      	it	cs
 80007fc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000800:	4770      	bx	lr
 8000802:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000806:	bf3c      	itt	cc
 8000808:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800080c:	4770      	bxcc	lr
 800080e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000812:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000816:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800081a:	4770      	bx	lr
 800081c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000820:	bf16      	itet	ne
 8000822:	4608      	movne	r0, r1
 8000824:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000828:	4601      	movne	r1, r0
 800082a:	0242      	lsls	r2, r0, #9
 800082c:	bf06      	itte	eq
 800082e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000832:	ea90 0f01 	teqeq	r0, r1
 8000836:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800083a:	4770      	bx	lr

0800083c <__aeabi_ui2f>:
 800083c:	f04f 0300 	mov.w	r3, #0
 8000840:	e004      	b.n	800084c <__aeabi_i2f+0x8>
 8000842:	bf00      	nop

08000844 <__aeabi_i2f>:
 8000844:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000848:	bf48      	it	mi
 800084a:	4240      	negmi	r0, r0
 800084c:	ea5f 0c00 	movs.w	ip, r0
 8000850:	bf08      	it	eq
 8000852:	4770      	bxeq	lr
 8000854:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000858:	4601      	mov	r1, r0
 800085a:	f04f 0000 	mov.w	r0, #0
 800085e:	e01c      	b.n	800089a <__aeabi_l2f+0x2a>

08000860 <__aeabi_ul2f>:
 8000860:	ea50 0201 	orrs.w	r2, r0, r1
 8000864:	bf08      	it	eq
 8000866:	4770      	bxeq	lr
 8000868:	f04f 0300 	mov.w	r3, #0
 800086c:	e00a      	b.n	8000884 <__aeabi_l2f+0x14>
 800086e:	bf00      	nop

08000870 <__aeabi_l2f>:
 8000870:	ea50 0201 	orrs.w	r2, r0, r1
 8000874:	bf08      	it	eq
 8000876:	4770      	bxeq	lr
 8000878:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800087c:	d502      	bpl.n	8000884 <__aeabi_l2f+0x14>
 800087e:	4240      	negs	r0, r0
 8000880:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000884:	ea5f 0c01 	movs.w	ip, r1
 8000888:	bf02      	ittt	eq
 800088a:	4684      	moveq	ip, r0
 800088c:	4601      	moveq	r1, r0
 800088e:	2000      	moveq	r0, #0
 8000890:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000894:	bf08      	it	eq
 8000896:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800089a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800089e:	fabc f28c 	clz	r2, ip
 80008a2:	3a08      	subs	r2, #8
 80008a4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80008a8:	db10      	blt.n	80008cc <__aeabi_l2f+0x5c>
 80008aa:	fa01 fc02 	lsl.w	ip, r1, r2
 80008ae:	4463      	add	r3, ip
 80008b0:	fa00 fc02 	lsl.w	ip, r0, r2
 80008b4:	f1c2 0220 	rsb	r2, r2, #32
 80008b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80008bc:	fa20 f202 	lsr.w	r2, r0, r2
 80008c0:	eb43 0002 	adc.w	r0, r3, r2
 80008c4:	bf08      	it	eq
 80008c6:	f020 0001 	biceq.w	r0, r0, #1
 80008ca:	4770      	bx	lr
 80008cc:	f102 0220 	add.w	r2, r2, #32
 80008d0:	fa01 fc02 	lsl.w	ip, r1, r2
 80008d4:	f1c2 0220 	rsb	r2, r2, #32
 80008d8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80008dc:	fa21 f202 	lsr.w	r2, r1, r2
 80008e0:	eb43 0002 	adc.w	r0, r3, r2
 80008e4:	bf08      	it	eq
 80008e6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80008ea:	4770      	bx	lr

080008ec <__gesf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpsf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__lesf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpsf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpsf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000908:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800090c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000910:	bf18      	it	ne
 8000912:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000916:	d011      	beq.n	800093c <__cmpsf2+0x40>
 8000918:	b001      	add	sp, #4
 800091a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800091e:	bf18      	it	ne
 8000920:	ea90 0f01 	teqne	r0, r1
 8000924:	bf58      	it	pl
 8000926:	ebb2 0003 	subspl.w	r0, r2, r3
 800092a:	bf88      	it	hi
 800092c:	17c8      	asrhi	r0, r1, #31
 800092e:	bf38      	it	cc
 8000930:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000934:	bf18      	it	ne
 8000936:	f040 0001 	orrne.w	r0, r0, #1
 800093a:	4770      	bx	lr
 800093c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000940:	d102      	bne.n	8000948 <__cmpsf2+0x4c>
 8000942:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000946:	d105      	bne.n	8000954 <__cmpsf2+0x58>
 8000948:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800094c:	d1e4      	bne.n	8000918 <__cmpsf2+0x1c>
 800094e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000952:	d0e1      	beq.n	8000918 <__cmpsf2+0x1c>
 8000954:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop

0800095c <__aeabi_cfrcmple>:
 800095c:	4684      	mov	ip, r0
 800095e:	4608      	mov	r0, r1
 8000960:	4661      	mov	r1, ip
 8000962:	e7ff      	b.n	8000964 <__aeabi_cfcmpeq>

08000964 <__aeabi_cfcmpeq>:
 8000964:	b50f      	push	{r0, r1, r2, r3, lr}
 8000966:	f7ff ffc9 	bl	80008fc <__cmpsf2>
 800096a:	2800      	cmp	r0, #0
 800096c:	bf48      	it	mi
 800096e:	f110 0f00 	cmnmi.w	r0, #0
 8000972:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000974 <__aeabi_fcmpeq>:
 8000974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000978:	f7ff fff4 	bl	8000964 <__aeabi_cfcmpeq>
 800097c:	bf0c      	ite	eq
 800097e:	2001      	moveq	r0, #1
 8000980:	2000      	movne	r0, #0
 8000982:	f85d fb08 	ldr.w	pc, [sp], #8
 8000986:	bf00      	nop

08000988 <__aeabi_fcmplt>:
 8000988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800098c:	f7ff ffea 	bl	8000964 <__aeabi_cfcmpeq>
 8000990:	bf34      	ite	cc
 8000992:	2001      	movcc	r0, #1
 8000994:	2000      	movcs	r0, #0
 8000996:	f85d fb08 	ldr.w	pc, [sp], #8
 800099a:	bf00      	nop

0800099c <__aeabi_fcmple>:
 800099c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a0:	f7ff ffe0 	bl	8000964 <__aeabi_cfcmpeq>
 80009a4:	bf94      	ite	ls
 80009a6:	2001      	movls	r0, #1
 80009a8:	2000      	movhi	r0, #0
 80009aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ae:	bf00      	nop

080009b0 <__aeabi_fcmpge>:
 80009b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b4:	f7ff ffd2 	bl	800095c <__aeabi_cfrcmple>
 80009b8:	bf94      	ite	ls
 80009ba:	2001      	movls	r0, #1
 80009bc:	2000      	movhi	r0, #0
 80009be:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c2:	bf00      	nop

080009c4 <__aeabi_fcmpgt>:
 80009c4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c8:	f7ff ffc8 	bl	800095c <__aeabi_cfrcmple>
 80009cc:	bf34      	ite	cc
 80009ce:	2001      	movcc	r0, #1
 80009d0:	2000      	movcs	r0, #0
 80009d2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d6:	bf00      	nop

080009d8 <__aeabi_f2iz>:
 80009d8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80009dc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80009e0:	d30f      	bcc.n	8000a02 <__aeabi_f2iz+0x2a>
 80009e2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80009e6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80009ea:	d90d      	bls.n	8000a08 <__aeabi_f2iz+0x30>
 80009ec:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80009f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009f4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009f8:	fa23 f002 	lsr.w	r0, r3, r2
 80009fc:	bf18      	it	ne
 80009fe:	4240      	negne	r0, r0
 8000a00:	4770      	bx	lr
 8000a02:	f04f 0000 	mov.w	r0, #0
 8000a06:	4770      	bx	lr
 8000a08:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000a0c:	d101      	bne.n	8000a12 <__aeabi_f2iz+0x3a>
 8000a0e:	0242      	lsls	r2, r0, #9
 8000a10:	d105      	bne.n	8000a1e <__aeabi_f2iz+0x46>
 8000a12:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000a16:	bf08      	it	eq
 8000a18:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a1c:	4770      	bx	lr
 8000a1e:	f04f 0000 	mov.w	r0, #0
 8000a22:	4770      	bx	lr

08000a24 <updateDisplay>:
#include <stdio.h>

extern UART_HandleTypeDef huart2;
char str[50];

void updateDisplay(){
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, (uint8_t*)str, sprintf(str, "!7SEG:%d#\r\n",SEG7_CLOCK[0] / TIME_UNIT), 1000);
 8000a28:	4b0b      	ldr	r3, [pc, #44]	; (8000a58 <updateDisplay+0x34>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a0b      	ldr	r2, [pc, #44]	; (8000a5c <updateDisplay+0x38>)
 8000a2e:	fb82 1203 	smull	r1, r2, r2, r3
 8000a32:	1192      	asrs	r2, r2, #6
 8000a34:	17db      	asrs	r3, r3, #31
 8000a36:	1ad3      	subs	r3, r2, r3
 8000a38:	461a      	mov	r2, r3
 8000a3a:	4909      	ldr	r1, [pc, #36]	; (8000a60 <updateDisplay+0x3c>)
 8000a3c:	4809      	ldr	r0, [pc, #36]	; (8000a64 <updateDisplay+0x40>)
 8000a3e:	f003 fb69 	bl	8004114 <siprintf>
 8000a42:	4603      	mov	r3, r0
 8000a44:	b29a      	uxth	r2, r3
 8000a46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a4a:	4906      	ldr	r1, [pc, #24]	; (8000a64 <updateDisplay+0x40>)
 8000a4c:	4806      	ldr	r0, [pc, #24]	; (8000a68 <updateDisplay+0x44>)
 8000a4e:	f003 f9c4 	bl	8003dda <HAL_UART_Transmit>
}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	20000008 	.word	0x20000008
 8000a5c:	10624dd3 	.word	0x10624dd3
 8000a60:	080049a0 	.word	0x080049a0
 8000a64:	20000150 	.word	0x20000150
 8000a68:	20000214 	.word	0x20000214

08000a6c <WhichButtonIsPressed>:
#include "traffic_light.h"

enum ButtonState{BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND} ;
enum ButtonState buttonState = BUTTON_RELEASED;

int WhichButtonIsPressed() {
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
	if (is_button_pressed(0)) return 1;
 8000a70:	2000      	movs	r0, #0
 8000a72:	f000 fb21 	bl	80010b8 <is_button_pressed>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <WhichButtonIsPressed+0x14>
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	e010      	b.n	8000aa2 <WhichButtonIsPressed+0x36>
	if (is_button_pressed(1)) return 2;
 8000a80:	2001      	movs	r0, #1
 8000a82:	f000 fb19 	bl	80010b8 <is_button_pressed>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <WhichButtonIsPressed+0x24>
 8000a8c:	2302      	movs	r3, #2
 8000a8e:	e008      	b.n	8000aa2 <WhichButtonIsPressed+0x36>
	if (is_button_pressed(2)) return 3;
 8000a90:	2002      	movs	r0, #2
 8000a92:	f000 fb11 	bl	80010b8 <is_button_pressed>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <WhichButtonIsPressed+0x34>
 8000a9c:	2303      	movs	r3, #3
 8000a9e:	e000      	b.n	8000aa2 <WhichButtonIsPressed+0x36>

	return 0; // None of these buttons are pressed
 8000aa0:	2300      	movs	r3, #0
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <clear_vertical>:

void clear_vertical() {
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	af00      	add	r7, sp, #0
	clear_led(TRAFFIC_1_LED);
 8000aaa:	2028      	movs	r0, #40	; 0x28
 8000aac:	f001 fa20 	bl	8001ef0 <clear_led>
}
 8000ab0:	bf00      	nop
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <clear_horizontal>:

void clear_horizontal() {
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
	clear_led(TRAFFIC_2_LED);
 8000ab8:	2029      	movs	r0, #41	; 0x29
 8000aba:	f001 fa19 	bl	8001ef0 <clear_led>
}
 8000abe:	bf00      	nop
 8000ac0:	bd80      	pop	{r7, pc}
	...

08000ac4 <vertical_processing>:

void vertical_processing() {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
	clear_vertical();
 8000ac8:	f7ff ffed 	bl	8000aa6 <clear_vertical>
	switch (CURRENT_STATE[0]) {
 8000acc:	4b0e      	ldr	r3, [pc, #56]	; (8000b08 <vertical_processing+0x44>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2b02      	cmp	r3, #2
 8000ad2:	d010      	beq.n	8000af6 <vertical_processing+0x32>
 8000ad4:	2b02      	cmp	r3, #2
 8000ad6:	dc13      	bgt.n	8000b00 <vertical_processing+0x3c>
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d002      	beq.n	8000ae2 <vertical_processing+0x1e>
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d005      	beq.n	8000aec <vertical_processing+0x28>
		break;
	case 2:
		set_led_color(TRAFFIC_1_LED, GREEN_COLOR);
		break;
	default:
		break;
 8000ae0:	e00e      	b.n	8000b00 <vertical_processing+0x3c>
		set_led_color(TRAFFIC_1_LED, RED_COLOR);
 8000ae2:	211e      	movs	r1, #30
 8000ae4:	2028      	movs	r0, #40	; 0x28
 8000ae6:	f001 f941 	bl	8001d6c <set_led_color>
		break;
 8000aea:	e00a      	b.n	8000b02 <vertical_processing+0x3e>
		set_led_color(TRAFFIC_1_LED, AMBER_COLOR);
 8000aec:	211f      	movs	r1, #31
 8000aee:	2028      	movs	r0, #40	; 0x28
 8000af0:	f001 f93c 	bl	8001d6c <set_led_color>
		break;
 8000af4:	e005      	b.n	8000b02 <vertical_processing+0x3e>
		set_led_color(TRAFFIC_1_LED, GREEN_COLOR);
 8000af6:	2120      	movs	r1, #32
 8000af8:	2028      	movs	r0, #40	; 0x28
 8000afa:	f001 f937 	bl	8001d6c <set_led_color>
		break;
 8000afe:	e000      	b.n	8000b02 <vertical_processing+0x3e>
		break;
 8000b00:	bf00      	nop
	}
}
 8000b02:	bf00      	nop
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	20000000 	.word	0x20000000

08000b0c <horizontal_processing>:

void horizontal_processing() {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
	clear_horizontal();
 8000b10:	f7ff ffd0 	bl	8000ab4 <clear_horizontal>
	switch (CURRENT_STATE[1]) {
 8000b14:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <horizontal_processing+0x44>)
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	2b02      	cmp	r3, #2
 8000b1a:	d010      	beq.n	8000b3e <horizontal_processing+0x32>
 8000b1c:	2b02      	cmp	r3, #2
 8000b1e:	dc13      	bgt.n	8000b48 <horizontal_processing+0x3c>
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d002      	beq.n	8000b2a <horizontal_processing+0x1e>
 8000b24:	2b01      	cmp	r3, #1
 8000b26:	d005      	beq.n	8000b34 <horizontal_processing+0x28>
		break;
	case 2:
		set_led_color(TRAFFIC_2_LED, GREEN_COLOR);
		break;
	default:
		break;
 8000b28:	e00e      	b.n	8000b48 <horizontal_processing+0x3c>
		set_led_color(TRAFFIC_2_LED, RED_COLOR);
 8000b2a:	211e      	movs	r1, #30
 8000b2c:	2029      	movs	r0, #41	; 0x29
 8000b2e:	f001 f91d 	bl	8001d6c <set_led_color>
		break;
 8000b32:	e00a      	b.n	8000b4a <horizontal_processing+0x3e>
		set_led_color(TRAFFIC_2_LED, AMBER_COLOR);
 8000b34:	211f      	movs	r1, #31
 8000b36:	2029      	movs	r0, #41	; 0x29
 8000b38:	f001 f918 	bl	8001d6c <set_led_color>
		break;
 8000b3c:	e005      	b.n	8000b4a <horizontal_processing+0x3e>
		set_led_color(TRAFFIC_2_LED, GREEN_COLOR);
 8000b3e:	2120      	movs	r1, #32
 8000b40:	2029      	movs	r0, #41	; 0x29
 8000b42:	f001 f913 	bl	8001d6c <set_led_color>
		break;
 8000b46:	e000      	b.n	8000b4a <horizontal_processing+0x3e>
		break;
 8000b48:	bf00      	nop
	}
}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	20000000 	.word	0x20000000

08000b54 <state_update>:

void state_update(int idx) {
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
	if (idx == 0) {
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d11e      	bne.n	8000ba0 <state_update+0x4c>
		switch (CURRENT_STATE[idx]) {
 8000b62:	4a21      	ldr	r2, [pc, #132]	; (8000be8 <state_update+0x94>)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b6a:	2b02      	cmp	r3, #2
 8000b6c:	d012      	beq.n	8000b94 <state_update+0x40>
 8000b6e:	2b02      	cmp	r3, #2
 8000b70:	dc29      	bgt.n	8000bc6 <state_update+0x72>
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d002      	beq.n	8000b7c <state_update+0x28>
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d006      	beq.n	8000b88 <state_update+0x34>
			break;
		case 2:
			CURRENT_STATE[idx] = 1;
			break;
		default:
			break;
 8000b7a:	e024      	b.n	8000bc6 <state_update+0x72>
			CURRENT_STATE[idx] = 2;
 8000b7c:	4a1a      	ldr	r2, [pc, #104]	; (8000be8 <state_update+0x94>)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2102      	movs	r1, #2
 8000b82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000b86:	e01f      	b.n	8000bc8 <state_update+0x74>
			CURRENT_STATE[idx] = 0;
 8000b88:	4a17      	ldr	r2, [pc, #92]	; (8000be8 <state_update+0x94>)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000b92:	e019      	b.n	8000bc8 <state_update+0x74>
			CURRENT_STATE[idx] = 1;
 8000b94:	4a14      	ldr	r2, [pc, #80]	; (8000be8 <state_update+0x94>)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2101      	movs	r1, #1
 8000b9a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			break;
 8000b9e:	e013      	b.n	8000bc8 <state_update+0x74>
		}
	} else {
		CURRENT_STATE[idx] = (CURRENT_STATE[idx] - 1 + 3) % 3;
 8000ba0:	4a11      	ldr	r2, [pc, #68]	; (8000be8 <state_update+0x94>)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ba8:	1c99      	adds	r1, r3, #2
 8000baa:	4b10      	ldr	r3, [pc, #64]	; (8000bec <state_update+0x98>)
 8000bac:	fb83 3201 	smull	r3, r2, r3, r1
 8000bb0:	17cb      	asrs	r3, r1, #31
 8000bb2:	1ad2      	subs	r2, r2, r3
 8000bb4:	4613      	mov	r3, r2
 8000bb6:	005b      	lsls	r3, r3, #1
 8000bb8:	4413      	add	r3, r2
 8000bba:	1aca      	subs	r2, r1, r3
 8000bbc:	490a      	ldr	r1, [pc, #40]	; (8000be8 <state_update+0x94>)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000bc4:	e000      	b.n	8000bc8 <state_update+0x74>
			break;
 8000bc6:	bf00      	nop
	}
	SEG7_CLOCK[idx] = LED_TIME[CURRENT_STATE[idx]];
 8000bc8:	4a07      	ldr	r2, [pc, #28]	; (8000be8 <state_update+0x94>)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bd0:	4a07      	ldr	r2, [pc, #28]	; (8000bf0 <state_update+0x9c>)
 8000bd2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000bd6:	4907      	ldr	r1, [pc, #28]	; (8000bf4 <state_update+0xa0>)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000bde:	bf00      	nop
 8000be0:	370c      	adds	r7, #12
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bc80      	pop	{r7}
 8000be6:	4770      	bx	lr
 8000be8:	20000000 	.word	0x20000000
 8000bec:	55555556 	.word	0x55555556
 8000bf0:	20000010 	.word	0x20000010
 8000bf4:	20000008 	.word	0x20000008

08000bf8 <check_state>:

void check_state() {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	if (SEG7_CLOCK[VER_LED] <= 0) {
 8000bfc:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <check_state+0x2c>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	dc04      	bgt.n	8000c0e <check_state+0x16>
		state_update(VER_LED);
 8000c04:	2000      	movs	r0, #0
 8000c06:	f7ff ffa5 	bl	8000b54 <state_update>
		vertical_processing();
 8000c0a:	f7ff ff5b 	bl	8000ac4 <vertical_processing>
	}

	if (SEG7_CLOCK[HOR_LED] <= 0) {
 8000c0e:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <check_state+0x2c>)
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	dc04      	bgt.n	8000c20 <check_state+0x28>
		state_update(HOR_LED);
 8000c16:	2001      	movs	r0, #1
 8000c18:	f7ff ff9c 	bl	8000b54 <state_update>
		horizontal_processing();
 8000c1c:	f7ff ff76 	bl	8000b0c <horizontal_processing>
	}
}
 8000c20:	bf00      	nop
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20000008 	.word	0x20000008

08000c28 <update_clock>:

void update_clock() {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
	if (timer2_flag == 1) {
 8000c2c:	4b0c      	ldr	r3, [pc, #48]	; (8000c60 <update_clock+0x38>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d113      	bne.n	8000c5c <update_clock+0x34>
		SEG7_CLOCK[VER_LED] = SEG7_CLOCK[VER_LED] - TIME_UNIT;
 8000c34:	4b0b      	ldr	r3, [pc, #44]	; (8000c64 <update_clock+0x3c>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000c3c:	4a09      	ldr	r2, [pc, #36]	; (8000c64 <update_clock+0x3c>)
 8000c3e:	6013      	str	r3, [r2, #0]
		SEG7_CLOCK[HOR_LED] = SEG7_CLOCK[HOR_LED] - TIME_UNIT;
 8000c40:	4b08      	ldr	r3, [pc, #32]	; (8000c64 <update_clock+0x3c>)
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000c48:	4a06      	ldr	r2, [pc, #24]	; (8000c64 <update_clock+0x3c>)
 8000c4a:	6053      	str	r3, [r2, #4]
		check_state();
 8000c4c:	f7ff ffd4 	bl	8000bf8 <check_state>
		updateDisplay();
 8000c50:	f7ff fee8 	bl	8000a24 <updateDisplay>
		setTimer2(1000);
 8000c54:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c58:	f000 fe6e 	bl	8001938 <setTimer2>
	}
}
 8000c5c:	bf00      	nop
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20000120 	.word	0x20000120
 8000c64:	20000008 	.word	0x20000008

08000c68 <reset>:

void reset() {
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
	LED_TIME[RED_STATUS] = NORMAL_RED * TIME_UNIT;
 8000c6c:	4b11      	ldr	r3, [pc, #68]	; (8000cb4 <reset+0x4c>)
 8000c6e:	f242 7210 	movw	r2, #10000	; 0x2710
 8000c72:	601a      	str	r2, [r3, #0]
	LED_TIME[YELLOW_STATUS] = NORMAL_YELLOW * TIME_UNIT;
 8000c74:	4b0f      	ldr	r3, [pc, #60]	; (8000cb4 <reset+0x4c>)
 8000c76:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000c7a:	605a      	str	r2, [r3, #4]
	LED_TIME[GREEN_STATUS] = NORMAL_GREEN * TIME_UNIT;
 8000c7c:	4b0d      	ldr	r3, [pc, #52]	; (8000cb4 <reset+0x4c>)
 8000c7e:	f641 3258 	movw	r2, #7000	; 0x1b58
 8000c82:	609a      	str	r2, [r3, #8]
	CURRENT_STATE[VER_LED] = RED_STATUS;
 8000c84:	4b0c      	ldr	r3, [pc, #48]	; (8000cb8 <reset+0x50>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
	CURRENT_STATE[HOR_LED] = GREEN_STATUS;
 8000c8a:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <reset+0x50>)
 8000c8c:	2202      	movs	r2, #2
 8000c8e:	605a      	str	r2, [r3, #4]
	SEG7_CLOCK[VER_LED] = LED_TIME[CURRENT_STATE[VER_LED]];
 8000c90:	4b09      	ldr	r3, [pc, #36]	; (8000cb8 <reset+0x50>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a07      	ldr	r2, [pc, #28]	; (8000cb4 <reset+0x4c>)
 8000c96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c9a:	4a08      	ldr	r2, [pc, #32]	; (8000cbc <reset+0x54>)
 8000c9c:	6013      	str	r3, [r2, #0]
	SEG7_CLOCK[HOR_LED] = LED_TIME[CURRENT_STATE[HOR_LED]];
 8000c9e:	4b06      	ldr	r3, [pc, #24]	; (8000cb8 <reset+0x50>)
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	4a04      	ldr	r2, [pc, #16]	; (8000cb4 <reset+0x4c>)
 8000ca4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ca8:	4a04      	ldr	r2, [pc, #16]	; (8000cbc <reset+0x54>)
 8000caa:	6053      	str	r3, [r2, #4]
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bc80      	pop	{r7}
 8000cb2:	4770      	bx	lr
 8000cb4:	20000010 	.word	0x20000010
 8000cb8:	20000000 	.word	0x20000000
 8000cbc:	20000008 	.word	0x20000008

08000cc0 <restart>:

void restart(){
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
	status = 0;
 8000cc4:	4b03      	ldr	r3, [pc, #12]	; (8000cd4 <restart+0x14>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
}
 8000cca:	bf00      	nop
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	200000c4 	.word	0x200000c4

08000cd8 <confirm_action>:

void confirm_action(int mode) {
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2b03      	cmp	r3, #3
 8000ce4:	d82e      	bhi.n	8000d44 <confirm_action+0x6c>
 8000ce6:	a201      	add	r2, pc, #4	; (adr r2, 8000cec <confirm_action+0x14>)
 8000ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cec:	08000d45 	.word	0x08000d45
 8000cf0:	08000cfd 	.word	0x08000cfd
 8000cf4:	08000d15 	.word	0x08000d15
 8000cf8:	08000d2d 	.word	0x08000d2d
	switch (mode) {
	case 0: //Normal mode -> do nothing
		return;
	case 1: // Inc red time mode
		LED_TIME[RED_STATUS] = LED_TIME[RED_STATUS] + (TIMES_INC * TIME_UNIT);
 8000cfc:	4b14      	ldr	r3, [pc, #80]	; (8000d50 <confirm_action+0x78>)
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	4b14      	ldr	r3, [pc, #80]	; (8000d54 <confirm_action+0x7c>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d08:	fb01 f303 	mul.w	r3, r1, r3
 8000d0c:	4413      	add	r3, r2
 8000d0e:	4a10      	ldr	r2, [pc, #64]	; (8000d50 <confirm_action+0x78>)
 8000d10:	6013      	str	r3, [r2, #0]
		break;
 8000d12:	e018      	b.n	8000d46 <confirm_action+0x6e>
	case 2: // Inc yellow time mode
		LED_TIME[YELLOW_STATUS] = LED_TIME[YELLOW_STATUS] + (TIMES_INC * TIME_UNIT);
 8000d14:	4b0e      	ldr	r3, [pc, #56]	; (8000d50 <confirm_action+0x78>)
 8000d16:	685a      	ldr	r2, [r3, #4]
 8000d18:	4b0e      	ldr	r3, [pc, #56]	; (8000d54 <confirm_action+0x7c>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d20:	fb01 f303 	mul.w	r3, r1, r3
 8000d24:	4413      	add	r3, r2
 8000d26:	4a0a      	ldr	r2, [pc, #40]	; (8000d50 <confirm_action+0x78>)
 8000d28:	6053      	str	r3, [r2, #4]
		break;
 8000d2a:	e00c      	b.n	8000d46 <confirm_action+0x6e>
	case 3: // Inc green time
		LED_TIME [GREEN_STATUS] = LED_TIME[GREEN_STATUS] + (TIMES_INC * TIME_UNIT);
 8000d2c:	4b08      	ldr	r3, [pc, #32]	; (8000d50 <confirm_action+0x78>)
 8000d2e:	689a      	ldr	r2, [r3, #8]
 8000d30:	4b08      	ldr	r3, [pc, #32]	; (8000d54 <confirm_action+0x7c>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d38:	fb01 f303 	mul.w	r3, r1, r3
 8000d3c:	4413      	add	r3, r2
 8000d3e:	4a04      	ldr	r2, [pc, #16]	; (8000d50 <confirm_action+0x78>)
 8000d40:	6093      	str	r3, [r2, #8]
		break;
 8000d42:	e000      	b.n	8000d46 <confirm_action+0x6e>
	default:
		break;
 8000d44:	bf00      	nop
	}

}
 8000d46:	370c      	adds	r7, #12
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bc80      	pop	{r7}
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	20000010 	.word	0x20000010
 8000d54:	200000d0 	.word	0x200000d0

08000d58 <state_handle>:

void state_handle() {
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
	switch (index_mode) {
 8000d5c:	4b25      	ldr	r3, [pc, #148]	; (8000df4 <state_handle+0x9c>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2b03      	cmp	r3, #3
 8000d62:	d841      	bhi.n	8000de8 <state_handle+0x90>
 8000d64:	a201      	add	r2, pc, #4	; (adr r2, 8000d6c <state_handle+0x14>)
 8000d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d6a:	bf00      	nop
 8000d6c:	08000d7d 	.word	0x08000d7d
 8000d70:	08000d8b 	.word	0x08000d8b
 8000d74:	08000dab 	.word	0x08000dab
 8000d78:	08000dcb 	.word	0x08000dcb
	case 0:
		SEG7_CLOCK[VER_LED] = 0;
 8000d7c:	4b1e      	ldr	r3, [pc, #120]	; (8000df8 <state_handle+0xa0>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
		SEG7_CLOCK[HOR_LED] = 0;
 8000d82:	4b1d      	ldr	r3, [pc, #116]	; (8000df8 <state_handle+0xa0>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	605a      	str	r2, [r3, #4]
		break;
 8000d88:	e02f      	b.n	8000dea <state_handle+0x92>
	case 1:
		SEG7_CLOCK[VER_LED] = 1 * TIME_UNIT;
 8000d8a:	4b1b      	ldr	r3, [pc, #108]	; (8000df8 <state_handle+0xa0>)
 8000d8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d90:	601a      	str	r2, [r3, #0]
		SEG7_CLOCK[HOR_LED] = LED_TIME[0] + TIMES_INC * TIME_UNIT;
 8000d92:	4b1a      	ldr	r3, [pc, #104]	; (8000dfc <state_handle+0xa4>)
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	4b1a      	ldr	r3, [pc, #104]	; (8000e00 <state_handle+0xa8>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d9e:	fb01 f303 	mul.w	r3, r1, r3
 8000da2:	4413      	add	r3, r2
 8000da4:	4a14      	ldr	r2, [pc, #80]	; (8000df8 <state_handle+0xa0>)
 8000da6:	6053      	str	r3, [r2, #4]
		break;
 8000da8:	e01f      	b.n	8000dea <state_handle+0x92>
	case 2:
		SEG7_CLOCK[VER_LED] = 2  * TIME_UNIT;
 8000daa:	4b13      	ldr	r3, [pc, #76]	; (8000df8 <state_handle+0xa0>)
 8000dac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000db0:	601a      	str	r2, [r3, #0]
		SEG7_CLOCK[HOR_LED] = LED_TIME[1] + TIMES_INC * TIME_UNIT;
 8000db2:	4b12      	ldr	r3, [pc, #72]	; (8000dfc <state_handle+0xa4>)
 8000db4:	685a      	ldr	r2, [r3, #4]
 8000db6:	4b12      	ldr	r3, [pc, #72]	; (8000e00 <state_handle+0xa8>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000dbe:	fb01 f303 	mul.w	r3, r1, r3
 8000dc2:	4413      	add	r3, r2
 8000dc4:	4a0c      	ldr	r2, [pc, #48]	; (8000df8 <state_handle+0xa0>)
 8000dc6:	6053      	str	r3, [r2, #4]
		break;
 8000dc8:	e00f      	b.n	8000dea <state_handle+0x92>
	case 3:
		SEG7_CLOCK[VER_LED] = 3  * TIME_UNIT;
 8000dca:	4b0b      	ldr	r3, [pc, #44]	; (8000df8 <state_handle+0xa0>)
 8000dcc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000dd0:	601a      	str	r2, [r3, #0]
		SEG7_CLOCK[HOR_LED] = LED_TIME[2] + TIMES_INC * TIME_UNIT;
 8000dd2:	4b0a      	ldr	r3, [pc, #40]	; (8000dfc <state_handle+0xa4>)
 8000dd4:	689a      	ldr	r2, [r3, #8]
 8000dd6:	4b0a      	ldr	r3, [pc, #40]	; (8000e00 <state_handle+0xa8>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000dde:	fb01 f303 	mul.w	r3, r1, r3
 8000de2:	4413      	add	r3, r2
 8000de4:	4a04      	ldr	r2, [pc, #16]	; (8000df8 <state_handle+0xa0>)
 8000de6:	6053      	str	r3, [r2, #4]
	default:
		break;
 8000de8:	bf00      	nop
	}
}
 8000dea:	bf00      	nop
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bc80      	pop	{r7}
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	200000cc 	.word	0x200000cc
 8000df8:	20000008 	.word	0x20000008
 8000dfc:	20000010 	.word	0x20000010
 8000e00:	200000d0 	.word	0x200000d0

08000e04 <traffic_processing>:

void traffic_processing() {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
	switch (status) {
 8000e08:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <traffic_processing+0x68>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	2b02      	cmp	r3, #2
 8000e0e:	d027      	beq.n	8000e60 <traffic_processing+0x5c>
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	dc28      	bgt.n	8000e66 <traffic_processing+0x62>
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d002      	beq.n	8000e1e <traffic_processing+0x1a>
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d01e      	beq.n	8000e5a <traffic_processing+0x56>
		break;
	case 2: // Modify state
		state_handle();
		break;
	default:
		break;
 8000e1c:	e023      	b.n	8000e66 <traffic_processing+0x62>
		CURRENT_STATE[VER_LED] = RED_STATUS;
 8000e1e:	4b14      	ldr	r3, [pc, #80]	; (8000e70 <traffic_processing+0x6c>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
		CURRENT_STATE[HOR_LED] = GREEN_STATUS;
 8000e24:	4b12      	ldr	r3, [pc, #72]	; (8000e70 <traffic_processing+0x6c>)
 8000e26:	2202      	movs	r2, #2
 8000e28:	605a      	str	r2, [r3, #4]
		SEG7_CLOCK[VER_LED] = LED_TIME[CURRENT_STATE[VER_LED]];
 8000e2a:	4b11      	ldr	r3, [pc, #68]	; (8000e70 <traffic_processing+0x6c>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a11      	ldr	r2, [pc, #68]	; (8000e74 <traffic_processing+0x70>)
 8000e30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e34:	4a10      	ldr	r2, [pc, #64]	; (8000e78 <traffic_processing+0x74>)
 8000e36:	6013      	str	r3, [r2, #0]
		SEG7_CLOCK[HOR_LED] = LED_TIME[CURRENT_STATE[HOR_LED]];
 8000e38:	4b0d      	ldr	r3, [pc, #52]	; (8000e70 <traffic_processing+0x6c>)
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	4a0d      	ldr	r2, [pc, #52]	; (8000e74 <traffic_processing+0x70>)
 8000e3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e42:	4a0d      	ldr	r2, [pc, #52]	; (8000e78 <traffic_processing+0x74>)
 8000e44:	6053      	str	r3, [r2, #4]
		updateDisplay();
 8000e46:	f7ff fded 	bl	8000a24 <updateDisplay>
		vertical_processing();
 8000e4a:	f7ff fe3b 	bl	8000ac4 <vertical_processing>
		horizontal_processing();
 8000e4e:	f7ff fe5d 	bl	8000b0c <horizontal_processing>
		status = 1;
 8000e52:	4b06      	ldr	r3, [pc, #24]	; (8000e6c <traffic_processing+0x68>)
 8000e54:	2201      	movs	r2, #1
 8000e56:	601a      	str	r2, [r3, #0]
		break;
 8000e58:	e006      	b.n	8000e68 <traffic_processing+0x64>
		update_clock();
 8000e5a:	f7ff fee5 	bl	8000c28 <update_clock>
		break;
 8000e5e:	e003      	b.n	8000e68 <traffic_processing+0x64>
		state_handle();
 8000e60:	f7ff ff7a 	bl	8000d58 <state_handle>
		break;
 8000e64:	e000      	b.n	8000e68 <traffic_processing+0x64>
		break;
 8000e66:	bf00      	nop
	}
}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	200000c4 	.word	0x200000c4
 8000e70:	20000000 	.word	0x20000000
 8000e74:	20000010 	.word	0x20000010
 8000e78:	20000008 	.word	0x20000008

08000e7c <input_processing>:

void input_processing() {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
	// Switch button
	if (is_button_pressed(0)) {
 8000e80:	2000      	movs	r0, #0
 8000e82:	f000 f919 	bl	80010b8 <is_button_pressed>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d011      	beq.n	8000eb0 <input_processing+0x34>
		status = 2;
 8000e8c:	4b23      	ldr	r3, [pc, #140]	; (8000f1c <input_processing+0xa0>)
 8000e8e:	2202      	movs	r2, #2
 8000e90:	601a      	str	r2, [r3, #0]
		index_mode = (index_mode + 1) % 4;
 8000e92:	4b23      	ldr	r3, [pc, #140]	; (8000f20 <input_processing+0xa4>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	3301      	adds	r3, #1
 8000e98:	425a      	negs	r2, r3
 8000e9a:	f003 0303 	and.w	r3, r3, #3
 8000e9e:	f002 0203 	and.w	r2, r2, #3
 8000ea2:	bf58      	it	pl
 8000ea4:	4253      	negpl	r3, r2
 8000ea6:	4a1e      	ldr	r2, [pc, #120]	; (8000f20 <input_processing+0xa4>)
 8000ea8:	6013      	str	r3, [r2, #0]
		TIMES_INC = 0;
 8000eaa:	4b1e      	ldr	r3, [pc, #120]	; (8000f24 <input_processing+0xa8>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
	}

	// Add button
	if (is_button_pressed(1) && index_mode != 0) {
 8000eb0:	2001      	movs	r0, #1
 8000eb2:	f000 f901 	bl	80010b8 <is_button_pressed>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d008      	beq.n	8000ece <input_processing+0x52>
 8000ebc:	4b18      	ldr	r3, [pc, #96]	; (8000f20 <input_processing+0xa4>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d004      	beq.n	8000ece <input_processing+0x52>
		TIMES_INC++;
 8000ec4:	4b17      	ldr	r3, [pc, #92]	; (8000f24 <input_processing+0xa8>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	3301      	adds	r3, #1
 8000eca:	4a16      	ldr	r2, [pc, #88]	; (8000f24 <input_processing+0xa8>)
 8000ecc:	6013      	str	r3, [r2, #0]
	}

	// Confirm button
	if (is_button_pressed(2) && index_mode != 0) {
 8000ece:	2002      	movs	r0, #2
 8000ed0:	f000 f8f2 	bl	80010b8 <is_button_pressed>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d014      	beq.n	8000f04 <input_processing+0x88>
 8000eda:	4b11      	ldr	r3, [pc, #68]	; (8000f20 <input_processing+0xa4>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d010      	beq.n	8000f04 <input_processing+0x88>
		if (TIMES_INC != 0) {
 8000ee2:	4b10      	ldr	r3, [pc, #64]	; (8000f24 <input_processing+0xa8>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d004      	beq.n	8000ef4 <input_processing+0x78>
			confirm_action(index_mode);
 8000eea:	4b0d      	ldr	r3, [pc, #52]	; (8000f20 <input_processing+0xa4>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f7ff fef2 	bl	8000cd8 <confirm_action>
		}
		TIMES_INC = 0;
 8000ef4:	4b0b      	ldr	r3, [pc, #44]	; (8000f24 <input_processing+0xa8>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
		index_mode = 0;
 8000efa:	4b09      	ldr	r3, [pc, #36]	; (8000f20 <input_processing+0xa4>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
		restart();
 8000f00:	f7ff fede 	bl	8000cc0 <restart>
	}

	// RESET when start
	if (start == 0) {
 8000f04:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <input_processing+0xac>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d104      	bne.n	8000f16 <input_processing+0x9a>
		reset();
 8000f0c:	f7ff feac 	bl	8000c68 <reset>
		start = 1;
 8000f10:	4b05      	ldr	r3, [pc, #20]	; (8000f28 <input_processing+0xac>)
 8000f12:	2201      	movs	r2, #1
 8000f14:	601a      	str	r2, [r3, #0]
	}
}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	200000c4 	.word	0x200000c4
 8000f20:	200000cc 	.word	0x200000cc
 8000f24:	200000d0 	.word	0x200000d0
 8000f28:	200000c8 	.word	0x200000c8

08000f2c <fsm_simple_button_run>:

void fsm_simple_button_run() {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
	switch (buttonState) {
 8000f30:	4b0d      	ldr	r3, [pc, #52]	; (8000f68 <fsm_simple_button_run+0x3c>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d002      	beq.n	8000f3e <fsm_simple_button_run+0x12>
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d00a      	beq.n	8000f52 <fsm_simple_button_run+0x26>
	case BUTTON_PRESSED:
		if (!WhichButtonIsPressed()) {
			buttonState = BUTTON_RELEASED;
		}
	default:
		break;
 8000f3c:	e011      	b.n	8000f62 <fsm_simple_button_run+0x36>
		if (WhichButtonIsPressed()) {
 8000f3e:	f7ff fd95 	bl	8000a6c <WhichButtonIsPressed>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d004      	beq.n	8000f52 <fsm_simple_button_run+0x26>
			buttonState = BUTTON_PRESSED;
 8000f48:	4b07      	ldr	r3, [pc, #28]	; (8000f68 <fsm_simple_button_run+0x3c>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	701a      	strb	r2, [r3, #0]
			input_processing();
 8000f4e:	f7ff ff95 	bl	8000e7c <input_processing>
		if (!WhichButtonIsPressed()) {
 8000f52:	f7ff fd8b 	bl	8000a6c <WhichButtonIsPressed>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d102      	bne.n	8000f62 <fsm_simple_button_run+0x36>
			buttonState = BUTTON_RELEASED;
 8000f5c:	4b02      	ldr	r3, [pc, #8]	; (8000f68 <fsm_simple_button_run+0x3c>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	701a      	strb	r2, [r3, #0]
		break;
 8000f62:	bf00      	nop
	}
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	200000e8 	.word	0x200000e8

08000f6c <button_reading>:
// we define counter for automatically increasing the value
// after the button is pressed more than 1 second .
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];
static uint16_t counterForButtonPressOneQuarterSecond[N0_OF_BUTTONS];

void button_reading(void) {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
	for (int i = 0; i < N0_OF_BUTTONS; i++) {
 8000f72:	2300      	movs	r3, #0
 8000f74:	607b      	str	r3, [r7, #4]
 8000f76:	e081      	b.n	800107c <button_reading+0x110>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000f78:	4a45      	ldr	r2, [pc, #276]	; (8001090 <button_reading+0x124>)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	7819      	ldrb	r1, [r3, #0]
 8000f80:	4a44      	ldr	r2, [pc, #272]	; (8001094 <button_reading+0x128>)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4413      	add	r3, r2
 8000f86:	460a      	mov	r2, r1
 8000f88:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(buttonPort[i], buttonPin[i]);
 8000f8a:	4a43      	ldr	r2, [pc, #268]	; (8001098 <button_reading+0x12c>)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f92:	4942      	ldr	r1, [pc, #264]	; (800109c <button_reading+0x130>)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	4610      	mov	r0, r2
 8000f9e:	f001 fb0f 	bl	80025c0 <HAL_GPIO_ReadPin>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4a3a      	ldr	r2, [pc, #232]	; (8001090 <button_reading+0x124>)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4413      	add	r3, r2
 8000fac:	460a      	mov	r2, r1
 8000fae:	701a      	strb	r2, [r3, #0]

		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) {
 8000fb0:	4a37      	ldr	r2, [pc, #220]	; (8001090 <button_reading+0x124>)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	781a      	ldrb	r2, [r3, #0]
 8000fb8:	4936      	ldr	r1, [pc, #216]	; (8001094 <button_reading+0x128>)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	440b      	add	r3, r1
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d158      	bne.n	8001076 <button_reading+0x10a>
			//valid input, can read now
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000fc4:	4a32      	ldr	r2, [pc, #200]	; (8001090 <button_reading+0x124>)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4413      	add	r3, r2
 8000fca:	7819      	ldrb	r1, [r3, #0]
 8000fcc:	4a34      	ldr	r2, [pc, #208]	; (80010a0 <button_reading+0x134>)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	460a      	mov	r2, r1
 8000fd4:	701a      	strb	r2, [r3, #0]
			if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 8000fd6:	4a32      	ldr	r2, [pc, #200]	; (80010a0 <button_reading+0x134>)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	4413      	add	r3, r2
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d135      	bne.n	800104e <button_reading+0xe2>
				if ((counterForButtonPressOneQuarterSecond[i] < DURATION_FOR_AUTO_RUNNING_MODE)
 8000fe2:	4a30      	ldr	r2, [pc, #192]	; (80010a4 <button_reading+0x138>)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fea:	2b18      	cmp	r3, #24
 8000fec:	d80e      	bhi.n	800100c <button_reading+0xa0>
						&& AllowToExecuteAfterASecondPressed)
 8000fee:	4b2e      	ldr	r3, [pc, #184]	; (80010a8 <button_reading+0x13c>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d00a      	beq.n	800100c <button_reading+0xa0>
				{
					counterForButtonPressOneQuarterSecond[i]++;
 8000ff6:	4a2b      	ldr	r2, [pc, #172]	; (80010a4 <button_reading+0x138>)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ffe:	3301      	adds	r3, #1
 8001000:	b299      	uxth	r1, r3
 8001002:	4a28      	ldr	r2, [pc, #160]	; (80010a4 <button_reading+0x138>)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800100a:	e009      	b.n	8001020 <button_reading+0xb4>
				} else {
					counterForButtonPressOneQuarterSecond[i] = 0;
 800100c:	4a25      	ldr	r2, [pc, #148]	; (80010a4 <button_reading+0x138>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2100      	movs	r1, #0
 8001012:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					flagForButtonPressOneQuarterSecond[i] = 1;
 8001016:	4a25      	ldr	r2, [pc, #148]	; (80010ac <button_reading+0x140>)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2101      	movs	r1, #1
 800101c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				}
				if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 8001020:	4a23      	ldr	r2, [pc, #140]	; (80010b0 <button_reading+0x144>)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001028:	2b63      	cmp	r3, #99	; 0x63
 800102a:	d80a      	bhi.n	8001042 <button_reading+0xd6>
					counterForButtonPress1s[i]++;
 800102c:	4a20      	ldr	r2, [pc, #128]	; (80010b0 <button_reading+0x144>)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001034:	3301      	adds	r3, #1
 8001036:	b299      	uxth	r1, r3
 8001038:	4a1d      	ldr	r2, [pc, #116]	; (80010b0 <button_reading+0x144>)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001040:	e019      	b.n	8001076 <button_reading+0x10a>
				} else {
					// the flag is turned on when 1 second has passed
					// since the button is pressed .
					flagForButtonPress1s[i] = 1;
 8001042:	4a1c      	ldr	r2, [pc, #112]	; (80010b4 <button_reading+0x148>)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	4413      	add	r3, r2
 8001048:	2201      	movs	r2, #1
 800104a:	701a      	strb	r2, [r3, #0]
 800104c:	e013      	b.n	8001076 <button_reading+0x10a>
				}
			}

			else {
				counterForButtonPress1s[i] = 0;
 800104e:	4a18      	ldr	r2, [pc, #96]	; (80010b0 <button_reading+0x144>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2100      	movs	r1, #0
 8001054:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				counterForButtonPressOneQuarterSecond[i] = 0;
 8001058:	4a12      	ldr	r2, [pc, #72]	; (80010a4 <button_reading+0x138>)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2100      	movs	r1, #0
 800105e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				flagForButtonPress1s[i] = 0;
 8001062:	4a14      	ldr	r2, [pc, #80]	; (80010b4 <button_reading+0x148>)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4413      	add	r3, r2
 8001068:	2200      	movs	r2, #0
 800106a:	701a      	strb	r2, [r3, #0]
				flagForButtonPressOneQuarterSecond[i] = 0;
 800106c:	4a0f      	ldr	r2, [pc, #60]	; (80010ac <button_reading+0x140>)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2100      	movs	r1, #0
 8001072:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < N0_OF_BUTTONS; i++) {
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	3301      	adds	r3, #1
 800107a:	607b      	str	r3, [r7, #4]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b03      	cmp	r3, #3
 8001080:	f77f af7a 	ble.w	8000f78 <button_reading+0xc>
			}
		}
	}
}
 8001084:	bf00      	nop
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	200000f0 	.word	0x200000f0
 8001094:	200000f4 	.word	0x200000f4
 8001098:	2000001c 	.word	0x2000001c
 800109c:	20000020 	.word	0x20000020
 80010a0:	200000ec 	.word	0x200000ec
 80010a4:	20000104 	.word	0x20000104
 80010a8:	200000d4 	.word	0x200000d4
 80010ac:	200000d8 	.word	0x200000d8
 80010b0:	200000fc 	.word	0x200000fc
 80010b4:	200000f8 	.word	0x200000f8

080010b8 <is_button_pressed>:
// Check if a button is pressed or not
unsigned char is_button_pressed(uint8_t index) {
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	2b03      	cmp	r3, #3
 80010c6:	d901      	bls.n	80010cc <is_button_pressed+0x14>
 80010c8:	2300      	movs	r3, #0
 80010ca:	e007      	b.n	80010dc <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	4a06      	ldr	r2, [pc, #24]	; (80010e8 <is_button_pressed+0x30>)
 80010d0:	5cd3      	ldrb	r3, [r2, r3]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	bf0c      	ite	eq
 80010d6:	2301      	moveq	r3, #1
 80010d8:	2300      	movne	r3, #0
 80010da:	b2db      	uxtb	r3, r3
}
 80010dc:	4618      	mov	r0, r3
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bc80      	pop	{r7}
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	200000ec 	.word	0x200000ec

080010ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010f0:	f000 ff4e 	bl	8001f90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010f4:	f000 f822 	bl	800113c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010f8:	f000 f94e 	bl	8001398 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010fc:	f000 f922 	bl	8001344 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001100:	f000 f85e 	bl	80011c0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001104:	f000 f8a8 	bl	8001258 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001108:	2100      	movs	r1, #0
 800110a:	480a      	ldr	r0, [pc, #40]	; (8001134 <main+0x48>)
 800110c:	f001 ffb4 	bl	8003078 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8001110:	4809      	ldr	r0, [pc, #36]	; (8001138 <main+0x4c>)
 8001112:	f001 ff07 	bl	8002f24 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8001116:	4807      	ldr	r0, [pc, #28]	; (8001134 <main+0x48>)
 8001118:	f001 ff04 	bl	8002f24 <HAL_TIM_Base_Start_IT>
//  SCH_Add_Task(fsm_simple_button_run, 0, 10);
//  SCH_Add_Task(traffic_processing, 0, 1000);
//  SCH_Add_Task(button_reading, 40, 10);
//  SCH_Add_Task(pedestrian_scramble, 30, 10);
//  find_new_min_task();
  setTimer2(1000);
 800111c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001120:	f000 fc0a 	bl	8001938 <setTimer2>
//	  turn of LED for indicate while MCU is sleeping.
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //set_led_color(TRAFFIC_1_LED, RED_COLOR);
	  fsm_simple_button_run();
 8001124:	f7ff ff02 	bl	8000f2c <fsm_simple_button_run>
	  traffic_processing();
 8001128:	f7ff fe6c 	bl	8000e04 <traffic_processing>
	  pedestrian_scramble();
 800112c:	f000 fa18 	bl	8001560 <pedestrian_scramble>
	  fsm_simple_button_run();
 8001130:	e7f8      	b.n	8001124 <main+0x38>
 8001132:	bf00      	nop
 8001134:	20000184 	.word	0x20000184
 8001138:	200001cc 	.word	0x200001cc

0800113c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b090      	sub	sp, #64	; 0x40
 8001140:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001142:	f107 0318 	add.w	r3, r7, #24
 8001146:	2228      	movs	r2, #40	; 0x28
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f002 ffda 	bl	8004104 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	609a      	str	r2, [r3, #8]
 800115a:	60da      	str	r2, [r3, #12]
 800115c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800115e:	2302      	movs	r3, #2
 8001160:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001162:	2301      	movs	r3, #1
 8001164:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001166:	2310      	movs	r3, #16
 8001168:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800116a:	2302      	movs	r3, #2
 800116c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800116e:	2300      	movs	r3, #0
 8001170:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001172:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001176:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001178:	f107 0318 	add.w	r3, r7, #24
 800117c:	4618      	mov	r0, r3
 800117e:	f001 fa67 	bl	8002650 <HAL_RCC_OscConfig>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001188:	f000 f9e3 	bl	8001552 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800118c:	230f      	movs	r3, #15
 800118e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001190:	2302      	movs	r3, #2
 8001192:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001198:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800119c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800119e:	2300      	movs	r3, #0
 80011a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	2102      	movs	r1, #2
 80011a6:	4618      	mov	r0, r3
 80011a8:	f001 fcd2 	bl	8002b50 <HAL_RCC_ClockConfig>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80011b2:	f000 f9ce 	bl	8001552 <Error_Handler>
  }
}
 80011b6:	bf00      	nop
 80011b8:	3740      	adds	r7, #64	; 0x40
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011c6:	f107 0308 	add.w	r3, r7, #8
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	605a      	str	r2, [r3, #4]
 80011d0:	609a      	str	r2, [r3, #8]
 80011d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011d4:	463b      	mov	r3, r7
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011dc:	4b1d      	ldr	r3, [pc, #116]	; (8001254 <MX_TIM2_Init+0x94>)
 80011de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 80011e4:	4b1b      	ldr	r3, [pc, #108]	; (8001254 <MX_TIM2_Init+0x94>)
 80011e6:	f647 42ff 	movw	r2, #31999	; 0x7cff
 80011ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ec:	4b19      	ldr	r3, [pc, #100]	; (8001254 <MX_TIM2_Init+0x94>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19;
 80011f2:	4b18      	ldr	r3, [pc, #96]	; (8001254 <MX_TIM2_Init+0x94>)
 80011f4:	2213      	movs	r2, #19
 80011f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f8:	4b16      	ldr	r3, [pc, #88]	; (8001254 <MX_TIM2_Init+0x94>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011fe:	4b15      	ldr	r3, [pc, #84]	; (8001254 <MX_TIM2_Init+0x94>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001204:	4813      	ldr	r0, [pc, #76]	; (8001254 <MX_TIM2_Init+0x94>)
 8001206:	f001 fe3d 	bl	8002e84 <HAL_TIM_Base_Init>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001210:	f000 f99f 	bl	8001552 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001214:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001218:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800121a:	f107 0308 	add.w	r3, r7, #8
 800121e:	4619      	mov	r1, r3
 8001220:	480c      	ldr	r0, [pc, #48]	; (8001254 <MX_TIM2_Init+0x94>)
 8001222:	f002 f991 	bl	8003548 <HAL_TIM_ConfigClockSource>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800122c:	f000 f991 	bl	8001552 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001230:	2300      	movs	r3, #0
 8001232:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001234:	2300      	movs	r3, #0
 8001236:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001238:	463b      	mov	r3, r7
 800123a:	4619      	mov	r1, r3
 800123c:	4805      	ldr	r0, [pc, #20]	; (8001254 <MX_TIM2_Init+0x94>)
 800123e:	f002 fd0f 	bl	8003c60 <HAL_TIMEx_MasterConfigSynchronization>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001248:	f000 f983 	bl	8001552 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	3718      	adds	r7, #24
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	200001cc 	.word	0x200001cc

08001258 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b08e      	sub	sp, #56	; 0x38
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800125e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	605a      	str	r2, [r3, #4]
 8001268:	609a      	str	r2, [r3, #8]
 800126a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800126c:	f107 0320 	add.w	r3, r7, #32
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001276:	1d3b      	adds	r3, r7, #4
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
 8001282:	611a      	str	r2, [r3, #16]
 8001284:	615a      	str	r2, [r3, #20]
 8001286:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001288:	4b2c      	ldr	r3, [pc, #176]	; (800133c <MX_TIM3_Init+0xe4>)
 800128a:	4a2d      	ldr	r2, [pc, #180]	; (8001340 <MX_TIM3_Init+0xe8>)
 800128c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 800128e:	4b2b      	ldr	r3, [pc, #172]	; (800133c <MX_TIM3_Init+0xe4>)
 8001290:	223f      	movs	r2, #63	; 0x3f
 8001292:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001294:	4b29      	ldr	r3, [pc, #164]	; (800133c <MX_TIM3_Init+0xe4>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800129a:	4b28      	ldr	r3, [pc, #160]	; (800133c <MX_TIM3_Init+0xe4>)
 800129c:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012a2:	4b26      	ldr	r3, [pc, #152]	; (800133c <MX_TIM3_Init+0xe4>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a8:	4b24      	ldr	r3, [pc, #144]	; (800133c <MX_TIM3_Init+0xe4>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012ae:	4823      	ldr	r0, [pc, #140]	; (800133c <MX_TIM3_Init+0xe4>)
 80012b0:	f001 fde8 	bl	8002e84 <HAL_TIM_Base_Init>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80012ba:	f000 f94a 	bl	8001552 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012c2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80012c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012c8:	4619      	mov	r1, r3
 80012ca:	481c      	ldr	r0, [pc, #112]	; (800133c <MX_TIM3_Init+0xe4>)
 80012cc:	f002 f93c 	bl	8003548 <HAL_TIM_ConfigClockSource>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80012d6:	f000 f93c 	bl	8001552 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012da:	4818      	ldr	r0, [pc, #96]	; (800133c <MX_TIM3_Init+0xe4>)
 80012dc:	f001 fe74 	bl	8002fc8 <HAL_TIM_PWM_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80012e6:	f000 f934 	bl	8001552 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ea:	2300      	movs	r3, #0
 80012ec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ee:	2300      	movs	r3, #0
 80012f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012f2:	f107 0320 	add.w	r3, r7, #32
 80012f6:	4619      	mov	r1, r3
 80012f8:	4810      	ldr	r0, [pc, #64]	; (800133c <MX_TIM3_Init+0xe4>)
 80012fa:	f002 fcb1 	bl	8003c60 <HAL_TIMEx_MasterConfigSynchronization>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001304:	f000 f925 	bl	8001552 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001308:	2360      	movs	r3, #96	; 0x60
 800130a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001310:	2300      	movs	r3, #0
 8001312:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	2200      	movs	r2, #0
 800131c:	4619      	mov	r1, r3
 800131e:	4807      	ldr	r0, [pc, #28]	; (800133c <MX_TIM3_Init+0xe4>)
 8001320:	f002 f854 	bl	80033cc <HAL_TIM_PWM_ConfigChannel>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800132a:	f000 f912 	bl	8001552 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800132e:	4803      	ldr	r0, [pc, #12]	; (800133c <MX_TIM3_Init+0xe4>)
 8001330:	f000 fbf8 	bl	8001b24 <HAL_TIM_MspPostInit>

}
 8001334:	bf00      	nop
 8001336:	3738      	adds	r7, #56	; 0x38
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	20000184 	.word	0x20000184
 8001340:	40000400 	.word	0x40000400

08001344 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 800134a:	4a12      	ldr	r2, [pc, #72]	; (8001394 <MX_USART2_UART_Init+0x50>)
 800134c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800134e:	4b10      	ldr	r3, [pc, #64]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 8001350:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001354:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001356:	4b0e      	ldr	r3, [pc, #56]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800135c:	4b0c      	ldr	r3, [pc, #48]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 800135e:	2200      	movs	r2, #0
 8001360:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001362:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 8001364:	2200      	movs	r2, #0
 8001366:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001368:	4b09      	ldr	r3, [pc, #36]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 800136a:	220c      	movs	r2, #12
 800136c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800136e:	4b08      	ldr	r3, [pc, #32]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001374:	4b06      	ldr	r3, [pc, #24]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 8001376:	2200      	movs	r2, #0
 8001378:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800137a:	4805      	ldr	r0, [pc, #20]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 800137c:	f002 fce0 	bl	8003d40 <HAL_UART_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001386:	f000 f8e4 	bl	8001552 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000214 	.word	0x20000214
 8001394:	40004400 	.word	0x40004400

08001398 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b088      	sub	sp, #32
 800139c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800139e:	f107 0310 	add.w	r3, r7, #16
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
 80013a8:	609a      	str	r2, [r3, #8]
 80013aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ac:	4b55      	ldr	r3, [pc, #340]	; (8001504 <MX_GPIO_Init+0x16c>)
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	4a54      	ldr	r2, [pc, #336]	; (8001504 <MX_GPIO_Init+0x16c>)
 80013b2:	f043 0310 	orr.w	r3, r3, #16
 80013b6:	6193      	str	r3, [r2, #24]
 80013b8:	4b52      	ldr	r3, [pc, #328]	; (8001504 <MX_GPIO_Init+0x16c>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	f003 0310 	and.w	r3, r3, #16
 80013c0:	60fb      	str	r3, [r7, #12]
 80013c2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013c4:	4b4f      	ldr	r3, [pc, #316]	; (8001504 <MX_GPIO_Init+0x16c>)
 80013c6:	699b      	ldr	r3, [r3, #24]
 80013c8:	4a4e      	ldr	r2, [pc, #312]	; (8001504 <MX_GPIO_Init+0x16c>)
 80013ca:	f043 0320 	orr.w	r3, r3, #32
 80013ce:	6193      	str	r3, [r2, #24]
 80013d0:	4b4c      	ldr	r3, [pc, #304]	; (8001504 <MX_GPIO_Init+0x16c>)
 80013d2:	699b      	ldr	r3, [r3, #24]
 80013d4:	f003 0320 	and.w	r3, r3, #32
 80013d8:	60bb      	str	r3, [r7, #8]
 80013da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013dc:	4b49      	ldr	r3, [pc, #292]	; (8001504 <MX_GPIO_Init+0x16c>)
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	4a48      	ldr	r2, [pc, #288]	; (8001504 <MX_GPIO_Init+0x16c>)
 80013e2:	f043 0304 	orr.w	r3, r3, #4
 80013e6:	6193      	str	r3, [r2, #24]
 80013e8:	4b46      	ldr	r3, [pc, #280]	; (8001504 <MX_GPIO_Init+0x16c>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	f003 0304 	and.w	r3, r3, #4
 80013f0:	607b      	str	r3, [r7, #4]
 80013f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f4:	4b43      	ldr	r3, [pc, #268]	; (8001504 <MX_GPIO_Init+0x16c>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	4a42      	ldr	r2, [pc, #264]	; (8001504 <MX_GPIO_Init+0x16c>)
 80013fa:	f043 0308 	orr.w	r3, r3, #8
 80013fe:	6193      	str	r3, [r2, #24]
 8001400:	4b40      	ldr	r3, [pc, #256]	; (8001504 <MX_GPIO_Init+0x16c>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	f003 0308 	and.w	r3, r3, #8
 8001408:	603b      	str	r3, [r7, #0]
 800140a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Traffic_1_2_Pin|LD2_Pin, GPIO_PIN_RESET);
 800140c:	2200      	movs	r2, #0
 800140e:	2130      	movs	r1, #48	; 0x30
 8001410:	483d      	ldr	r0, [pc, #244]	; (8001508 <MX_GPIO_Init+0x170>)
 8001412:	f001 f8ec 	bl	80025ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Traffic_1_1_Pin|Traffic_2_2_Pin|Traffic_2_1_Pin, GPIO_PIN_RESET);
 8001416:	2200      	movs	r2, #0
 8001418:	f240 3101 	movw	r1, #769	; 0x301
 800141c:	483b      	ldr	r0, [pc, #236]	; (800150c <MX_GPIO_Init+0x174>)
 800141e:	f001 f8e6 	bl	80025ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Traffic_Pedes_1_Pin|Traffic_Pedes_2_Pin, GPIO_PIN_RESET);
 8001422:	2200      	movs	r2, #0
 8001424:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001428:	4839      	ldr	r0, [pc, #228]	; (8001510 <MX_GPIO_Init+0x178>)
 800142a:	f001 f8e0 	bl	80025ee <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800142e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001432:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001434:	4b37      	ldr	r3, [pc, #220]	; (8001514 <MX_GPIO_Init+0x17c>)
 8001436:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800143c:	f107 0310 	add.w	r3, r7, #16
 8001440:	4619      	mov	r1, r3
 8001442:	4833      	ldr	r0, [pc, #204]	; (8001510 <MX_GPIO_Init+0x178>)
 8001444:	f000 ff38 	bl	80022b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : B_Pedes_Pin B_1_Pin */
  GPIO_InitStruct.Pin = B_Pedes_Pin|B_1_Pin;
 8001448:	2303      	movs	r3, #3
 800144a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001454:	f107 0310 	add.w	r3, r7, #16
 8001458:	4619      	mov	r1, r3
 800145a:	482b      	ldr	r0, [pc, #172]	; (8001508 <MX_GPIO_Init+0x170>)
 800145c:	f000 ff2c 	bl	80022b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Traffic_1_2_Pin LD2_Pin */
  GPIO_InitStruct.Pin = Traffic_1_2_Pin|LD2_Pin;
 8001460:	2330      	movs	r3, #48	; 0x30
 8001462:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001464:	2301      	movs	r3, #1
 8001466:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	2300      	movs	r3, #0
 800146a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146c:	2302      	movs	r3, #2
 800146e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001470:	f107 0310 	add.w	r3, r7, #16
 8001474:	4619      	mov	r1, r3
 8001476:	4824      	ldr	r0, [pc, #144]	; (8001508 <MX_GPIO_Init+0x170>)
 8001478:	f000 ff1e 	bl	80022b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Traffic_1_1_Pin Traffic_2_2_Pin Traffic_2_1_Pin */
  GPIO_InitStruct.Pin = Traffic_1_1_Pin|Traffic_2_2_Pin|Traffic_2_1_Pin;
 800147c:	f240 3301 	movw	r3, #769	; 0x301
 8001480:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001482:	2301      	movs	r3, #1
 8001484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148a:	2302      	movs	r3, #2
 800148c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800148e:	f107 0310 	add.w	r3, r7, #16
 8001492:	4619      	mov	r1, r3
 8001494:	481d      	ldr	r0, [pc, #116]	; (800150c <MX_GPIO_Init+0x174>)
 8001496:	f000 ff0f 	bl	80022b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : te_Pin */
  GPIO_InitStruct.Pin = te_Pin;
 800149a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800149e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014a0:	2300      	movs	r3, #0
 80014a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014a4:	2301      	movs	r3, #1
 80014a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(te_GPIO_Port, &GPIO_InitStruct);
 80014a8:	f107 0310 	add.w	r3, r7, #16
 80014ac:	4619      	mov	r1, r3
 80014ae:	4818      	ldr	r0, [pc, #96]	; (8001510 <MX_GPIO_Init+0x178>)
 80014b0:	f000 ff02 	bl	80022b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80014b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014be:	2301      	movs	r3, #1
 80014c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c2:	f107 0310 	add.w	r3, r7, #16
 80014c6:	4619      	mov	r1, r3
 80014c8:	480f      	ldr	r0, [pc, #60]	; (8001508 <MX_GPIO_Init+0x170>)
 80014ca:	f000 fef5 	bl	80022b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Traffic_Pedes_1_Pin Traffic_Pedes_2_Pin */
  GPIO_InitStruct.Pin = Traffic_Pedes_1_Pin|Traffic_Pedes_2_Pin;
 80014ce:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80014d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d4:	2301      	movs	r3, #1
 80014d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	2300      	movs	r3, #0
 80014da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014dc:	2302      	movs	r3, #2
 80014de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014e0:	f107 0310 	add.w	r3, r7, #16
 80014e4:	4619      	mov	r1, r3
 80014e6:	480a      	ldr	r0, [pc, #40]	; (8001510 <MX_GPIO_Init+0x178>)
 80014e8:	f000 fee6 	bl	80022b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80014ec:	2200      	movs	r2, #0
 80014ee:	2100      	movs	r1, #0
 80014f0:	2028      	movs	r0, #40	; 0x28
 80014f2:	f000 feaa 	bl	800224a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014f6:	2028      	movs	r0, #40	; 0x28
 80014f8:	f000 fec3 	bl	8002282 <HAL_NVIC_EnableIRQ>

}
 80014fc:	bf00      	nop
 80014fe:	3720      	adds	r7, #32
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40021000 	.word	0x40021000
 8001508:	40010800 	.word	0x40010800
 800150c:	40010c00 	.word	0x40010c00
 8001510:	40011000 	.word	0x40011000
 8001514:	10110000 	.word	0x10110000

08001518 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
int counter = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
	// timerRun()
	if (htim->Instance == TIM2) {
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001528:	d105      	bne.n	8001536 <HAL_TIM_PeriodElapsedCallback+0x1e>
		//timestamp++; // increase timestamp by 10ms
		timerRun();
 800152a:	f000 fa1f 	bl	800196c <timerRun>
		SCH_Update();
 800152e:	f000 f9ad 	bl	800188c <SCH_Update>
		button_reading();
 8001532:	f7ff fd1b 	bl	8000f6c <button_reading>
	}

	if (htim->Instance == TIM3) {
		// do something
	}
}
 8001536:	bf00      	nop
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800153e:	b480      	push	{r7}
 8001540:	b083      	sub	sp, #12
 8001542:	af00      	add	r7, sp, #0
 8001544:	4603      	mov	r3, r0
 8001546:	80fb      	strh	r3, [r7, #6]

}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr

08001552 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001552:	b480      	push	{r7}
 8001554:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001556:	b672      	cpsid	i
}
 8001558:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800155a:	e7fe      	b.n	800155a <Error_Handler+0x8>
 800155c:	0000      	movs	r0, r0
	...

08001560 <pedestrian_scramble>:
int time_allow_pedestrian = 0;
extern TIM_HandleTypeDef htim3;

float extra_step = 1;

void pedestrian_scramble() {
 8001560:	b598      	push	{r3, r4, r7, lr}
 8001562:	af00      	add	r7, sp, #0
		if (get_led_color(TRAFFIC_1_LED) == RED_COLOR) {
 8001564:	2028      	movs	r0, #40	; 0x28
 8001566:	f000 fc7b 	bl	8001e60 <get_led_color>
 800156a:	4603      	mov	r3, r0
 800156c:	2b1e      	cmp	r3, #30
 800156e:	d122      	bne.n	80015b6 <pedestrian_scramble+0x56>
			pedestrian_active = 1;
 8001570:	4b93      	ldr	r3, [pc, #588]	; (80017c0 <pedestrian_scramble+0x260>)
 8001572:	2201      	movs	r2, #1
 8001574:	601a      	str	r2, [r3, #0]
			/* Calculate number of step for increase frequency and decrease delay time */
			FREQ_STEP = 120 / (SEG7_CLOCK[0] / TIME_UNIT);
 8001576:	4b93      	ldr	r3, [pc, #588]	; (80017c4 <pedestrian_scramble+0x264>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a93      	ldr	r2, [pc, #588]	; (80017c8 <pedestrian_scramble+0x268>)
 800157c:	fb82 1203 	smull	r1, r2, r2, r3
 8001580:	1192      	asrs	r2, r2, #6
 8001582:	17db      	asrs	r3, r3, #31
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2278      	movs	r2, #120	; 0x78
 8001588:	fb92 f3f3 	sdiv	r3, r2, r3
 800158c:	4a8f      	ldr	r2, [pc, #572]	; (80017cc <pedestrian_scramble+0x26c>)
 800158e:	6013      	str	r3, [r2, #0]
			DELAY_STEP = 400 / (SEG7_CLOCK[0] / TIME_UNIT);
 8001590:	4b8c      	ldr	r3, [pc, #560]	; (80017c4 <pedestrian_scramble+0x264>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a8c      	ldr	r2, [pc, #560]	; (80017c8 <pedestrian_scramble+0x268>)
 8001596:	fb82 1203 	smull	r1, r2, r2, r3
 800159a:	1192      	asrs	r2, r2, #6
 800159c:	17db      	asrs	r3, r3, #31
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80015a4:	fb92 f3f3 	sdiv	r3, r2, r3
 80015a8:	4a89      	ldr	r2, [pc, #548]	; (80017d0 <pedestrian_scramble+0x270>)
 80015aa:	6013      	str	r3, [r2, #0]
			time_allow_pedestrian = SEG7_CLOCK[0];
 80015ac:	4b85      	ldr	r3, [pc, #532]	; (80017c4 <pedestrian_scramble+0x264>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a88      	ldr	r2, [pc, #544]	; (80017d4 <pedestrian_scramble+0x274>)
 80015b2:	6013      	str	r3, [r2, #0]
 80015b4:	e006      	b.n	80015c4 <pedestrian_scramble+0x64>
		}
		else {
			pedestrian_active = 0;
 80015b6:	4b82      	ldr	r3, [pc, #520]	; (80017c0 <pedestrian_scramble+0x260>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
			set_led_color(PEDESTRIAN_LED, RED_COLOR);
 80015bc:	211e      	movs	r1, #30
 80015be:	202a      	movs	r0, #42	; 0x2a
 80015c0:	f000 fbd4 	bl	8001d6c <set_led_color>
		}
	//}
		if (pedestrian_active) {
 80015c4:	4b7e      	ldr	r3, [pc, #504]	; (80017c0 <pedestrian_scramble+0x260>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	f000 813e 	beq.w	800184a <pedestrian_scramble+0x2ea>
			set_led_color(PEDESTRIAN_LED, GREEN_COLOR);
 80015ce:	2120      	movs	r1, #32
 80015d0:	202a      	movs	r0, #42	; 0x2a
 80015d2:	f000 fbcb 	bl	8001d6c <set_led_color>
			/* Buzzer frequency */
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 80015d6:	4b80      	ldr	r3, [pc, #512]	; (80017d8 <pedestrian_scramble+0x278>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	2200      	movs	r2, #0
 80015dc:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_Delay(delay);
 80015de:	4b7f      	ldr	r3, [pc, #508]	; (80017dc <pedestrian_scramble+0x27c>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 fd36 	bl	8002054 <HAL_Delay>

			/* If 2/3 time has passed, need more extra step*/
			if (SEG7_CLOCK[0] >= 2 * time_allow_pedestrian / 3) {
 80015e8:	4b76      	ldr	r3, [pc, #472]	; (80017c4 <pedestrian_scramble+0x264>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	4b79      	ldr	r3, [pc, #484]	; (80017d4 <pedestrian_scramble+0x274>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	497b      	ldr	r1, [pc, #492]	; (80017e0 <pedestrian_scramble+0x280>)
 80015f4:	fb81 0103 	smull	r0, r1, r1, r3
 80015f8:	17db      	asrs	r3, r3, #31
 80015fa:	1acb      	subs	r3, r1, r3
 80015fc:	429a      	cmp	r2, r3
 80015fe:	db62      	blt.n	80016c6 <pedestrian_scramble+0x166>
				extra_step += 0.09;
 8001600:	4b78      	ldr	r3, [pc, #480]	; (80017e4 <pedestrian_scramble+0x284>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4618      	mov	r0, r3
 8001606:	f7fe ffbb 	bl	8000580 <__aeabi_f2d>
 800160a:	a369      	add	r3, pc, #420	; (adr r3, 80017b0 <pedestrian_scramble+0x250>)
 800160c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001610:	f7fe fe58 	bl	80002c4 <__adddf3>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	4610      	mov	r0, r2
 800161a:	4619      	mov	r1, r3
 800161c:	f7ff f808 	bl	8000630 <__aeabi_d2f>
 8001620:	4603      	mov	r3, r0
 8001622:	4a70      	ldr	r2, [pc, #448]	; (80017e4 <pedestrian_scramble+0x284>)
 8001624:	6013      	str	r3, [r2, #0]
				__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, FREQ += FREQ_STEP);
 8001626:	4b70      	ldr	r3, [pc, #448]	; (80017e8 <pedestrian_scramble+0x288>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	4b68      	ldr	r3, [pc, #416]	; (80017cc <pedestrian_scramble+0x26c>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4413      	add	r3, r2
 8001630:	4a6d      	ldr	r2, [pc, #436]	; (80017e8 <pedestrian_scramble+0x288>)
 8001632:	6013      	str	r3, [r2, #0]
 8001634:	4b6c      	ldr	r3, [pc, #432]	; (80017e8 <pedestrian_scramble+0x288>)
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	4b67      	ldr	r3, [pc, #412]	; (80017d8 <pedestrian_scramble+0x278>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	635a      	str	r2, [r3, #52]	; 0x34
				if (delay > extra_step * DELAY_STEP) HAL_Delay(delay -= extra_step * DELAY_STEP);
 800163e:	4b67      	ldr	r3, [pc, #412]	; (80017dc <pedestrian_scramble+0x27c>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff f8fe 	bl	8000844 <__aeabi_i2f>
 8001648:	4604      	mov	r4, r0
 800164a:	4b61      	ldr	r3, [pc, #388]	; (80017d0 <pedestrian_scramble+0x270>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4618      	mov	r0, r3
 8001650:	f7ff f8f8 	bl	8000844 <__aeabi_i2f>
 8001654:	4602      	mov	r2, r0
 8001656:	4b63      	ldr	r3, [pc, #396]	; (80017e4 <pedestrian_scramble+0x284>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4619      	mov	r1, r3
 800165c:	4610      	mov	r0, r2
 800165e:	f7fe fd77 	bl	8000150 <__aeabi_fmul>
 8001662:	4603      	mov	r3, r0
 8001664:	4619      	mov	r1, r3
 8001666:	4620      	mov	r0, r4
 8001668:	f7ff f9ac 	bl	80009c4 <__aeabi_fcmpgt>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d023      	beq.n	80016ba <pedestrian_scramble+0x15a>
 8001672:	4b5a      	ldr	r3, [pc, #360]	; (80017dc <pedestrian_scramble+0x27c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4618      	mov	r0, r3
 8001678:	f7ff f8e4 	bl	8000844 <__aeabi_i2f>
 800167c:	4604      	mov	r4, r0
 800167e:	4b54      	ldr	r3, [pc, #336]	; (80017d0 <pedestrian_scramble+0x270>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff f8de 	bl	8000844 <__aeabi_i2f>
 8001688:	4602      	mov	r2, r0
 800168a:	4b56      	ldr	r3, [pc, #344]	; (80017e4 <pedestrian_scramble+0x284>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4619      	mov	r1, r3
 8001690:	4610      	mov	r0, r2
 8001692:	f7fe fd5d 	bl	8000150 <__aeabi_fmul>
 8001696:	4603      	mov	r3, r0
 8001698:	4619      	mov	r1, r3
 800169a:	4620      	mov	r0, r4
 800169c:	f7ff f81c 	bl	80006d8 <__aeabi_fsub>
 80016a0:	4603      	mov	r3, r0
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff f998 	bl	80009d8 <__aeabi_f2iz>
 80016a8:	4603      	mov	r3, r0
 80016aa:	4a4c      	ldr	r2, [pc, #304]	; (80017dc <pedestrian_scramble+0x27c>)
 80016ac:	6013      	str	r3, [r2, #0]
 80016ae:	4b4b      	ldr	r3, [pc, #300]	; (80017dc <pedestrian_scramble+0x27c>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4618      	mov	r0, r3
 80016b4:	f000 fcce 	bl	8002054 <HAL_Delay>
			/* Reset delay & start freq */
			delay = TIME_UNIT;
			FREQ = 10;
			extra_step = 1;
		}
}
 80016b8:	e0da      	b.n	8001870 <pedestrian_scramble+0x310>
				else HAL_Delay(delay);
 80016ba:	4b48      	ldr	r3, [pc, #288]	; (80017dc <pedestrian_scramble+0x27c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4618      	mov	r0, r3
 80016c0:	f000 fcc8 	bl	8002054 <HAL_Delay>
}
 80016c4:	e0d4      	b.n	8001870 <pedestrian_scramble+0x310>
				extra_step += 0.3;
 80016c6:	4b47      	ldr	r3, [pc, #284]	; (80017e4 <pedestrian_scramble+0x284>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7fe ff58 	bl	8000580 <__aeabi_f2d>
 80016d0:	a339      	add	r3, pc, #228	; (adr r3, 80017b8 <pedestrian_scramble+0x258>)
 80016d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d6:	f7fe fdf5 	bl	80002c4 <__adddf3>
 80016da:	4602      	mov	r2, r0
 80016dc:	460b      	mov	r3, r1
 80016de:	4610      	mov	r0, r2
 80016e0:	4619      	mov	r1, r3
 80016e2:	f7fe ffa5 	bl	8000630 <__aeabi_d2f>
 80016e6:	4603      	mov	r3, r0
 80016e8:	4a3e      	ldr	r2, [pc, #248]	; (80017e4 <pedestrian_scramble+0x284>)
 80016ea:	6013      	str	r3, [r2, #0]
				__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, FREQ += extra_step * FREQ_STEP);
 80016ec:	4b3e      	ldr	r3, [pc, #248]	; (80017e8 <pedestrian_scramble+0x288>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff f8a7 	bl	8000844 <__aeabi_i2f>
 80016f6:	4604      	mov	r4, r0
 80016f8:	4b34      	ldr	r3, [pc, #208]	; (80017cc <pedestrian_scramble+0x26c>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff f8a1 	bl	8000844 <__aeabi_i2f>
 8001702:	4602      	mov	r2, r0
 8001704:	4b37      	ldr	r3, [pc, #220]	; (80017e4 <pedestrian_scramble+0x284>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4619      	mov	r1, r3
 800170a:	4610      	mov	r0, r2
 800170c:	f7fe fd20 	bl	8000150 <__aeabi_fmul>
 8001710:	4603      	mov	r3, r0
 8001712:	4619      	mov	r1, r3
 8001714:	4620      	mov	r0, r4
 8001716:	f7fe ffe1 	bl	80006dc <__addsf3>
 800171a:	4603      	mov	r3, r0
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff f95b 	bl	80009d8 <__aeabi_f2iz>
 8001722:	4603      	mov	r3, r0
 8001724:	4a30      	ldr	r2, [pc, #192]	; (80017e8 <pedestrian_scramble+0x288>)
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	4b2f      	ldr	r3, [pc, #188]	; (80017e8 <pedestrian_scramble+0x288>)
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	4b2a      	ldr	r3, [pc, #168]	; (80017d8 <pedestrian_scramble+0x278>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	635a      	str	r2, [r3, #52]	; 0x34
				if (delay > extra_step * DELAY_STEP) HAL_Delay(delay -= extra_step * DELAY_STEP);
 8001732:	4b2a      	ldr	r3, [pc, #168]	; (80017dc <pedestrian_scramble+0x27c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff f884 	bl	8000844 <__aeabi_i2f>
 800173c:	4604      	mov	r4, r0
 800173e:	4b24      	ldr	r3, [pc, #144]	; (80017d0 <pedestrian_scramble+0x270>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff f87e 	bl	8000844 <__aeabi_i2f>
 8001748:	4602      	mov	r2, r0
 800174a:	4b26      	ldr	r3, [pc, #152]	; (80017e4 <pedestrian_scramble+0x284>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4619      	mov	r1, r3
 8001750:	4610      	mov	r0, r2
 8001752:	f7fe fcfd 	bl	8000150 <__aeabi_fmul>
 8001756:	4603      	mov	r3, r0
 8001758:	4619      	mov	r1, r3
 800175a:	4620      	mov	r0, r4
 800175c:	f7ff f932 	bl	80009c4 <__aeabi_fcmpgt>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d042      	beq.n	80017ec <pedestrian_scramble+0x28c>
 8001766:	4b1d      	ldr	r3, [pc, #116]	; (80017dc <pedestrian_scramble+0x27c>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff f86a 	bl	8000844 <__aeabi_i2f>
 8001770:	4604      	mov	r4, r0
 8001772:	4b17      	ldr	r3, [pc, #92]	; (80017d0 <pedestrian_scramble+0x270>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff f864 	bl	8000844 <__aeabi_i2f>
 800177c:	4602      	mov	r2, r0
 800177e:	4b19      	ldr	r3, [pc, #100]	; (80017e4 <pedestrian_scramble+0x284>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4619      	mov	r1, r3
 8001784:	4610      	mov	r0, r2
 8001786:	f7fe fce3 	bl	8000150 <__aeabi_fmul>
 800178a:	4603      	mov	r3, r0
 800178c:	4619      	mov	r1, r3
 800178e:	4620      	mov	r0, r4
 8001790:	f7fe ffa2 	bl	80006d8 <__aeabi_fsub>
 8001794:	4603      	mov	r3, r0
 8001796:	4618      	mov	r0, r3
 8001798:	f7ff f91e 	bl	80009d8 <__aeabi_f2iz>
 800179c:	4603      	mov	r3, r0
 800179e:	4a0f      	ldr	r2, [pc, #60]	; (80017dc <pedestrian_scramble+0x27c>)
 80017a0:	6013      	str	r3, [r2, #0]
 80017a2:	4b0e      	ldr	r3, [pc, #56]	; (80017dc <pedestrian_scramble+0x27c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f000 fc54 	bl	8002054 <HAL_Delay>
}
 80017ac:	e060      	b.n	8001870 <pedestrian_scramble+0x310>
 80017ae:	bf00      	nop
 80017b0:	70a3d70a 	.word	0x70a3d70a
 80017b4:	3fb70a3d 	.word	0x3fb70a3d
 80017b8:	33333333 	.word	0x33333333
 80017bc:	3fd33333 	.word	0x3fd33333
 80017c0:	2000010c 	.word	0x2000010c
 80017c4:	20000008 	.word	0x20000008
 80017c8:	10624dd3 	.word	0x10624dd3
 80017cc:	20000110 	.word	0x20000110
 80017d0:	2000002c 	.word	0x2000002c
 80017d4:	20000114 	.word	0x20000114
 80017d8:	20000184 	.word	0x20000184
 80017dc:	20000024 	.word	0x20000024
 80017e0:	55555556 	.word	0x55555556
 80017e4:	20000030 	.word	0x20000030
 80017e8:	20000028 	.word	0x20000028
				else if (delay >= extra_step * 10) HAL_Delay(delay = - extra_step * 20);
 80017ec:	4b21      	ldr	r3, [pc, #132]	; (8001874 <pedestrian_scramble+0x314>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff f827 	bl	8000844 <__aeabi_i2f>
 80017f6:	4604      	mov	r4, r0
 80017f8:	4b1f      	ldr	r3, [pc, #124]	; (8001878 <pedestrian_scramble+0x318>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	491f      	ldr	r1, [pc, #124]	; (800187c <pedestrian_scramble+0x31c>)
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe fca6 	bl	8000150 <__aeabi_fmul>
 8001804:	4603      	mov	r3, r0
 8001806:	4619      	mov	r1, r3
 8001808:	4620      	mov	r0, r4
 800180a:	f7ff f8d1 	bl	80009b0 <__aeabi_fcmpge>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d014      	beq.n	800183e <pedestrian_scramble+0x2de>
 8001814:	4b18      	ldr	r3, [pc, #96]	; (8001878 <pedestrian_scramble+0x318>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800181c:	4918      	ldr	r1, [pc, #96]	; (8001880 <pedestrian_scramble+0x320>)
 800181e:	4618      	mov	r0, r3
 8001820:	f7fe fc96 	bl	8000150 <__aeabi_fmul>
 8001824:	4603      	mov	r3, r0
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff f8d6 	bl	80009d8 <__aeabi_f2iz>
 800182c:	4603      	mov	r3, r0
 800182e:	4a11      	ldr	r2, [pc, #68]	; (8001874 <pedestrian_scramble+0x314>)
 8001830:	6013      	str	r3, [r2, #0]
 8001832:	4b10      	ldr	r3, [pc, #64]	; (8001874 <pedestrian_scramble+0x314>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4618      	mov	r0, r3
 8001838:	f000 fc0c 	bl	8002054 <HAL_Delay>
}
 800183c:	e018      	b.n	8001870 <pedestrian_scramble+0x310>
				else HAL_Delay(delay);
 800183e:	4b0d      	ldr	r3, [pc, #52]	; (8001874 <pedestrian_scramble+0x314>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4618      	mov	r0, r3
 8001844:	f000 fc06 	bl	8002054 <HAL_Delay>
}
 8001848:	e012      	b.n	8001870 <pedestrian_scramble+0x310>
			set_led_color(PEDESTRIAN_LED, RED_COLOR);
 800184a:	211e      	movs	r1, #30
 800184c:	202a      	movs	r0, #42	; 0x2a
 800184e:	f000 fa8d 	bl	8001d6c <set_led_color>
			__HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_1, 0);
 8001852:	4b0c      	ldr	r3, [pc, #48]	; (8001884 <pedestrian_scramble+0x324>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2200      	movs	r2, #0
 8001858:	635a      	str	r2, [r3, #52]	; 0x34
			delay = TIME_UNIT;
 800185a:	4b06      	ldr	r3, [pc, #24]	; (8001874 <pedestrian_scramble+0x314>)
 800185c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001860:	601a      	str	r2, [r3, #0]
			FREQ = 10;
 8001862:	4b09      	ldr	r3, [pc, #36]	; (8001888 <pedestrian_scramble+0x328>)
 8001864:	220a      	movs	r2, #10
 8001866:	601a      	str	r2, [r3, #0]
			extra_step = 1;
 8001868:	4b03      	ldr	r3, [pc, #12]	; (8001878 <pedestrian_scramble+0x318>)
 800186a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800186e:	601a      	str	r2, [r3, #0]
}
 8001870:	bf00      	nop
 8001872:	bd98      	pop	{r3, r4, r7, pc}
 8001874:	20000024 	.word	0x20000024
 8001878:	20000030 	.word	0x20000030
 800187c:	41200000 	.word	0x41200000
 8001880:	41a00000 	.word	0x41a00000
 8001884:	20000184 	.word	0x20000184
 8001888:	20000028 	.word	0x20000028

0800188c <SCH_Update>:
		}
	}
}*/

/* My new SCH_Update function */
void SCH_Update() {
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
	// if task is ready to run
	if (SCH_tasks_G[min_index].Delay > 0) SCH_tasks_G[min_index].Delay--;
 8001890:	4b27      	ldr	r3, [pc, #156]	; (8001930 <SCH_Update+0xa4>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	4927      	ldr	r1, [pc, #156]	; (8001934 <SCH_Update+0xa8>)
 8001896:	4613      	mov	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	4413      	add	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	440b      	add	r3, r1
 80018a0:	3304      	adds	r3, #4
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d013      	beq.n	80018d0 <SCH_Update+0x44>
 80018a8:	4b21      	ldr	r3, [pc, #132]	; (8001930 <SCH_Update+0xa4>)
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	4921      	ldr	r1, [pc, #132]	; (8001934 <SCH_Update+0xa8>)
 80018ae:	4613      	mov	r3, r2
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	4413      	add	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	440b      	add	r3, r1
 80018b8:	3304      	adds	r3, #4
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	1e59      	subs	r1, r3, #1
 80018be:	481d      	ldr	r0, [pc, #116]	; (8001934 <SCH_Update+0xa8>)
 80018c0:	4613      	mov	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4403      	add	r3, r0
 80018ca:	3304      	adds	r3, #4
 80018cc:	6019      	str	r1, [r3, #0]
	else {
		 SCH_tasks_G[min_index].Delay =  SCH_tasks_G[min_index].Period;
		 SCH_tasks_G[min_index].RunMe += 1;
	}
}
 80018ce:	e02a      	b.n	8001926 <SCH_Update+0x9a>
		 SCH_tasks_G[min_index].Delay =  SCH_tasks_G[min_index].Period;
 80018d0:	4b17      	ldr	r3, [pc, #92]	; (8001930 <SCH_Update+0xa4>)
 80018d2:	6819      	ldr	r1, [r3, #0]
 80018d4:	4b16      	ldr	r3, [pc, #88]	; (8001930 <SCH_Update+0xa4>)
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	4816      	ldr	r0, [pc, #88]	; (8001934 <SCH_Update+0xa8>)
 80018da:	460b      	mov	r3, r1
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	440b      	add	r3, r1
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	4403      	add	r3, r0
 80018e4:	3308      	adds	r3, #8
 80018e6:	6819      	ldr	r1, [r3, #0]
 80018e8:	4812      	ldr	r0, [pc, #72]	; (8001934 <SCH_Update+0xa8>)
 80018ea:	4613      	mov	r3, r2
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	4413      	add	r3, r2
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	4403      	add	r3, r0
 80018f4:	3304      	adds	r3, #4
 80018f6:	6019      	str	r1, [r3, #0]
		 SCH_tasks_G[min_index].RunMe += 1;
 80018f8:	4b0d      	ldr	r3, [pc, #52]	; (8001930 <SCH_Update+0xa4>)
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	490d      	ldr	r1, [pc, #52]	; (8001934 <SCH_Update+0xa8>)
 80018fe:	4613      	mov	r3, r2
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	4413      	add	r3, r2
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	440b      	add	r3, r1
 8001908:	330c      	adds	r3, #12
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	4a08      	ldr	r2, [pc, #32]	; (8001930 <SCH_Update+0xa4>)
 800190e:	6812      	ldr	r2, [r2, #0]
 8001910:	3301      	adds	r3, #1
 8001912:	b2d8      	uxtb	r0, r3
 8001914:	4907      	ldr	r1, [pc, #28]	; (8001934 <SCH_Update+0xa8>)
 8001916:	4613      	mov	r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	4413      	add	r3, r2
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	440b      	add	r3, r1
 8001920:	330c      	adds	r3, #12
 8001922:	4602      	mov	r2, r0
 8001924:	701a      	strb	r2, [r3, #0]
}
 8001926:	bf00      	nop
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	20000118 	.word	0x20000118
 8001934:	20000258 	.word	0x20000258

08001938 <setTimer2>:
int TIMER_CYCLE = 10; // 10ms
void setTimer1(int duration) {
	timer1_counter = duration / TIMER_CYCLE;
	timer1_flag = 0;
}
void setTimer2(int duration) {
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
	timer2_counter = duration / TIMER_CYCLE;
 8001940:	4b07      	ldr	r3, [pc, #28]	; (8001960 <setTimer2+0x28>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	fb92 f3f3 	sdiv	r3, r2, r3
 800194a:	4a06      	ldr	r2, [pc, #24]	; (8001964 <setTimer2+0x2c>)
 800194c:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 800194e:	4b06      	ldr	r3, [pc, #24]	; (8001968 <setTimer2+0x30>)
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	bc80      	pop	{r7}
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	20000034 	.word	0x20000034
 8001964:	20000134 	.word	0x20000134
 8001968:	20000120 	.word	0x20000120

0800196c <timerRun>:
void setTimer5(int duration) {
	timer5_counter = duration / TIMER_CYCLE;
	timer5_flag = 0;
}

void timerRun() {
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
	if (timer1_counter > 0) {
 8001970:	4b29      	ldr	r3, [pc, #164]	; (8001a18 <timerRun+0xac>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	dd0b      	ble.n	8001990 <timerRun+0x24>
		timer1_counter--;
 8001978:	4b27      	ldr	r3, [pc, #156]	; (8001a18 <timerRun+0xac>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	3b01      	subs	r3, #1
 800197e:	4a26      	ldr	r2, [pc, #152]	; (8001a18 <timerRun+0xac>)
 8001980:	6013      	str	r3, [r2, #0]
		if (timer1_counter <= 0) {
 8001982:	4b25      	ldr	r3, [pc, #148]	; (8001a18 <timerRun+0xac>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2b00      	cmp	r3, #0
 8001988:	dc02      	bgt.n	8001990 <timerRun+0x24>
			timer1_flag = 1;
 800198a:	4b24      	ldr	r3, [pc, #144]	; (8001a1c <timerRun+0xb0>)
 800198c:	2201      	movs	r2, #1
 800198e:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0) {
 8001990:	4b23      	ldr	r3, [pc, #140]	; (8001a20 <timerRun+0xb4>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	dd0b      	ble.n	80019b0 <timerRun+0x44>
		timer2_counter--;
 8001998:	4b21      	ldr	r3, [pc, #132]	; (8001a20 <timerRun+0xb4>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	3b01      	subs	r3, #1
 800199e:	4a20      	ldr	r2, [pc, #128]	; (8001a20 <timerRun+0xb4>)
 80019a0:	6013      	str	r3, [r2, #0]
		if (timer2_counter <= 0) {
 80019a2:	4b1f      	ldr	r3, [pc, #124]	; (8001a20 <timerRun+0xb4>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	dc02      	bgt.n	80019b0 <timerRun+0x44>
			timer2_flag = 1;
 80019aa:	4b1e      	ldr	r3, [pc, #120]	; (8001a24 <timerRun+0xb8>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer3_counter > 0) {
 80019b0:	4b1d      	ldr	r3, [pc, #116]	; (8001a28 <timerRun+0xbc>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	dd0b      	ble.n	80019d0 <timerRun+0x64>
		timer3_counter--;
 80019b8:	4b1b      	ldr	r3, [pc, #108]	; (8001a28 <timerRun+0xbc>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	3b01      	subs	r3, #1
 80019be:	4a1a      	ldr	r2, [pc, #104]	; (8001a28 <timerRun+0xbc>)
 80019c0:	6013      	str	r3, [r2, #0]
		if (timer3_counter <= 0) {
 80019c2:	4b19      	ldr	r3, [pc, #100]	; (8001a28 <timerRun+0xbc>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	dc02      	bgt.n	80019d0 <timerRun+0x64>
			timer3_flag = 1;
 80019ca:	4b18      	ldr	r3, [pc, #96]	; (8001a2c <timerRun+0xc0>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer4_counter > 0) {
 80019d0:	4b17      	ldr	r3, [pc, #92]	; (8001a30 <timerRun+0xc4>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	dd0b      	ble.n	80019f0 <timerRun+0x84>
		timer4_counter--;
 80019d8:	4b15      	ldr	r3, [pc, #84]	; (8001a30 <timerRun+0xc4>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	3b01      	subs	r3, #1
 80019de:	4a14      	ldr	r2, [pc, #80]	; (8001a30 <timerRun+0xc4>)
 80019e0:	6013      	str	r3, [r2, #0]
		if (timer4_counter <= 0) {
 80019e2:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <timerRun+0xc4>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	dc02      	bgt.n	80019f0 <timerRun+0x84>
			timer4_flag = 1;
 80019ea:	4b12      	ldr	r3, [pc, #72]	; (8001a34 <timerRun+0xc8>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer5_counter > 0) {
 80019f0:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <timerRun+0xcc>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	dd0b      	ble.n	8001a10 <timerRun+0xa4>
		timer5_counter--;
 80019f8:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <timerRun+0xcc>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	3b01      	subs	r3, #1
 80019fe:	4a0e      	ldr	r2, [pc, #56]	; (8001a38 <timerRun+0xcc>)
 8001a00:	6013      	str	r3, [r2, #0]
		if (timer5_counter <= 0) {
 8001a02:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <timerRun+0xcc>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	dc02      	bgt.n	8001a10 <timerRun+0xa4>
			timer5_flag = 1;
 8001a0a:	4b0c      	ldr	r3, [pc, #48]	; (8001a3c <timerRun+0xd0>)
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr
 8001a18:	20000130 	.word	0x20000130
 8001a1c:	2000011c 	.word	0x2000011c
 8001a20:	20000134 	.word	0x20000134
 8001a24:	20000120 	.word	0x20000120
 8001a28:	20000138 	.word	0x20000138
 8001a2c:	20000124 	.word	0x20000124
 8001a30:	2000013c 	.word	0x2000013c
 8001a34:	20000128 	.word	0x20000128
 8001a38:	20000140 	.word	0x20000140
 8001a3c:	2000012c 	.word	0x2000012c

08001a40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <HAL_MspInit+0x5c>)
 8001a48:	699b      	ldr	r3, [r3, #24]
 8001a4a:	4a14      	ldr	r2, [pc, #80]	; (8001a9c <HAL_MspInit+0x5c>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	6193      	str	r3, [r2, #24]
 8001a52:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <HAL_MspInit+0x5c>)
 8001a54:	699b      	ldr	r3, [r3, #24]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	60bb      	str	r3, [r7, #8]
 8001a5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a5e:	4b0f      	ldr	r3, [pc, #60]	; (8001a9c <HAL_MspInit+0x5c>)
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	4a0e      	ldr	r2, [pc, #56]	; (8001a9c <HAL_MspInit+0x5c>)
 8001a64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a68:	61d3      	str	r3, [r2, #28]
 8001a6a:	4b0c      	ldr	r3, [pc, #48]	; (8001a9c <HAL_MspInit+0x5c>)
 8001a6c:	69db      	ldr	r3, [r3, #28]
 8001a6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a76:	4b0a      	ldr	r3, [pc, #40]	; (8001aa0 <HAL_MspInit+0x60>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	4a04      	ldr	r2, [pc, #16]	; (8001aa0 <HAL_MspInit+0x60>)
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a92:	bf00      	nop
 8001a94:	3714      	adds	r7, #20
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	40010000 	.word	0x40010000

08001aa4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ab4:	d114      	bne.n	8001ae0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ab6:	4b19      	ldr	r3, [pc, #100]	; (8001b1c <HAL_TIM_Base_MspInit+0x78>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	4a18      	ldr	r2, [pc, #96]	; (8001b1c <HAL_TIM_Base_MspInit+0x78>)
 8001abc:	f043 0301 	orr.w	r3, r3, #1
 8001ac0:	61d3      	str	r3, [r2, #28]
 8001ac2:	4b16      	ldr	r3, [pc, #88]	; (8001b1c <HAL_TIM_Base_MspInit+0x78>)
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	201c      	movs	r0, #28
 8001ad4:	f000 fbb9 	bl	800224a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ad8:	201c      	movs	r0, #28
 8001ada:	f000 fbd2 	bl	8002282 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001ade:	e018      	b.n	8001b12 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a0e      	ldr	r2, [pc, #56]	; (8001b20 <HAL_TIM_Base_MspInit+0x7c>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d113      	bne.n	8001b12 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001aea:	4b0c      	ldr	r3, [pc, #48]	; (8001b1c <HAL_TIM_Base_MspInit+0x78>)
 8001aec:	69db      	ldr	r3, [r3, #28]
 8001aee:	4a0b      	ldr	r2, [pc, #44]	; (8001b1c <HAL_TIM_Base_MspInit+0x78>)
 8001af0:	f043 0302 	orr.w	r3, r3, #2
 8001af4:	61d3      	str	r3, [r2, #28]
 8001af6:	4b09      	ldr	r3, [pc, #36]	; (8001b1c <HAL_TIM_Base_MspInit+0x78>)
 8001af8:	69db      	ldr	r3, [r3, #28]
 8001afa:	f003 0302 	and.w	r3, r3, #2
 8001afe:	60bb      	str	r3, [r7, #8]
 8001b00:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001b02:	2200      	movs	r2, #0
 8001b04:	2100      	movs	r1, #0
 8001b06:	201d      	movs	r0, #29
 8001b08:	f000 fb9f 	bl	800224a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b0c:	201d      	movs	r0, #29
 8001b0e:	f000 fbb8 	bl	8002282 <HAL_NVIC_EnableIRQ>
}
 8001b12:	bf00      	nop
 8001b14:	3710      	adds	r7, #16
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40000400 	.word	0x40000400

08001b24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b088      	sub	sp, #32
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b2c:	f107 0310 	add.w	r3, r7, #16
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a0f      	ldr	r2, [pc, #60]	; (8001b7c <HAL_TIM_MspPostInit+0x58>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d117      	bne.n	8001b74 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b44:	4b0e      	ldr	r3, [pc, #56]	; (8001b80 <HAL_TIM_MspPostInit+0x5c>)
 8001b46:	699b      	ldr	r3, [r3, #24]
 8001b48:	4a0d      	ldr	r2, [pc, #52]	; (8001b80 <HAL_TIM_MspPostInit+0x5c>)
 8001b4a:	f043 0304 	orr.w	r3, r3, #4
 8001b4e:	6193      	str	r3, [r2, #24]
 8001b50:	4b0b      	ldr	r3, [pc, #44]	; (8001b80 <HAL_TIM_MspPostInit+0x5c>)
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b5c:	2340      	movs	r3, #64	; 0x40
 8001b5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b60:	2302      	movs	r3, #2
 8001b62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b64:	2302      	movs	r3, #2
 8001b66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b68:	f107 0310 	add.w	r3, r7, #16
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4805      	ldr	r0, [pc, #20]	; (8001b84 <HAL_TIM_MspPostInit+0x60>)
 8001b70:	f000 fba2 	bl	80022b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001b74:	bf00      	nop
 8001b76:	3720      	adds	r7, #32
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40000400 	.word	0x40000400
 8001b80:	40021000 	.word	0x40021000
 8001b84:	40010800 	.word	0x40010800

08001b88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b088      	sub	sp, #32
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b90:	f107 0310 	add.w	r3, r7, #16
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a15      	ldr	r2, [pc, #84]	; (8001bf8 <HAL_UART_MspInit+0x70>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d123      	bne.n	8001bf0 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ba8:	4b14      	ldr	r3, [pc, #80]	; (8001bfc <HAL_UART_MspInit+0x74>)
 8001baa:	69db      	ldr	r3, [r3, #28]
 8001bac:	4a13      	ldr	r2, [pc, #76]	; (8001bfc <HAL_UART_MspInit+0x74>)
 8001bae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb2:	61d3      	str	r3, [r2, #28]
 8001bb4:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <HAL_UART_MspInit+0x74>)
 8001bb6:	69db      	ldr	r3, [r3, #28]
 8001bb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bbc:	60fb      	str	r3, [r7, #12]
 8001bbe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc0:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <HAL_UART_MspInit+0x74>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	4a0d      	ldr	r2, [pc, #52]	; (8001bfc <HAL_UART_MspInit+0x74>)
 8001bc6:	f043 0304 	orr.w	r3, r3, #4
 8001bca:	6193      	str	r3, [r2, #24]
 8001bcc:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <HAL_UART_MspInit+0x74>)
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	f003 0304 	and.w	r3, r3, #4
 8001bd4:	60bb      	str	r3, [r7, #8]
 8001bd6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001bd8:	230c      	movs	r3, #12
 8001bda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be0:	2302      	movs	r3, #2
 8001be2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be4:	f107 0310 	add.w	r3, r7, #16
 8001be8:	4619      	mov	r1, r3
 8001bea:	4805      	ldr	r0, [pc, #20]	; (8001c00 <HAL_UART_MspInit+0x78>)
 8001bec:	f000 fb64 	bl	80022b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001bf0:	bf00      	nop
 8001bf2:	3720      	adds	r7, #32
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	40004400 	.word	0x40004400
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	40010800 	.word	0x40010800

08001c04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c08:	e7fe      	b.n	8001c08 <NMI_Handler+0x4>

08001c0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c0e:	e7fe      	b.n	8001c0e <HardFault_Handler+0x4>

08001c10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c14:	e7fe      	b.n	8001c14 <MemManage_Handler+0x4>

08001c16 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c16:	b480      	push	{r7}
 8001c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c1a:	e7fe      	b.n	8001c1a <BusFault_Handler+0x4>

08001c1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c20:	e7fe      	b.n	8001c20 <UsageFault_Handler+0x4>

08001c22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c22:	b480      	push	{r7}
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c26:	bf00      	nop
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bc80      	pop	{r7}
 8001c2c:	4770      	bx	lr

08001c2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bc80      	pop	{r7}
 8001c38:	4770      	bx	lr

08001c3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c3e:	bf00      	nop
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr

08001c46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c4a:	f000 f9e7 	bl	800201c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c4e:	bf00      	nop
 8001c50:	bd80      	pop	{r7, pc}
	...

08001c54 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c58:	4802      	ldr	r0, [pc, #8]	; (8001c64 <TIM2_IRQHandler+0x10>)
 8001c5a:	f001 faaf 	bl	80031bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	200001cc 	.word	0x200001cc

08001c68 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c6c:	4802      	ldr	r0, [pc, #8]	; (8001c78 <TIM3_IRQHandler+0x10>)
 8001c6e:	f001 faa5 	bl	80031bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	20000184 	.word	0x20000184

08001c7c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001c80:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001c84:	f000 fccc 	bl	8002620 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c88:	bf00      	nop
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c94:	4a14      	ldr	r2, [pc, #80]	; (8001ce8 <_sbrk+0x5c>)
 8001c96:	4b15      	ldr	r3, [pc, #84]	; (8001cec <_sbrk+0x60>)
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ca0:	4b13      	ldr	r3, [pc, #76]	; (8001cf0 <_sbrk+0x64>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d102      	bne.n	8001cae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ca8:	4b11      	ldr	r3, [pc, #68]	; (8001cf0 <_sbrk+0x64>)
 8001caa:	4a12      	ldr	r2, [pc, #72]	; (8001cf4 <_sbrk+0x68>)
 8001cac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cae:	4b10      	ldr	r3, [pc, #64]	; (8001cf0 <_sbrk+0x64>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d207      	bcs.n	8001ccc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cbc:	f002 f9f8 	bl	80040b0 <__errno>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	220c      	movs	r2, #12
 8001cc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cca:	e009      	b.n	8001ce0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ccc:	4b08      	ldr	r3, [pc, #32]	; (8001cf0 <_sbrk+0x64>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cd2:	4b07      	ldr	r3, [pc, #28]	; (8001cf0 <_sbrk+0x64>)
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4413      	add	r3, r2
 8001cda:	4a05      	ldr	r2, [pc, #20]	; (8001cf0 <_sbrk+0x64>)
 8001cdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cde:	68fb      	ldr	r3, [r7, #12]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3718      	adds	r7, #24
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20005000 	.word	0x20005000
 8001cec:	00000400 	.word	0x00000400
 8001cf0:	20000144 	.word	0x20000144
 8001cf4:	20000590 	.word	0x20000590

08001cf8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <helper_set_led_color>:
 */


#include "traffic_light.h"

void helper_set_led_color(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin1, GPIO_TypeDef *GPIOy, uint16_t GPIO_Pin2, int COLOR) {
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	607a      	str	r2, [r7, #4]
 8001d0e:	461a      	mov	r2, r3
 8001d10:	460b      	mov	r3, r1
 8001d12:	817b      	strh	r3, [r7, #10]
 8001d14:	4613      	mov	r3, r2
 8001d16:	813b      	strh	r3, [r7, #8]
	switch (COLOR) {
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	2b20      	cmp	r3, #32
 8001d1c:	d018      	beq.n	8001d50 <helper_set_led_color+0x4c>
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	2b20      	cmp	r3, #32
 8001d22:	dc1d      	bgt.n	8001d60 <helper_set_led_color+0x5c>
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	2b1e      	cmp	r3, #30
 8001d28:	d003      	beq.n	8001d32 <helper_set_led_color+0x2e>
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	2b1f      	cmp	r3, #31
 8001d2e:	d008      	beq.n	8001d42 <helper_set_led_color+0x3e>
		case GREEN_COLOR:
			GPIOx->BSRR = (uint32_t)GPIO_Pin1 << 16u;
			GPIOy->BSRR = GPIO_Pin2;
			break;
	}
}
 8001d30:	e016      	b.n	8001d60 <helper_set_led_color+0x5c>
			GPIOx->BSRR = GPIO_Pin1;
 8001d32:	897a      	ldrh	r2, [r7, #10]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	611a      	str	r2, [r3, #16]
			GPIOy->BSRR = (uint32_t)GPIO_Pin2 << 16u;
 8001d38:	893b      	ldrh	r3, [r7, #8]
 8001d3a:	041a      	lsls	r2, r3, #16
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	611a      	str	r2, [r3, #16]
			break;
 8001d40:	e00e      	b.n	8001d60 <helper_set_led_color+0x5c>
			GPIOx->BSRR = GPIO_Pin1;
 8001d42:	897a      	ldrh	r2, [r7, #10]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	611a      	str	r2, [r3, #16]
			GPIOy->BSRR = GPIO_Pin2;
 8001d48:	893a      	ldrh	r2, [r7, #8]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	611a      	str	r2, [r3, #16]
			break;
 8001d4e:	e007      	b.n	8001d60 <helper_set_led_color+0x5c>
			GPIOx->BSRR = (uint32_t)GPIO_Pin1 << 16u;
 8001d50:	897b      	ldrh	r3, [r7, #10]
 8001d52:	041a      	lsls	r2, r3, #16
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	611a      	str	r2, [r3, #16]
			GPIOy->BSRR = GPIO_Pin2;
 8001d58:	893a      	ldrh	r2, [r7, #8]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	611a      	str	r2, [r3, #16]
			break;
 8001d5e:	bf00      	nop
}
 8001d60:	bf00      	nop
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr
	...

08001d6c <set_led_color>:

void set_led_color(int led, int color) {
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af02      	add	r7, sp, #8
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
	switch (led) {
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b2a      	cmp	r3, #42	; 0x2a
 8001d7a:	d01d      	beq.n	8001db8 <set_led_color+0x4c>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2b2a      	cmp	r3, #42	; 0x2a
 8001d80:	dc25      	bgt.n	8001dce <set_led_color+0x62>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2b28      	cmp	r3, #40	; 0x28
 8001d86:	d003      	beq.n	8001d90 <set_led_color+0x24>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2b29      	cmp	r3, #41	; 0x29
 8001d8c:	d009      	beq.n	8001da2 <set_led_color+0x36>
		case PEDESTRIAN_LED:
			helper_set_led_color(Traffic_Pedes_1_GPIO_Port, Traffic_Pedes_1_Pin,
					Traffic_Pedes_2_GPIO_Port, Traffic_Pedes_2_Pin, color);
			break;
	}
}
 8001d8e:	e01e      	b.n	8001dce <set_led_color+0x62>
			helper_set_led_color(Traffic_1_1_GPIO_Port, Traffic_1_1_Pin,
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	9300      	str	r3, [sp, #0]
 8001d94:	2310      	movs	r3, #16
 8001d96:	4a10      	ldr	r2, [pc, #64]	; (8001dd8 <set_led_color+0x6c>)
 8001d98:	2101      	movs	r1, #1
 8001d9a:	4810      	ldr	r0, [pc, #64]	; (8001ddc <set_led_color+0x70>)
 8001d9c:	f7ff ffb2 	bl	8001d04 <helper_set_led_color>
			break;
 8001da0:	e015      	b.n	8001dce <set_led_color+0x62>
			helper_set_led_color(Traffic_2_1_GPIO_Port, Traffic_2_1_Pin,
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001daa:	4a0c      	ldr	r2, [pc, #48]	; (8001ddc <set_led_color+0x70>)
 8001dac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001db0:	480a      	ldr	r0, [pc, #40]	; (8001ddc <set_led_color+0x70>)
 8001db2:	f7ff ffa7 	bl	8001d04 <helper_set_led_color>
			break;
 8001db6:	e00a      	b.n	8001dce <set_led_color+0x62>
			helper_set_led_color(Traffic_Pedes_1_GPIO_Port, Traffic_Pedes_1_Pin,
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	9300      	str	r3, [sp, #0]
 8001dbc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001dc0:	4a07      	ldr	r2, [pc, #28]	; (8001de0 <set_led_color+0x74>)
 8001dc2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dc6:	4806      	ldr	r0, [pc, #24]	; (8001de0 <set_led_color+0x74>)
 8001dc8:	f7ff ff9c 	bl	8001d04 <helper_set_led_color>
			break;
 8001dcc:	bf00      	nop
}
 8001dce:	bf00      	nop
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40010800 	.word	0x40010800
 8001ddc:	40010c00 	.word	0x40010c00
 8001de0:	40011000 	.word	0x40011000

08001de4 <helper_get_led_color>:

int helper_get_led_color(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin1, GPIO_TypeDef *GPIOy, uint16_t GPIO_Pin2) {
 8001de4:	b480      	push	{r7}
 8001de6:	b087      	sub	sp, #28
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	607a      	str	r2, [r7, #4]
 8001dee:	461a      	mov	r2, r3
 8001df0:	460b      	mov	r3, r1
 8001df2:	817b      	strh	r3, [r7, #10]
 8001df4:	4613      	mov	r3, r2
 8001df6:	813b      	strh	r3, [r7, #8]
	GPIO_PinState bitstatus1;
	GPIO_PinState bitstatus2;

	if ((GPIOx->IDR & GPIO_Pin1) != (uint32_t)GPIO_PIN_RESET) bitstatus1 = GPIO_PIN_SET;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	689a      	ldr	r2, [r3, #8]
 8001dfc:	897b      	ldrh	r3, [r7, #10]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d002      	beq.n	8001e0a <helper_get_led_color+0x26>
 8001e04:	2301      	movs	r3, #1
 8001e06:	75fb      	strb	r3, [r7, #23]
 8001e08:	e001      	b.n	8001e0e <helper_get_led_color+0x2a>
	else bitstatus1 = GPIO_PIN_RESET;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	75fb      	strb	r3, [r7, #23]

	if ((GPIOy->IDR & GPIO_Pin2) != (uint32_t)GPIO_PIN_RESET) bitstatus2 = GPIO_PIN_SET;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689a      	ldr	r2, [r3, #8]
 8001e12:	893b      	ldrh	r3, [r7, #8]
 8001e14:	4013      	ands	r3, r2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d002      	beq.n	8001e20 <helper_get_led_color+0x3c>
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	75bb      	strb	r3, [r7, #22]
 8001e1e:	e001      	b.n	8001e24 <helper_get_led_color+0x40>
	else bitstatus2 = GPIO_PIN_RESET;
 8001e20:	2300      	movs	r3, #0
 8001e22:	75bb      	strb	r3, [r7, #22]

	if (!bitstatus1 && bitstatus2) return GREEN_COLOR;
 8001e24:	7dfb      	ldrb	r3, [r7, #23]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d104      	bne.n	8001e34 <helper_get_led_color+0x50>
 8001e2a:	7dbb      	ldrb	r3, [r7, #22]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <helper_get_led_color+0x50>
 8001e30:	2320      	movs	r3, #32
 8001e32:	e010      	b.n	8001e56 <helper_get_led_color+0x72>
	else if (bitstatus1 && !bitstatus2) return RED_COLOR;
 8001e34:	7dfb      	ldrb	r3, [r7, #23]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d004      	beq.n	8001e44 <helper_get_led_color+0x60>
 8001e3a:	7dbb      	ldrb	r3, [r7, #22]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d101      	bne.n	8001e44 <helper_get_led_color+0x60>
 8001e40:	231e      	movs	r3, #30
 8001e42:	e008      	b.n	8001e56 <helper_get_led_color+0x72>
	else if (bitstatus1 && bitstatus2) return AMBER_COLOR;
 8001e44:	7dfb      	ldrb	r3, [r7, #23]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d004      	beq.n	8001e54 <helper_get_led_color+0x70>
 8001e4a:	7dbb      	ldrb	r3, [r7, #22]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <helper_get_led_color+0x70>
 8001e50:	231f      	movs	r3, #31
 8001e52:	e000      	b.n	8001e56 <helper_get_led_color+0x72>

	return UNDEFINED_COLOR;
 8001e54:	231d      	movs	r3, #29
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	371c      	adds	r7, #28
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr

08001e60 <get_led_color>:

int get_led_color(int led) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
	switch(led) {
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2b2a      	cmp	r3, #42	; 0x2a
 8001e6c:	d01b      	beq.n	8001ea6 <get_led_color+0x46>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b2a      	cmp	r3, #42	; 0x2a
 8001e72:	dc22      	bgt.n	8001eba <get_led_color+0x5a>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2b28      	cmp	r3, #40	; 0x28
 8001e78:	d003      	beq.n	8001e82 <get_led_color+0x22>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2b29      	cmp	r3, #41	; 0x29
 8001e7e:	d008      	beq.n	8001e92 <get_led_color+0x32>
 8001e80:	e01b      	b.n	8001eba <get_led_color+0x5a>
	case TRAFFIC_1_LED:
		return helper_get_led_color(Traffic_1_1_GPIO_Port, Traffic_1_1_Pin,
 8001e82:	2310      	movs	r3, #16
 8001e84:	4a0f      	ldr	r2, [pc, #60]	; (8001ec4 <get_led_color+0x64>)
 8001e86:	2101      	movs	r1, #1
 8001e88:	480f      	ldr	r0, [pc, #60]	; (8001ec8 <get_led_color+0x68>)
 8001e8a:	f7ff ffab 	bl	8001de4 <helper_get_led_color>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	e014      	b.n	8001ebc <get_led_color+0x5c>
				Traffic_1_2_GPIO_Port, Traffic_1_2_Pin);
		break;
	case TRAFFIC_2_LED:
		return helper_get_led_color(Traffic_2_1_GPIO_Port, Traffic_2_1_Pin,
 8001e92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e96:	4a0c      	ldr	r2, [pc, #48]	; (8001ec8 <get_led_color+0x68>)
 8001e98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e9c:	480a      	ldr	r0, [pc, #40]	; (8001ec8 <get_led_color+0x68>)
 8001e9e:	f7ff ffa1 	bl	8001de4 <helper_get_led_color>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	e00a      	b.n	8001ebc <get_led_color+0x5c>
				Traffic_2_2_GPIO_Port, Traffic_2_2_Pin);
		break;
	case PEDESTRIAN_LED:
		return helper_get_led_color(Traffic_Pedes_1_GPIO_Port, Traffic_Pedes_1_Pin,
 8001ea6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001eaa:	4a08      	ldr	r2, [pc, #32]	; (8001ecc <get_led_color+0x6c>)
 8001eac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001eb0:	4806      	ldr	r0, [pc, #24]	; (8001ecc <get_led_color+0x6c>)
 8001eb2:	f7ff ff97 	bl	8001de4 <helper_get_led_color>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	e000      	b.n	8001ebc <get_led_color+0x5c>
				Traffic_Pedes_2_GPIO_Port, Traffic_Pedes_2_Pin);
		break;
	default:
		return UNDEFINED_COLOR;
 8001eba:	231d      	movs	r3, #29
		break;
	}

	return UNDEFINED_COLOR;
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3708      	adds	r7, #8
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	40010800 	.word	0x40010800
 8001ec8:	40010c00 	.word	0x40010c00
 8001ecc:	40011000 	.word	0x40011000

08001ed0 <helper_clear_led>:

void helper_clear_led(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	460b      	mov	r3, r1
 8001eda:	807b      	strh	r3, [r7, #2]
	GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001edc:	887b      	ldrh	r3, [r7, #2]
 8001ede:	041a      	lsls	r2, r3, #16
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	611a      	str	r2, [r3, #16]
}
 8001ee4:	bf00      	nop
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bc80      	pop	{r7}
 8001eec:	4770      	bx	lr
	...

08001ef0 <clear_led>:
void clear_led(int led) {
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
	switch(led) {
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2b2a      	cmp	r3, #42	; 0x2a
 8001efc:	d014      	beq.n	8001f28 <clear_led+0x38>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2b2a      	cmp	r3, #42	; 0x2a
 8001f02:	dc17      	bgt.n	8001f34 <clear_led+0x44>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b28      	cmp	r3, #40	; 0x28
 8001f08:	d003      	beq.n	8001f12 <clear_led+0x22>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2b29      	cmp	r3, #41	; 0x29
 8001f0e:	d005      	beq.n	8001f1c <clear_led+0x2c>
		break;
	case PEDESTRIAN_LED:
		helper_clear_led(Traffic_Pedes_1_GPIO_Port, Traffic_Pedes_1_Pin);
		break;
	}
}
 8001f10:	e010      	b.n	8001f34 <clear_led+0x44>
		helper_clear_led(Traffic_1_1_GPIO_Port, Traffic_1_1_Pin);
 8001f12:	2101      	movs	r1, #1
 8001f14:	4809      	ldr	r0, [pc, #36]	; (8001f3c <clear_led+0x4c>)
 8001f16:	f7ff ffdb 	bl	8001ed0 <helper_clear_led>
		break;
 8001f1a:	e00b      	b.n	8001f34 <clear_led+0x44>
		helper_clear_led(Traffic_2_1_GPIO_Port, Traffic_2_1_Pin);
 8001f1c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f20:	4806      	ldr	r0, [pc, #24]	; (8001f3c <clear_led+0x4c>)
 8001f22:	f7ff ffd5 	bl	8001ed0 <helper_clear_led>
		break;
 8001f26:	e005      	b.n	8001f34 <clear_led+0x44>
		helper_clear_led(Traffic_Pedes_1_GPIO_Port, Traffic_Pedes_1_Pin);
 8001f28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f2c:	4804      	ldr	r0, [pc, #16]	; (8001f40 <clear_led+0x50>)
 8001f2e:	f7ff ffcf 	bl	8001ed0 <helper_clear_led>
		break;
 8001f32:	bf00      	nop
}
 8001f34:	bf00      	nop
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40010c00 	.word	0x40010c00
 8001f40:	40011000 	.word	0x40011000

08001f44 <Reset_Handler>:
 8001f44:	480c      	ldr	r0, [pc, #48]	; (8001f78 <LoopFillZerobss+0x12>)
 8001f46:	490d      	ldr	r1, [pc, #52]	; (8001f7c <LoopFillZerobss+0x16>)
 8001f48:	4a0d      	ldr	r2, [pc, #52]	; (8001f80 <LoopFillZerobss+0x1a>)
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	e002      	b.n	8001f54 <LoopCopyDataInit>

08001f4e <CopyDataInit>:
 8001f4e:	58d4      	ldr	r4, [r2, r3]
 8001f50:	50c4      	str	r4, [r0, r3]
 8001f52:	3304      	adds	r3, #4

08001f54 <LoopCopyDataInit>:
 8001f54:	18c4      	adds	r4, r0, r3
 8001f56:	428c      	cmp	r4, r1
 8001f58:	d3f9      	bcc.n	8001f4e <CopyDataInit>
 8001f5a:	4a0a      	ldr	r2, [pc, #40]	; (8001f84 <LoopFillZerobss+0x1e>)
 8001f5c:	4c0a      	ldr	r4, [pc, #40]	; (8001f88 <LoopFillZerobss+0x22>)
 8001f5e:	2300      	movs	r3, #0
 8001f60:	e001      	b.n	8001f66 <LoopFillZerobss>

08001f62 <FillZerobss>:
 8001f62:	6013      	str	r3, [r2, #0]
 8001f64:	3204      	adds	r2, #4

08001f66 <LoopFillZerobss>:
 8001f66:	42a2      	cmp	r2, r4
 8001f68:	d3fb      	bcc.n	8001f62 <FillZerobss>
 8001f6a:	f7ff fec5 	bl	8001cf8 <SystemInit>
 8001f6e:	f002 f8a5 	bl	80040bc <__libc_init_array>
 8001f72:	f7ff f8bb 	bl	80010ec <main>
 8001f76:	4770      	bx	lr
 8001f78:	20000000 	.word	0x20000000
 8001f7c:	200000a8 	.word	0x200000a8
 8001f80:	08004a10 	.word	0x08004a10
 8001f84:	200000a8 	.word	0x200000a8
 8001f88:	2000058c 	.word	0x2000058c

08001f8c <ADC1_2_IRQHandler>:
 8001f8c:	e7fe      	b.n	8001f8c <ADC1_2_IRQHandler>
	...

08001f90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f94:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <HAL_Init+0x28>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a07      	ldr	r2, [pc, #28]	; (8001fb8 <HAL_Init+0x28>)
 8001f9a:	f043 0310 	orr.w	r3, r3, #16
 8001f9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fa0:	2003      	movs	r0, #3
 8001fa2:	f000 f947 	bl	8002234 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	f000 f808 	bl	8001fbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fac:	f7ff fd48 	bl	8001a40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40022000 	.word	0x40022000

08001fbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fc4:	4b12      	ldr	r3, [pc, #72]	; (8002010 <HAL_InitTick+0x54>)
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	4b12      	ldr	r3, [pc, #72]	; (8002014 <HAL_InitTick+0x58>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	4619      	mov	r1, r3
 8001fce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f000 f95f 	bl	800229e <HAL_SYSTICK_Config>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e00e      	b.n	8002008 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2b0f      	cmp	r3, #15
 8001fee:	d80a      	bhi.n	8002006 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	6879      	ldr	r1, [r7, #4]
 8001ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ff8:	f000 f927 	bl	800224a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ffc:	4a06      	ldr	r2, [pc, #24]	; (8002018 <HAL_InitTick+0x5c>)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002002:	2300      	movs	r3, #0
 8002004:	e000      	b.n	8002008 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
}
 8002008:	4618      	mov	r0, r3
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	20000038 	.word	0x20000038
 8002014:	20000040 	.word	0x20000040
 8002018:	2000003c 	.word	0x2000003c

0800201c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002020:	4b05      	ldr	r3, [pc, #20]	; (8002038 <HAL_IncTick+0x1c>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	461a      	mov	r2, r3
 8002026:	4b05      	ldr	r3, [pc, #20]	; (800203c <HAL_IncTick+0x20>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4413      	add	r3, r2
 800202c:	4a03      	ldr	r2, [pc, #12]	; (800203c <HAL_IncTick+0x20>)
 800202e:	6013      	str	r3, [r2, #0]
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	bc80      	pop	{r7}
 8002036:	4770      	bx	lr
 8002038:	20000040 	.word	0x20000040
 800203c:	20000578 	.word	0x20000578

08002040 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return uwTick;
 8002044:	4b02      	ldr	r3, [pc, #8]	; (8002050 <HAL_GetTick+0x10>)
 8002046:	681b      	ldr	r3, [r3, #0]
}
 8002048:	4618      	mov	r0, r3
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr
 8002050:	20000578 	.word	0x20000578

08002054 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800205c:	f7ff fff0 	bl	8002040 <HAL_GetTick>
 8002060:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800206c:	d005      	beq.n	800207a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800206e:	4b0a      	ldr	r3, [pc, #40]	; (8002098 <HAL_Delay+0x44>)
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	461a      	mov	r2, r3
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	4413      	add	r3, r2
 8002078:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800207a:	bf00      	nop
 800207c:	f7ff ffe0 	bl	8002040 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	429a      	cmp	r2, r3
 800208a:	d8f7      	bhi.n	800207c <HAL_Delay+0x28>
  {
  }
}
 800208c:	bf00      	nop
 800208e:	bf00      	nop
 8002090:	3710      	adds	r7, #16
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000040 	.word	0x20000040

0800209c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800209c:	b480      	push	{r7}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f003 0307 	and.w	r3, r3, #7
 80020aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020ac:	4b0c      	ldr	r3, [pc, #48]	; (80020e0 <__NVIC_SetPriorityGrouping+0x44>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020b2:	68ba      	ldr	r2, [r7, #8]
 80020b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020b8:	4013      	ands	r3, r2
 80020ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ce:	4a04      	ldr	r2, [pc, #16]	; (80020e0 <__NVIC_SetPriorityGrouping+0x44>)
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	60d3      	str	r3, [r2, #12]
}
 80020d4:	bf00      	nop
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	bc80      	pop	{r7}
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	e000ed00 	.word	0xe000ed00

080020e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020e8:	4b04      	ldr	r3, [pc, #16]	; (80020fc <__NVIC_GetPriorityGrouping+0x18>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	0a1b      	lsrs	r3, r3, #8
 80020ee:	f003 0307 	and.w	r3, r3, #7
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bc80      	pop	{r7}
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	4603      	mov	r3, r0
 8002108:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800210a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210e:	2b00      	cmp	r3, #0
 8002110:	db0b      	blt.n	800212a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	f003 021f 	and.w	r2, r3, #31
 8002118:	4906      	ldr	r1, [pc, #24]	; (8002134 <__NVIC_EnableIRQ+0x34>)
 800211a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211e:	095b      	lsrs	r3, r3, #5
 8002120:	2001      	movs	r0, #1
 8002122:	fa00 f202 	lsl.w	r2, r0, r2
 8002126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800212a:	bf00      	nop
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	bc80      	pop	{r7}
 8002132:	4770      	bx	lr
 8002134:	e000e100 	.word	0xe000e100

08002138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	6039      	str	r1, [r7, #0]
 8002142:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002148:	2b00      	cmp	r3, #0
 800214a:	db0a      	blt.n	8002162 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	b2da      	uxtb	r2, r3
 8002150:	490c      	ldr	r1, [pc, #48]	; (8002184 <__NVIC_SetPriority+0x4c>)
 8002152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002156:	0112      	lsls	r2, r2, #4
 8002158:	b2d2      	uxtb	r2, r2
 800215a:	440b      	add	r3, r1
 800215c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002160:	e00a      	b.n	8002178 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	b2da      	uxtb	r2, r3
 8002166:	4908      	ldr	r1, [pc, #32]	; (8002188 <__NVIC_SetPriority+0x50>)
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	f003 030f 	and.w	r3, r3, #15
 800216e:	3b04      	subs	r3, #4
 8002170:	0112      	lsls	r2, r2, #4
 8002172:	b2d2      	uxtb	r2, r2
 8002174:	440b      	add	r3, r1
 8002176:	761a      	strb	r2, [r3, #24]
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	bc80      	pop	{r7}
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	e000e100 	.word	0xe000e100
 8002188:	e000ed00 	.word	0xe000ed00

0800218c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800218c:	b480      	push	{r7}
 800218e:	b089      	sub	sp, #36	; 0x24
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f003 0307 	and.w	r3, r3, #7
 800219e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	f1c3 0307 	rsb	r3, r3, #7
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	bf28      	it	cs
 80021aa:	2304      	movcs	r3, #4
 80021ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	3304      	adds	r3, #4
 80021b2:	2b06      	cmp	r3, #6
 80021b4:	d902      	bls.n	80021bc <NVIC_EncodePriority+0x30>
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3b03      	subs	r3, #3
 80021ba:	e000      	b.n	80021be <NVIC_EncodePriority+0x32>
 80021bc:	2300      	movs	r3, #0
 80021be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c0:	f04f 32ff 	mov.w	r2, #4294967295
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43da      	mvns	r2, r3
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	401a      	ands	r2, r3
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021d4:	f04f 31ff 	mov.w	r1, #4294967295
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	fa01 f303 	lsl.w	r3, r1, r3
 80021de:	43d9      	mvns	r1, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e4:	4313      	orrs	r3, r2
         );
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3724      	adds	r7, #36	; 0x24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr

080021f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	3b01      	subs	r3, #1
 80021fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002200:	d301      	bcc.n	8002206 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002202:	2301      	movs	r3, #1
 8002204:	e00f      	b.n	8002226 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002206:	4a0a      	ldr	r2, [pc, #40]	; (8002230 <SysTick_Config+0x40>)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3b01      	subs	r3, #1
 800220c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800220e:	210f      	movs	r1, #15
 8002210:	f04f 30ff 	mov.w	r0, #4294967295
 8002214:	f7ff ff90 	bl	8002138 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002218:	4b05      	ldr	r3, [pc, #20]	; (8002230 <SysTick_Config+0x40>)
 800221a:	2200      	movs	r2, #0
 800221c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800221e:	4b04      	ldr	r3, [pc, #16]	; (8002230 <SysTick_Config+0x40>)
 8002220:	2207      	movs	r2, #7
 8002222:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002224:	2300      	movs	r3, #0
}
 8002226:	4618      	mov	r0, r3
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	e000e010 	.word	0xe000e010

08002234 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f7ff ff2d 	bl	800209c <__NVIC_SetPriorityGrouping>
}
 8002242:	bf00      	nop
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800224a:	b580      	push	{r7, lr}
 800224c:	b086      	sub	sp, #24
 800224e:	af00      	add	r7, sp, #0
 8002250:	4603      	mov	r3, r0
 8002252:	60b9      	str	r1, [r7, #8]
 8002254:	607a      	str	r2, [r7, #4]
 8002256:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002258:	2300      	movs	r3, #0
 800225a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800225c:	f7ff ff42 	bl	80020e4 <__NVIC_GetPriorityGrouping>
 8002260:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002262:	687a      	ldr	r2, [r7, #4]
 8002264:	68b9      	ldr	r1, [r7, #8]
 8002266:	6978      	ldr	r0, [r7, #20]
 8002268:	f7ff ff90 	bl	800218c <NVIC_EncodePriority>
 800226c:	4602      	mov	r2, r0
 800226e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002272:	4611      	mov	r1, r2
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ff5f 	bl	8002138 <__NVIC_SetPriority>
}
 800227a:	bf00      	nop
 800227c:	3718      	adds	r7, #24
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b082      	sub	sp, #8
 8002286:	af00      	add	r7, sp, #0
 8002288:	4603      	mov	r3, r0
 800228a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800228c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff ff35 	bl	8002100 <__NVIC_EnableIRQ>
}
 8002296:	bf00      	nop
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f7ff ffa2 	bl	80021f0 <SysTick_Config>
 80022ac:	4603      	mov	r3, r0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
	...

080022b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b08b      	sub	sp, #44	; 0x2c
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022c2:	2300      	movs	r3, #0
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022c6:	2300      	movs	r3, #0
 80022c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022ca:	e169      	b.n	80025a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022cc:	2201      	movs	r2, #1
 80022ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	69fa      	ldr	r2, [r7, #28]
 80022dc:	4013      	ands	r3, r2
 80022de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	f040 8158 	bne.w	800259a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	4a9a      	ldr	r2, [pc, #616]	; (8002558 <HAL_GPIO_Init+0x2a0>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d05e      	beq.n	80023b2 <HAL_GPIO_Init+0xfa>
 80022f4:	4a98      	ldr	r2, [pc, #608]	; (8002558 <HAL_GPIO_Init+0x2a0>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d875      	bhi.n	80023e6 <HAL_GPIO_Init+0x12e>
 80022fa:	4a98      	ldr	r2, [pc, #608]	; (800255c <HAL_GPIO_Init+0x2a4>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d058      	beq.n	80023b2 <HAL_GPIO_Init+0xfa>
 8002300:	4a96      	ldr	r2, [pc, #600]	; (800255c <HAL_GPIO_Init+0x2a4>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d86f      	bhi.n	80023e6 <HAL_GPIO_Init+0x12e>
 8002306:	4a96      	ldr	r2, [pc, #600]	; (8002560 <HAL_GPIO_Init+0x2a8>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d052      	beq.n	80023b2 <HAL_GPIO_Init+0xfa>
 800230c:	4a94      	ldr	r2, [pc, #592]	; (8002560 <HAL_GPIO_Init+0x2a8>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d869      	bhi.n	80023e6 <HAL_GPIO_Init+0x12e>
 8002312:	4a94      	ldr	r2, [pc, #592]	; (8002564 <HAL_GPIO_Init+0x2ac>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d04c      	beq.n	80023b2 <HAL_GPIO_Init+0xfa>
 8002318:	4a92      	ldr	r2, [pc, #584]	; (8002564 <HAL_GPIO_Init+0x2ac>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d863      	bhi.n	80023e6 <HAL_GPIO_Init+0x12e>
 800231e:	4a92      	ldr	r2, [pc, #584]	; (8002568 <HAL_GPIO_Init+0x2b0>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d046      	beq.n	80023b2 <HAL_GPIO_Init+0xfa>
 8002324:	4a90      	ldr	r2, [pc, #576]	; (8002568 <HAL_GPIO_Init+0x2b0>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d85d      	bhi.n	80023e6 <HAL_GPIO_Init+0x12e>
 800232a:	2b12      	cmp	r3, #18
 800232c:	d82a      	bhi.n	8002384 <HAL_GPIO_Init+0xcc>
 800232e:	2b12      	cmp	r3, #18
 8002330:	d859      	bhi.n	80023e6 <HAL_GPIO_Init+0x12e>
 8002332:	a201      	add	r2, pc, #4	; (adr r2, 8002338 <HAL_GPIO_Init+0x80>)
 8002334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002338:	080023b3 	.word	0x080023b3
 800233c:	0800238d 	.word	0x0800238d
 8002340:	0800239f 	.word	0x0800239f
 8002344:	080023e1 	.word	0x080023e1
 8002348:	080023e7 	.word	0x080023e7
 800234c:	080023e7 	.word	0x080023e7
 8002350:	080023e7 	.word	0x080023e7
 8002354:	080023e7 	.word	0x080023e7
 8002358:	080023e7 	.word	0x080023e7
 800235c:	080023e7 	.word	0x080023e7
 8002360:	080023e7 	.word	0x080023e7
 8002364:	080023e7 	.word	0x080023e7
 8002368:	080023e7 	.word	0x080023e7
 800236c:	080023e7 	.word	0x080023e7
 8002370:	080023e7 	.word	0x080023e7
 8002374:	080023e7 	.word	0x080023e7
 8002378:	080023e7 	.word	0x080023e7
 800237c:	08002395 	.word	0x08002395
 8002380:	080023a9 	.word	0x080023a9
 8002384:	4a79      	ldr	r2, [pc, #484]	; (800256c <HAL_GPIO_Init+0x2b4>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d013      	beq.n	80023b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800238a:	e02c      	b.n	80023e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	623b      	str	r3, [r7, #32]
          break;
 8002392:	e029      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	3304      	adds	r3, #4
 800239a:	623b      	str	r3, [r7, #32]
          break;
 800239c:	e024      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	3308      	adds	r3, #8
 80023a4:	623b      	str	r3, [r7, #32]
          break;
 80023a6:	e01f      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	330c      	adds	r3, #12
 80023ae:	623b      	str	r3, [r7, #32]
          break;
 80023b0:	e01a      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d102      	bne.n	80023c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023ba:	2304      	movs	r3, #4
 80023bc:	623b      	str	r3, [r7, #32]
          break;
 80023be:	e013      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d105      	bne.n	80023d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023c8:	2308      	movs	r3, #8
 80023ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	69fa      	ldr	r2, [r7, #28]
 80023d0:	611a      	str	r2, [r3, #16]
          break;
 80023d2:	e009      	b.n	80023e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023d4:	2308      	movs	r3, #8
 80023d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	69fa      	ldr	r2, [r7, #28]
 80023dc:	615a      	str	r2, [r3, #20]
          break;
 80023de:	e003      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023e0:	2300      	movs	r3, #0
 80023e2:	623b      	str	r3, [r7, #32]
          break;
 80023e4:	e000      	b.n	80023e8 <HAL_GPIO_Init+0x130>
          break;
 80023e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	2bff      	cmp	r3, #255	; 0xff
 80023ec:	d801      	bhi.n	80023f2 <HAL_GPIO_Init+0x13a>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	e001      	b.n	80023f6 <HAL_GPIO_Init+0x13e>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	3304      	adds	r3, #4
 80023f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	2bff      	cmp	r3, #255	; 0xff
 80023fc:	d802      	bhi.n	8002404 <HAL_GPIO_Init+0x14c>
 80023fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	e002      	b.n	800240a <HAL_GPIO_Init+0x152>
 8002404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002406:	3b08      	subs	r3, #8
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	210f      	movs	r1, #15
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	fa01 f303 	lsl.w	r3, r1, r3
 8002418:	43db      	mvns	r3, r3
 800241a:	401a      	ands	r2, r3
 800241c:	6a39      	ldr	r1, [r7, #32]
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	fa01 f303 	lsl.w	r3, r1, r3
 8002424:	431a      	orrs	r2, r3
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	f000 80b1 	beq.w	800259a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002438:	4b4d      	ldr	r3, [pc, #308]	; (8002570 <HAL_GPIO_Init+0x2b8>)
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	4a4c      	ldr	r2, [pc, #304]	; (8002570 <HAL_GPIO_Init+0x2b8>)
 800243e:	f043 0301 	orr.w	r3, r3, #1
 8002442:	6193      	str	r3, [r2, #24]
 8002444:	4b4a      	ldr	r3, [pc, #296]	; (8002570 <HAL_GPIO_Init+0x2b8>)
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	f003 0301 	and.w	r3, r3, #1
 800244c:	60bb      	str	r3, [r7, #8]
 800244e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002450:	4a48      	ldr	r2, [pc, #288]	; (8002574 <HAL_GPIO_Init+0x2bc>)
 8002452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002454:	089b      	lsrs	r3, r3, #2
 8002456:	3302      	adds	r3, #2
 8002458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800245c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800245e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002460:	f003 0303 	and.w	r3, r3, #3
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	220f      	movs	r2, #15
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	4013      	ands	r3, r2
 8002472:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4a40      	ldr	r2, [pc, #256]	; (8002578 <HAL_GPIO_Init+0x2c0>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d013      	beq.n	80024a4 <HAL_GPIO_Init+0x1ec>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	4a3f      	ldr	r2, [pc, #252]	; (800257c <HAL_GPIO_Init+0x2c4>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d00d      	beq.n	80024a0 <HAL_GPIO_Init+0x1e8>
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4a3e      	ldr	r2, [pc, #248]	; (8002580 <HAL_GPIO_Init+0x2c8>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d007      	beq.n	800249c <HAL_GPIO_Init+0x1e4>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4a3d      	ldr	r2, [pc, #244]	; (8002584 <HAL_GPIO_Init+0x2cc>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d101      	bne.n	8002498 <HAL_GPIO_Init+0x1e0>
 8002494:	2303      	movs	r3, #3
 8002496:	e006      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 8002498:	2304      	movs	r3, #4
 800249a:	e004      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 800249c:	2302      	movs	r3, #2
 800249e:	e002      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 80024a0:	2301      	movs	r3, #1
 80024a2:	e000      	b.n	80024a6 <HAL_GPIO_Init+0x1ee>
 80024a4:	2300      	movs	r3, #0
 80024a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024a8:	f002 0203 	and.w	r2, r2, #3
 80024ac:	0092      	lsls	r2, r2, #2
 80024ae:	4093      	lsls	r3, r2
 80024b0:	68fa      	ldr	r2, [r7, #12]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024b6:	492f      	ldr	r1, [pc, #188]	; (8002574 <HAL_GPIO_Init+0x2bc>)
 80024b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ba:	089b      	lsrs	r3, r3, #2
 80024bc:	3302      	adds	r3, #2
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d006      	beq.n	80024de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024d0:	4b2d      	ldr	r3, [pc, #180]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	492c      	ldr	r1, [pc, #176]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	4313      	orrs	r3, r2
 80024da:	600b      	str	r3, [r1, #0]
 80024dc:	e006      	b.n	80024ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024de:	4b2a      	ldr	r3, [pc, #168]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	69bb      	ldr	r3, [r7, #24]
 80024e4:	43db      	mvns	r3, r3
 80024e6:	4928      	ldr	r1, [pc, #160]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 80024e8:	4013      	ands	r3, r2
 80024ea:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d006      	beq.n	8002506 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024f8:	4b23      	ldr	r3, [pc, #140]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 80024fa:	685a      	ldr	r2, [r3, #4]
 80024fc:	4922      	ldr	r1, [pc, #136]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	4313      	orrs	r3, r2
 8002502:	604b      	str	r3, [r1, #4]
 8002504:	e006      	b.n	8002514 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002506:	4b20      	ldr	r3, [pc, #128]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	43db      	mvns	r3, r3
 800250e:	491e      	ldr	r1, [pc, #120]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 8002510:	4013      	ands	r3, r2
 8002512:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d006      	beq.n	800252e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002520:	4b19      	ldr	r3, [pc, #100]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 8002522:	689a      	ldr	r2, [r3, #8]
 8002524:	4918      	ldr	r1, [pc, #96]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	4313      	orrs	r3, r2
 800252a:	608b      	str	r3, [r1, #8]
 800252c:	e006      	b.n	800253c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800252e:	4b16      	ldr	r3, [pc, #88]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 8002530:	689a      	ldr	r2, [r3, #8]
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	43db      	mvns	r3, r3
 8002536:	4914      	ldr	r1, [pc, #80]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 8002538:	4013      	ands	r3, r2
 800253a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d021      	beq.n	800258c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002548:	4b0f      	ldr	r3, [pc, #60]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 800254a:	68da      	ldr	r2, [r3, #12]
 800254c:	490e      	ldr	r1, [pc, #56]	; (8002588 <HAL_GPIO_Init+0x2d0>)
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	4313      	orrs	r3, r2
 8002552:	60cb      	str	r3, [r1, #12]
 8002554:	e021      	b.n	800259a <HAL_GPIO_Init+0x2e2>
 8002556:	bf00      	nop
 8002558:	10320000 	.word	0x10320000
 800255c:	10310000 	.word	0x10310000
 8002560:	10220000 	.word	0x10220000
 8002564:	10210000 	.word	0x10210000
 8002568:	10120000 	.word	0x10120000
 800256c:	10110000 	.word	0x10110000
 8002570:	40021000 	.word	0x40021000
 8002574:	40010000 	.word	0x40010000
 8002578:	40010800 	.word	0x40010800
 800257c:	40010c00 	.word	0x40010c00
 8002580:	40011000 	.word	0x40011000
 8002584:	40011400 	.word	0x40011400
 8002588:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800258c:	4b0b      	ldr	r3, [pc, #44]	; (80025bc <HAL_GPIO_Init+0x304>)
 800258e:	68da      	ldr	r2, [r3, #12]
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	43db      	mvns	r3, r3
 8002594:	4909      	ldr	r1, [pc, #36]	; (80025bc <HAL_GPIO_Init+0x304>)
 8002596:	4013      	ands	r3, r2
 8002598:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800259a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259c:	3301      	adds	r3, #1
 800259e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a6:	fa22 f303 	lsr.w	r3, r2, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f47f ae8e 	bne.w	80022cc <HAL_GPIO_Init+0x14>
  }
}
 80025b0:	bf00      	nop
 80025b2:	bf00      	nop
 80025b4:	372c      	adds	r7, #44	; 0x2c
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr
 80025bc:	40010400 	.word	0x40010400

080025c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	460b      	mov	r3, r1
 80025ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689a      	ldr	r2, [r3, #8]
 80025d0:	887b      	ldrh	r3, [r7, #2]
 80025d2:	4013      	ands	r3, r2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d002      	beq.n	80025de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025d8:	2301      	movs	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
 80025dc:	e001      	b.n	80025e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025de:	2300      	movs	r3, #0
 80025e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bc80      	pop	{r7}
 80025ec:	4770      	bx	lr

080025ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025ee:	b480      	push	{r7}
 80025f0:	b083      	sub	sp, #12
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	6078      	str	r0, [r7, #4]
 80025f6:	460b      	mov	r3, r1
 80025f8:	807b      	strh	r3, [r7, #2]
 80025fa:	4613      	mov	r3, r2
 80025fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025fe:	787b      	ldrb	r3, [r7, #1]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d003      	beq.n	800260c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002604:	887a      	ldrh	r2, [r7, #2]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800260a:	e003      	b.n	8002614 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800260c:	887b      	ldrh	r3, [r7, #2]
 800260e:	041a      	lsls	r2, r3, #16
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	611a      	str	r2, [r3, #16]
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	bc80      	pop	{r7}
 800261c:	4770      	bx	lr
	...

08002620 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800262a:	4b08      	ldr	r3, [pc, #32]	; (800264c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800262c:	695a      	ldr	r2, [r3, #20]
 800262e:	88fb      	ldrh	r3, [r7, #6]
 8002630:	4013      	ands	r3, r2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d006      	beq.n	8002644 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002636:	4a05      	ldr	r2, [pc, #20]	; (800264c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002638:	88fb      	ldrh	r3, [r7, #6]
 800263a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800263c:	88fb      	ldrh	r3, [r7, #6]
 800263e:	4618      	mov	r0, r3
 8002640:	f7fe ff7d 	bl	800153e <HAL_GPIO_EXTI_Callback>
  }
}
 8002644:	bf00      	nop
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	40010400 	.word	0x40010400

08002650 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e26c      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	2b00      	cmp	r3, #0
 800266c:	f000 8087 	beq.w	800277e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002670:	4b92      	ldr	r3, [pc, #584]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f003 030c 	and.w	r3, r3, #12
 8002678:	2b04      	cmp	r3, #4
 800267a:	d00c      	beq.n	8002696 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800267c:	4b8f      	ldr	r3, [pc, #572]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f003 030c 	and.w	r3, r3, #12
 8002684:	2b08      	cmp	r3, #8
 8002686:	d112      	bne.n	80026ae <HAL_RCC_OscConfig+0x5e>
 8002688:	4b8c      	ldr	r3, [pc, #560]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002690:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002694:	d10b      	bne.n	80026ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002696:	4b89      	ldr	r3, [pc, #548]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d06c      	beq.n	800277c <HAL_RCC_OscConfig+0x12c>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d168      	bne.n	800277c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e246      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026b6:	d106      	bne.n	80026c6 <HAL_RCC_OscConfig+0x76>
 80026b8:	4b80      	ldr	r3, [pc, #512]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a7f      	ldr	r2, [pc, #508]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 80026be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026c2:	6013      	str	r3, [r2, #0]
 80026c4:	e02e      	b.n	8002724 <HAL_RCC_OscConfig+0xd4>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d10c      	bne.n	80026e8 <HAL_RCC_OscConfig+0x98>
 80026ce:	4b7b      	ldr	r3, [pc, #492]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a7a      	ldr	r2, [pc, #488]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 80026d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026d8:	6013      	str	r3, [r2, #0]
 80026da:	4b78      	ldr	r3, [pc, #480]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a77      	ldr	r2, [pc, #476]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 80026e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026e4:	6013      	str	r3, [r2, #0]
 80026e6:	e01d      	b.n	8002724 <HAL_RCC_OscConfig+0xd4>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026f0:	d10c      	bne.n	800270c <HAL_RCC_OscConfig+0xbc>
 80026f2:	4b72      	ldr	r3, [pc, #456]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a71      	ldr	r2, [pc, #452]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 80026f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026fc:	6013      	str	r3, [r2, #0]
 80026fe:	4b6f      	ldr	r3, [pc, #444]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a6e      	ldr	r2, [pc, #440]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 8002704:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002708:	6013      	str	r3, [r2, #0]
 800270a:	e00b      	b.n	8002724 <HAL_RCC_OscConfig+0xd4>
 800270c:	4b6b      	ldr	r3, [pc, #428]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a6a      	ldr	r2, [pc, #424]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 8002712:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002716:	6013      	str	r3, [r2, #0]
 8002718:	4b68      	ldr	r3, [pc, #416]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a67      	ldr	r2, [pc, #412]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 800271e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002722:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d013      	beq.n	8002754 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800272c:	f7ff fc88 	bl	8002040 <HAL_GetTick>
 8002730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002734:	f7ff fc84 	bl	8002040 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b64      	cmp	r3, #100	; 0x64
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e1fa      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002746:	4b5d      	ldr	r3, [pc, #372]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d0f0      	beq.n	8002734 <HAL_RCC_OscConfig+0xe4>
 8002752:	e014      	b.n	800277e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002754:	f7ff fc74 	bl	8002040 <HAL_GetTick>
 8002758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800275a:	e008      	b.n	800276e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800275c:	f7ff fc70 	bl	8002040 <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	2b64      	cmp	r3, #100	; 0x64
 8002768:	d901      	bls.n	800276e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e1e6      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800276e:	4b53      	ldr	r3, [pc, #332]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1f0      	bne.n	800275c <HAL_RCC_OscConfig+0x10c>
 800277a:	e000      	b.n	800277e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800277c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0302 	and.w	r3, r3, #2
 8002786:	2b00      	cmp	r3, #0
 8002788:	d063      	beq.n	8002852 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800278a:	4b4c      	ldr	r3, [pc, #304]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f003 030c 	and.w	r3, r3, #12
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00b      	beq.n	80027ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002796:	4b49      	ldr	r3, [pc, #292]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	f003 030c 	and.w	r3, r3, #12
 800279e:	2b08      	cmp	r3, #8
 80027a0:	d11c      	bne.n	80027dc <HAL_RCC_OscConfig+0x18c>
 80027a2:	4b46      	ldr	r3, [pc, #280]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d116      	bne.n	80027dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ae:	4b43      	ldr	r3, [pc, #268]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d005      	beq.n	80027c6 <HAL_RCC_OscConfig+0x176>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d001      	beq.n	80027c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e1ba      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027c6:	4b3d      	ldr	r3, [pc, #244]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	4939      	ldr	r1, [pc, #228]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 80027d6:	4313      	orrs	r3, r2
 80027d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027da:	e03a      	b.n	8002852 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	691b      	ldr	r3, [r3, #16]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d020      	beq.n	8002826 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027e4:	4b36      	ldr	r3, [pc, #216]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 80027e6:	2201      	movs	r2, #1
 80027e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ea:	f7ff fc29 	bl	8002040 <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027f2:	f7ff fc25 	bl	8002040 <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b02      	cmp	r3, #2
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e19b      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002804:	4b2d      	ldr	r3, [pc, #180]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0302 	and.w	r3, r3, #2
 800280c:	2b00      	cmp	r3, #0
 800280e:	d0f0      	beq.n	80027f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002810:	4b2a      	ldr	r3, [pc, #168]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	695b      	ldr	r3, [r3, #20]
 800281c:	00db      	lsls	r3, r3, #3
 800281e:	4927      	ldr	r1, [pc, #156]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 8002820:	4313      	orrs	r3, r2
 8002822:	600b      	str	r3, [r1, #0]
 8002824:	e015      	b.n	8002852 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002826:	4b26      	ldr	r3, [pc, #152]	; (80028c0 <HAL_RCC_OscConfig+0x270>)
 8002828:	2200      	movs	r2, #0
 800282a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800282c:	f7ff fc08 	bl	8002040 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002834:	f7ff fc04 	bl	8002040 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b02      	cmp	r3, #2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e17a      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002846:	4b1d      	ldr	r3, [pc, #116]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d1f0      	bne.n	8002834 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0308 	and.w	r3, r3, #8
 800285a:	2b00      	cmp	r3, #0
 800285c:	d03a      	beq.n	80028d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	699b      	ldr	r3, [r3, #24]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d019      	beq.n	800289a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002866:	4b17      	ldr	r3, [pc, #92]	; (80028c4 <HAL_RCC_OscConfig+0x274>)
 8002868:	2201      	movs	r2, #1
 800286a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800286c:	f7ff fbe8 	bl	8002040 <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002874:	f7ff fbe4 	bl	8002040 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b02      	cmp	r3, #2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e15a      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002886:	4b0d      	ldr	r3, [pc, #52]	; (80028bc <HAL_RCC_OscConfig+0x26c>)
 8002888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288a:	f003 0302 	and.w	r3, r3, #2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d0f0      	beq.n	8002874 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002892:	2001      	movs	r0, #1
 8002894:	f000 fad8 	bl	8002e48 <RCC_Delay>
 8002898:	e01c      	b.n	80028d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800289a:	4b0a      	ldr	r3, [pc, #40]	; (80028c4 <HAL_RCC_OscConfig+0x274>)
 800289c:	2200      	movs	r2, #0
 800289e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028a0:	f7ff fbce 	bl	8002040 <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028a6:	e00f      	b.n	80028c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a8:	f7ff fbca 	bl	8002040 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d908      	bls.n	80028c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e140      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
 80028ba:	bf00      	nop
 80028bc:	40021000 	.word	0x40021000
 80028c0:	42420000 	.word	0x42420000
 80028c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028c8:	4b9e      	ldr	r3, [pc, #632]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 80028ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d1e9      	bne.n	80028a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0304 	and.w	r3, r3, #4
 80028dc:	2b00      	cmp	r3, #0
 80028de:	f000 80a6 	beq.w	8002a2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028e2:	2300      	movs	r3, #0
 80028e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028e6:	4b97      	ldr	r3, [pc, #604]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 80028e8:	69db      	ldr	r3, [r3, #28]
 80028ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d10d      	bne.n	800290e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028f2:	4b94      	ldr	r3, [pc, #592]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 80028f4:	69db      	ldr	r3, [r3, #28]
 80028f6:	4a93      	ldr	r2, [pc, #588]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 80028f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028fc:	61d3      	str	r3, [r2, #28]
 80028fe:	4b91      	ldr	r3, [pc, #580]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002900:	69db      	ldr	r3, [r3, #28]
 8002902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002906:	60bb      	str	r3, [r7, #8]
 8002908:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800290a:	2301      	movs	r3, #1
 800290c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800290e:	4b8e      	ldr	r3, [pc, #568]	; (8002b48 <HAL_RCC_OscConfig+0x4f8>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002916:	2b00      	cmp	r3, #0
 8002918:	d118      	bne.n	800294c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800291a:	4b8b      	ldr	r3, [pc, #556]	; (8002b48 <HAL_RCC_OscConfig+0x4f8>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a8a      	ldr	r2, [pc, #552]	; (8002b48 <HAL_RCC_OscConfig+0x4f8>)
 8002920:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002924:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002926:	f7ff fb8b 	bl	8002040 <HAL_GetTick>
 800292a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800292c:	e008      	b.n	8002940 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800292e:	f7ff fb87 	bl	8002040 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b64      	cmp	r3, #100	; 0x64
 800293a:	d901      	bls.n	8002940 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e0fd      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002940:	4b81      	ldr	r3, [pc, #516]	; (8002b48 <HAL_RCC_OscConfig+0x4f8>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002948:	2b00      	cmp	r3, #0
 800294a:	d0f0      	beq.n	800292e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	2b01      	cmp	r3, #1
 8002952:	d106      	bne.n	8002962 <HAL_RCC_OscConfig+0x312>
 8002954:	4b7b      	ldr	r3, [pc, #492]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002956:	6a1b      	ldr	r3, [r3, #32]
 8002958:	4a7a      	ldr	r2, [pc, #488]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 800295a:	f043 0301 	orr.w	r3, r3, #1
 800295e:	6213      	str	r3, [r2, #32]
 8002960:	e02d      	b.n	80029be <HAL_RCC_OscConfig+0x36e>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	68db      	ldr	r3, [r3, #12]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d10c      	bne.n	8002984 <HAL_RCC_OscConfig+0x334>
 800296a:	4b76      	ldr	r3, [pc, #472]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 800296c:	6a1b      	ldr	r3, [r3, #32]
 800296e:	4a75      	ldr	r2, [pc, #468]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002970:	f023 0301 	bic.w	r3, r3, #1
 8002974:	6213      	str	r3, [r2, #32]
 8002976:	4b73      	ldr	r3, [pc, #460]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002978:	6a1b      	ldr	r3, [r3, #32]
 800297a:	4a72      	ldr	r2, [pc, #456]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 800297c:	f023 0304 	bic.w	r3, r3, #4
 8002980:	6213      	str	r3, [r2, #32]
 8002982:	e01c      	b.n	80029be <HAL_RCC_OscConfig+0x36e>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	2b05      	cmp	r3, #5
 800298a:	d10c      	bne.n	80029a6 <HAL_RCC_OscConfig+0x356>
 800298c:	4b6d      	ldr	r3, [pc, #436]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 800298e:	6a1b      	ldr	r3, [r3, #32]
 8002990:	4a6c      	ldr	r2, [pc, #432]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002992:	f043 0304 	orr.w	r3, r3, #4
 8002996:	6213      	str	r3, [r2, #32]
 8002998:	4b6a      	ldr	r3, [pc, #424]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 800299a:	6a1b      	ldr	r3, [r3, #32]
 800299c:	4a69      	ldr	r2, [pc, #420]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 800299e:	f043 0301 	orr.w	r3, r3, #1
 80029a2:	6213      	str	r3, [r2, #32]
 80029a4:	e00b      	b.n	80029be <HAL_RCC_OscConfig+0x36e>
 80029a6:	4b67      	ldr	r3, [pc, #412]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	4a66      	ldr	r2, [pc, #408]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 80029ac:	f023 0301 	bic.w	r3, r3, #1
 80029b0:	6213      	str	r3, [r2, #32]
 80029b2:	4b64      	ldr	r3, [pc, #400]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 80029b4:	6a1b      	ldr	r3, [r3, #32]
 80029b6:	4a63      	ldr	r2, [pc, #396]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 80029b8:	f023 0304 	bic.w	r3, r3, #4
 80029bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d015      	beq.n	80029f2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029c6:	f7ff fb3b 	bl	8002040 <HAL_GetTick>
 80029ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029cc:	e00a      	b.n	80029e4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ce:	f7ff fb37 	bl	8002040 <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80029dc:	4293      	cmp	r3, r2
 80029de:	d901      	bls.n	80029e4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e0ab      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e4:	4b57      	ldr	r3, [pc, #348]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 80029e6:	6a1b      	ldr	r3, [r3, #32]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d0ee      	beq.n	80029ce <HAL_RCC_OscConfig+0x37e>
 80029f0:	e014      	b.n	8002a1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029f2:	f7ff fb25 	bl	8002040 <HAL_GetTick>
 80029f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029f8:	e00a      	b.n	8002a10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029fa:	f7ff fb21 	bl	8002040 <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e095      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a10:	4b4c      	ldr	r3, [pc, #304]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002a12:	6a1b      	ldr	r3, [r3, #32]
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d1ee      	bne.n	80029fa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a1c:	7dfb      	ldrb	r3, [r7, #23]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d105      	bne.n	8002a2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a22:	4b48      	ldr	r3, [pc, #288]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002a24:	69db      	ldr	r3, [r3, #28]
 8002a26:	4a47      	ldr	r2, [pc, #284]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002a28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	69db      	ldr	r3, [r3, #28]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f000 8081 	beq.w	8002b3a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a38:	4b42      	ldr	r3, [pc, #264]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 030c 	and.w	r3, r3, #12
 8002a40:	2b08      	cmp	r3, #8
 8002a42:	d061      	beq.n	8002b08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	69db      	ldr	r3, [r3, #28]
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d146      	bne.n	8002ada <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a4c:	4b3f      	ldr	r3, [pc, #252]	; (8002b4c <HAL_RCC_OscConfig+0x4fc>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a52:	f7ff faf5 	bl	8002040 <HAL_GetTick>
 8002a56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a58:	e008      	b.n	8002a6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a5a:	f7ff faf1 	bl	8002040 <HAL_GetTick>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d901      	bls.n	8002a6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e067      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a6c:	4b35      	ldr	r3, [pc, #212]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1f0      	bne.n	8002a5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a1b      	ldr	r3, [r3, #32]
 8002a7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a80:	d108      	bne.n	8002a94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a82:	4b30      	ldr	r3, [pc, #192]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	492d      	ldr	r1, [pc, #180]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a94:	4b2b      	ldr	r3, [pc, #172]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6a19      	ldr	r1, [r3, #32]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa4:	430b      	orrs	r3, r1
 8002aa6:	4927      	ldr	r1, [pc, #156]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aac:	4b27      	ldr	r3, [pc, #156]	; (8002b4c <HAL_RCC_OscConfig+0x4fc>)
 8002aae:	2201      	movs	r2, #1
 8002ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ab2:	f7ff fac5 	bl	8002040 <HAL_GetTick>
 8002ab6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ab8:	e008      	b.n	8002acc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aba:	f7ff fac1 	bl	8002040 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e037      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002acc:	4b1d      	ldr	r3, [pc, #116]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d0f0      	beq.n	8002aba <HAL_RCC_OscConfig+0x46a>
 8002ad8:	e02f      	b.n	8002b3a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ada:	4b1c      	ldr	r3, [pc, #112]	; (8002b4c <HAL_RCC_OscConfig+0x4fc>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae0:	f7ff faae 	bl	8002040 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae8:	f7ff faaa 	bl	8002040 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e020      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002afa:	4b12      	ldr	r3, [pc, #72]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1f0      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x498>
 8002b06:	e018      	b.n	8002b3a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	69db      	ldr	r3, [r3, #28]
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d101      	bne.n	8002b14 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e013      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b14:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <HAL_RCC_OscConfig+0x4f4>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a1b      	ldr	r3, [r3, #32]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d106      	bne.n	8002b36 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d001      	beq.n	8002b3a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3718      	adds	r7, #24
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	40021000 	.word	0x40021000
 8002b48:	40007000 	.word	0x40007000
 8002b4c:	42420060 	.word	0x42420060

08002b50 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e0d0      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b64:	4b6a      	ldr	r3, [pc, #424]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0307 	and.w	r3, r3, #7
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d910      	bls.n	8002b94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b72:	4b67      	ldr	r3, [pc, #412]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f023 0207 	bic.w	r2, r3, #7
 8002b7a:	4965      	ldr	r1, [pc, #404]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b82:	4b63      	ldr	r3, [pc, #396]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0307 	and.w	r3, r3, #7
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d001      	beq.n	8002b94 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e0b8      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0302 	and.w	r3, r3, #2
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d020      	beq.n	8002be2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0304 	and.w	r3, r3, #4
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d005      	beq.n	8002bb8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bac:	4b59      	ldr	r3, [pc, #356]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	4a58      	ldr	r2, [pc, #352]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bb2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002bb6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d005      	beq.n	8002bd0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bc4:	4b53      	ldr	r3, [pc, #332]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	4a52      	ldr	r2, [pc, #328]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002bce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bd0:	4b50      	ldr	r3, [pc, #320]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	494d      	ldr	r1, [pc, #308]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d040      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d107      	bne.n	8002c06 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bf6:	4b47      	ldr	r3, [pc, #284]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d115      	bne.n	8002c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e07f      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d107      	bne.n	8002c1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c0e:	4b41      	ldr	r3, [pc, #260]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d109      	bne.n	8002c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e073      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c1e:	4b3d      	ldr	r3, [pc, #244]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e06b      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c2e:	4b39      	ldr	r3, [pc, #228]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f023 0203 	bic.w	r2, r3, #3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	4936      	ldr	r1, [pc, #216]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c40:	f7ff f9fe 	bl	8002040 <HAL_GetTick>
 8002c44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c46:	e00a      	b.n	8002c5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c48:	f7ff f9fa 	bl	8002040 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e053      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c5e:	4b2d      	ldr	r3, [pc, #180]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f003 020c 	and.w	r2, r3, #12
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d1eb      	bne.n	8002c48 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c70:	4b27      	ldr	r3, [pc, #156]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	683a      	ldr	r2, [r7, #0]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d210      	bcs.n	8002ca0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c7e:	4b24      	ldr	r3, [pc, #144]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f023 0207 	bic.w	r2, r3, #7
 8002c86:	4922      	ldr	r1, [pc, #136]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c8e:	4b20      	ldr	r3, [pc, #128]	; (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	683a      	ldr	r2, [r7, #0]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d001      	beq.n	8002ca0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e032      	b.n	8002d06 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0304 	and.w	r3, r3, #4
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d008      	beq.n	8002cbe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cac:	4b19      	ldr	r3, [pc, #100]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	4916      	ldr	r1, [pc, #88]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0308 	and.w	r3, r3, #8
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d009      	beq.n	8002cde <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002cca:	4b12      	ldr	r3, [pc, #72]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	00db      	lsls	r3, r3, #3
 8002cd8:	490e      	ldr	r1, [pc, #56]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cde:	f000 f821 	bl	8002d24 <HAL_RCC_GetSysClockFreq>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	4b0b      	ldr	r3, [pc, #44]	; (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	091b      	lsrs	r3, r3, #4
 8002cea:	f003 030f 	and.w	r3, r3, #15
 8002cee:	490a      	ldr	r1, [pc, #40]	; (8002d18 <HAL_RCC_ClockConfig+0x1c8>)
 8002cf0:	5ccb      	ldrb	r3, [r1, r3]
 8002cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8002cf6:	4a09      	ldr	r2, [pc, #36]	; (8002d1c <HAL_RCC_ClockConfig+0x1cc>)
 8002cf8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002cfa:	4b09      	ldr	r3, [pc, #36]	; (8002d20 <HAL_RCC_ClockConfig+0x1d0>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7ff f95c 	bl	8001fbc <HAL_InitTick>

  return HAL_OK;
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3710      	adds	r7, #16
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	40022000 	.word	0x40022000
 8002d14:	40021000 	.word	0x40021000
 8002d18:	080049bc 	.word	0x080049bc
 8002d1c:	20000038 	.word	0x20000038
 8002d20:	2000003c 	.word	0x2000003c

08002d24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d24:	b490      	push	{r4, r7}
 8002d26:	b08a      	sub	sp, #40	; 0x28
 8002d28:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002d2a:	4b2a      	ldr	r3, [pc, #168]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002d2c:	1d3c      	adds	r4, r7, #4
 8002d2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002d30:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002d34:	f240 2301 	movw	r3, #513	; 0x201
 8002d38:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61fb      	str	r3, [r7, #28]
 8002d3e:	2300      	movs	r3, #0
 8002d40:	61bb      	str	r3, [r7, #24]
 8002d42:	2300      	movs	r3, #0
 8002d44:	627b      	str	r3, [r7, #36]	; 0x24
 8002d46:	2300      	movs	r3, #0
 8002d48:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d4e:	4b22      	ldr	r3, [pc, #136]	; (8002dd8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	f003 030c 	and.w	r3, r3, #12
 8002d5a:	2b04      	cmp	r3, #4
 8002d5c:	d002      	beq.n	8002d64 <HAL_RCC_GetSysClockFreq+0x40>
 8002d5e:	2b08      	cmp	r3, #8
 8002d60:	d003      	beq.n	8002d6a <HAL_RCC_GetSysClockFreq+0x46>
 8002d62:	e02d      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d64:	4b1d      	ldr	r3, [pc, #116]	; (8002ddc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d66:	623b      	str	r3, [r7, #32]
      break;
 8002d68:	e02d      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	0c9b      	lsrs	r3, r3, #18
 8002d6e:	f003 030f 	and.w	r3, r3, #15
 8002d72:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d76:	4413      	add	r3, r2
 8002d78:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002d7c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d013      	beq.n	8002db0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d88:	4b13      	ldr	r3, [pc, #76]	; (8002dd8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	0c5b      	lsrs	r3, r3, #17
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002d96:	4413      	add	r3, r2
 8002d98:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002d9c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	4a0e      	ldr	r2, [pc, #56]	; (8002ddc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002da2:	fb02 f203 	mul.w	r2, r2, r3
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dac:	627b      	str	r3, [r7, #36]	; 0x24
 8002dae:	e004      	b.n	8002dba <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	4a0b      	ldr	r2, [pc, #44]	; (8002de0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002db4:	fb02 f303 	mul.w	r3, r2, r3
 8002db8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dbc:	623b      	str	r3, [r7, #32]
      break;
 8002dbe:	e002      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dc0:	4b06      	ldr	r3, [pc, #24]	; (8002ddc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dc2:	623b      	str	r3, [r7, #32]
      break;
 8002dc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dc6:	6a3b      	ldr	r3, [r7, #32]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3728      	adds	r7, #40	; 0x28
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc90      	pop	{r4, r7}
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	080049ac 	.word	0x080049ac
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	007a1200 	.word	0x007a1200
 8002de0:	003d0900 	.word	0x003d0900

08002de4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002de8:	4b02      	ldr	r3, [pc, #8]	; (8002df4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002dea:	681b      	ldr	r3, [r3, #0]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bc80      	pop	{r7}
 8002df2:	4770      	bx	lr
 8002df4:	20000038 	.word	0x20000038

08002df8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002dfc:	f7ff fff2 	bl	8002de4 <HAL_RCC_GetHCLKFreq>
 8002e00:	4602      	mov	r2, r0
 8002e02:	4b05      	ldr	r3, [pc, #20]	; (8002e18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	0a1b      	lsrs	r3, r3, #8
 8002e08:	f003 0307 	and.w	r3, r3, #7
 8002e0c:	4903      	ldr	r1, [pc, #12]	; (8002e1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e0e:	5ccb      	ldrb	r3, [r1, r3]
 8002e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	080049cc 	.word	0x080049cc

08002e20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e24:	f7ff ffde 	bl	8002de4 <HAL_RCC_GetHCLKFreq>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	0adb      	lsrs	r3, r3, #11
 8002e30:	f003 0307 	and.w	r3, r3, #7
 8002e34:	4903      	ldr	r1, [pc, #12]	; (8002e44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e36:	5ccb      	ldrb	r3, [r1, r3]
 8002e38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	40021000 	.word	0x40021000
 8002e44:	080049cc 	.word	0x080049cc

08002e48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e50:	4b0a      	ldr	r3, [pc, #40]	; (8002e7c <RCC_Delay+0x34>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a0a      	ldr	r2, [pc, #40]	; (8002e80 <RCC_Delay+0x38>)
 8002e56:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5a:	0a5b      	lsrs	r3, r3, #9
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	fb02 f303 	mul.w	r3, r2, r3
 8002e62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e64:	bf00      	nop
  }
  while (Delay --);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	1e5a      	subs	r2, r3, #1
 8002e6a:	60fa      	str	r2, [r7, #12]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d1f9      	bne.n	8002e64 <RCC_Delay+0x1c>
}
 8002e70:	bf00      	nop
 8002e72:	bf00      	nop
 8002e74:	3714      	adds	r7, #20
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr
 8002e7c:	20000038 	.word	0x20000038
 8002e80:	10624dd3 	.word	0x10624dd3

08002e84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e041      	b.n	8002f1a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d106      	bne.n	8002eb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f7fe fdfa 	bl	8001aa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	3304      	adds	r3, #4
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	4610      	mov	r0, r2
 8002ec4:	f000 fc28 	bl	8003718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3708      	adds	r7, #8
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
	...

08002f24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d001      	beq.n	8002f3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e03a      	b.n	8002fb2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2202      	movs	r2, #2
 8002f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68da      	ldr	r2, [r3, #12]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f042 0201 	orr.w	r2, r2, #1
 8002f52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a18      	ldr	r2, [pc, #96]	; (8002fbc <HAL_TIM_Base_Start_IT+0x98>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d00e      	beq.n	8002f7c <HAL_TIM_Base_Start_IT+0x58>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f66:	d009      	beq.n	8002f7c <HAL_TIM_Base_Start_IT+0x58>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a14      	ldr	r2, [pc, #80]	; (8002fc0 <HAL_TIM_Base_Start_IT+0x9c>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d004      	beq.n	8002f7c <HAL_TIM_Base_Start_IT+0x58>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a13      	ldr	r2, [pc, #76]	; (8002fc4 <HAL_TIM_Base_Start_IT+0xa0>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d111      	bne.n	8002fa0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f003 0307 	and.w	r3, r3, #7
 8002f86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2b06      	cmp	r3, #6
 8002f8c:	d010      	beq.n	8002fb0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f042 0201 	orr.w	r2, r2, #1
 8002f9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f9e:	e007      	b.n	8002fb0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f042 0201 	orr.w	r2, r2, #1
 8002fae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr
 8002fbc:	40012c00 	.word	0x40012c00
 8002fc0:	40000400 	.word	0x40000400
 8002fc4:	40000800 	.word	0x40000800

08002fc8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e041      	b.n	800305e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d106      	bne.n	8002ff4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 f839 	bl	8003066 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	3304      	adds	r3, #4
 8003004:	4619      	mov	r1, r3
 8003006:	4610      	mov	r0, r2
 8003008:	f000 fb86 	bl	8003718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003066:	b480      	push	{r7}
 8003068:	b083      	sub	sp, #12
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	bc80      	pop	{r7}
 8003076:	4770      	bx	lr

08003078 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d109      	bne.n	800309c <HAL_TIM_PWM_Start+0x24>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800308e:	b2db      	uxtb	r3, r3
 8003090:	2b01      	cmp	r3, #1
 8003092:	bf14      	ite	ne
 8003094:	2301      	movne	r3, #1
 8003096:	2300      	moveq	r3, #0
 8003098:	b2db      	uxtb	r3, r3
 800309a:	e022      	b.n	80030e2 <HAL_TIM_PWM_Start+0x6a>
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	2b04      	cmp	r3, #4
 80030a0:	d109      	bne.n	80030b6 <HAL_TIM_PWM_Start+0x3e>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	bf14      	ite	ne
 80030ae:	2301      	movne	r3, #1
 80030b0:	2300      	moveq	r3, #0
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	e015      	b.n	80030e2 <HAL_TIM_PWM_Start+0x6a>
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	2b08      	cmp	r3, #8
 80030ba:	d109      	bne.n	80030d0 <HAL_TIM_PWM_Start+0x58>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	bf14      	ite	ne
 80030c8:	2301      	movne	r3, #1
 80030ca:	2300      	moveq	r3, #0
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	e008      	b.n	80030e2 <HAL_TIM_PWM_Start+0x6a>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	2b01      	cmp	r3, #1
 80030da:	bf14      	ite	ne
 80030dc:	2301      	movne	r3, #1
 80030de:	2300      	moveq	r3, #0
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e05e      	b.n	80031a8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d104      	bne.n	80030fa <HAL_TIM_PWM_Start+0x82>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2202      	movs	r2, #2
 80030f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030f8:	e013      	b.n	8003122 <HAL_TIM_PWM_Start+0xaa>
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	2b04      	cmp	r3, #4
 80030fe:	d104      	bne.n	800310a <HAL_TIM_PWM_Start+0x92>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2202      	movs	r2, #2
 8003104:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003108:	e00b      	b.n	8003122 <HAL_TIM_PWM_Start+0xaa>
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	2b08      	cmp	r3, #8
 800310e:	d104      	bne.n	800311a <HAL_TIM_PWM_Start+0xa2>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2202      	movs	r2, #2
 8003114:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003118:	e003      	b.n	8003122 <HAL_TIM_PWM_Start+0xaa>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2202      	movs	r2, #2
 800311e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2201      	movs	r2, #1
 8003128:	6839      	ldr	r1, [r7, #0]
 800312a:	4618      	mov	r0, r3
 800312c:	f000 fd74 	bl	8003c18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a1e      	ldr	r2, [pc, #120]	; (80031b0 <HAL_TIM_PWM_Start+0x138>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d107      	bne.n	800314a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003148:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a18      	ldr	r2, [pc, #96]	; (80031b0 <HAL_TIM_PWM_Start+0x138>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d00e      	beq.n	8003172 <HAL_TIM_PWM_Start+0xfa>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800315c:	d009      	beq.n	8003172 <HAL_TIM_PWM_Start+0xfa>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a14      	ldr	r2, [pc, #80]	; (80031b4 <HAL_TIM_PWM_Start+0x13c>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d004      	beq.n	8003172 <HAL_TIM_PWM_Start+0xfa>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a12      	ldr	r2, [pc, #72]	; (80031b8 <HAL_TIM_PWM_Start+0x140>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d111      	bne.n	8003196 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f003 0307 	and.w	r3, r3, #7
 800317c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2b06      	cmp	r3, #6
 8003182:	d010      	beq.n	80031a6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 0201 	orr.w	r2, r2, #1
 8003192:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003194:	e007      	b.n	80031a6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f042 0201 	orr.w	r2, r2, #1
 80031a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	40012c00 	.word	0x40012c00
 80031b4:	40000400 	.word	0x40000400
 80031b8:	40000800 	.word	0x40000800

080031bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	691b      	ldr	r3, [r3, #16]
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d122      	bne.n	8003218 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d11b      	bne.n	8003218 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f06f 0202 	mvn.w	r2, #2
 80031e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d003      	beq.n	8003206 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 fa6f 	bl	80036e2 <HAL_TIM_IC_CaptureCallback>
 8003204:	e005      	b.n	8003212 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 fa62 	bl	80036d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f000 fa71 	bl	80036f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	691b      	ldr	r3, [r3, #16]
 800321e:	f003 0304 	and.w	r3, r3, #4
 8003222:	2b04      	cmp	r3, #4
 8003224:	d122      	bne.n	800326c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	2b04      	cmp	r3, #4
 8003232:	d11b      	bne.n	800326c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f06f 0204 	mvn.w	r2, #4
 800323c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2202      	movs	r2, #2
 8003242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 fa45 	bl	80036e2 <HAL_TIM_IC_CaptureCallback>
 8003258:	e005      	b.n	8003266 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f000 fa38 	bl	80036d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f000 fa47 	bl	80036f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	f003 0308 	and.w	r3, r3, #8
 8003276:	2b08      	cmp	r3, #8
 8003278:	d122      	bne.n	80032c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	f003 0308 	and.w	r3, r3, #8
 8003284:	2b08      	cmp	r3, #8
 8003286:	d11b      	bne.n	80032c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f06f 0208 	mvn.w	r2, #8
 8003290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2204      	movs	r2, #4
 8003296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	69db      	ldr	r3, [r3, #28]
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d003      	beq.n	80032ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 fa1b 	bl	80036e2 <HAL_TIM_IC_CaptureCallback>
 80032ac:	e005      	b.n	80032ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f000 fa0e 	bl	80036d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f000 fa1d 	bl	80036f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	f003 0310 	and.w	r3, r3, #16
 80032ca:	2b10      	cmp	r3, #16
 80032cc:	d122      	bne.n	8003314 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	f003 0310 	and.w	r3, r3, #16
 80032d8:	2b10      	cmp	r3, #16
 80032da:	d11b      	bne.n	8003314 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f06f 0210 	mvn.w	r2, #16
 80032e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2208      	movs	r2, #8
 80032ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	69db      	ldr	r3, [r3, #28]
 80032f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d003      	beq.n	8003302 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 f9f1 	bl	80036e2 <HAL_TIM_IC_CaptureCallback>
 8003300:	e005      	b.n	800330e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 f9e4 	bl	80036d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f000 f9f3 	bl	80036f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	691b      	ldr	r3, [r3, #16]
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	2b01      	cmp	r3, #1
 8003320:	d10e      	bne.n	8003340 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	f003 0301 	and.w	r3, r3, #1
 800332c:	2b01      	cmp	r3, #1
 800332e:	d107      	bne.n	8003340 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f06f 0201 	mvn.w	r2, #1
 8003338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7fe f8ec 	bl	8001518 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	691b      	ldr	r3, [r3, #16]
 8003346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800334a:	2b80      	cmp	r3, #128	; 0x80
 800334c:	d10e      	bne.n	800336c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003358:	2b80      	cmp	r3, #128	; 0x80
 800335a:	d107      	bne.n	800336c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f000 fce1 	bl	8003d2e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003376:	2b40      	cmp	r3, #64	; 0x40
 8003378:	d10e      	bne.n	8003398 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003384:	2b40      	cmp	r3, #64	; 0x40
 8003386:	d107      	bne.n	8003398 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 f9b7 	bl	8003706 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	691b      	ldr	r3, [r3, #16]
 800339e:	f003 0320 	and.w	r3, r3, #32
 80033a2:	2b20      	cmp	r3, #32
 80033a4:	d10e      	bne.n	80033c4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	f003 0320 	and.w	r3, r3, #32
 80033b0:	2b20      	cmp	r3, #32
 80033b2:	d107      	bne.n	80033c4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f06f 0220 	mvn.w	r2, #32
 80033bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f000 fcac 	bl	8003d1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033c4:	bf00      	nop
 80033c6:	3708      	adds	r7, #8
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}

080033cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d101      	bne.n	80033e6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80033e2:	2302      	movs	r3, #2
 80033e4:	e0ac      	b.n	8003540 <HAL_TIM_PWM_ConfigChannel+0x174>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2b0c      	cmp	r3, #12
 80033f2:	f200 809f 	bhi.w	8003534 <HAL_TIM_PWM_ConfigChannel+0x168>
 80033f6:	a201      	add	r2, pc, #4	; (adr r2, 80033fc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80033f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033fc:	08003431 	.word	0x08003431
 8003400:	08003535 	.word	0x08003535
 8003404:	08003535 	.word	0x08003535
 8003408:	08003535 	.word	0x08003535
 800340c:	08003471 	.word	0x08003471
 8003410:	08003535 	.word	0x08003535
 8003414:	08003535 	.word	0x08003535
 8003418:	08003535 	.word	0x08003535
 800341c:	080034b3 	.word	0x080034b3
 8003420:	08003535 	.word	0x08003535
 8003424:	08003535 	.word	0x08003535
 8003428:	08003535 	.word	0x08003535
 800342c:	080034f3 	.word	0x080034f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68b9      	ldr	r1, [r7, #8]
 8003436:	4618      	mov	r0, r3
 8003438:	f000 f9d0 	bl	80037dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	699a      	ldr	r2, [r3, #24]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f042 0208 	orr.w	r2, r2, #8
 800344a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	699a      	ldr	r2, [r3, #24]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0204 	bic.w	r2, r2, #4
 800345a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6999      	ldr	r1, [r3, #24]
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	691a      	ldr	r2, [r3, #16]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	430a      	orrs	r2, r1
 800346c:	619a      	str	r2, [r3, #24]
      break;
 800346e:	e062      	b.n	8003536 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	68b9      	ldr	r1, [r7, #8]
 8003476:	4618      	mov	r0, r3
 8003478:	f000 fa16 	bl	80038a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	699a      	ldr	r2, [r3, #24]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800348a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	699a      	ldr	r2, [r3, #24]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800349a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6999      	ldr	r1, [r3, #24]
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	691b      	ldr	r3, [r3, #16]
 80034a6:	021a      	lsls	r2, r3, #8
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	430a      	orrs	r2, r1
 80034ae:	619a      	str	r2, [r3, #24]
      break;
 80034b0:	e041      	b.n	8003536 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	68b9      	ldr	r1, [r7, #8]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f000 fa5f 	bl	800397c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	69da      	ldr	r2, [r3, #28]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f042 0208 	orr.w	r2, r2, #8
 80034cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	69da      	ldr	r2, [r3, #28]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f022 0204 	bic.w	r2, r2, #4
 80034dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	69d9      	ldr	r1, [r3, #28]
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	691a      	ldr	r2, [r3, #16]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	430a      	orrs	r2, r1
 80034ee:	61da      	str	r2, [r3, #28]
      break;
 80034f0:	e021      	b.n	8003536 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68b9      	ldr	r1, [r7, #8]
 80034f8:	4618      	mov	r0, r3
 80034fa:	f000 faa9 	bl	8003a50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	69da      	ldr	r2, [r3, #28]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800350c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	69da      	ldr	r2, [r3, #28]
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800351c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	69d9      	ldr	r1, [r3, #28]
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	691b      	ldr	r3, [r3, #16]
 8003528:	021a      	lsls	r2, r3, #8
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	430a      	orrs	r2, r1
 8003530:	61da      	str	r2, [r3, #28]
      break;
 8003532:	e000      	b.n	8003536 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003534:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800353e:	2300      	movs	r3, #0
}
 8003540:	4618      	mov	r0, r3
 8003542:	3710      	adds	r7, #16
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}

08003548 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003558:	2b01      	cmp	r3, #1
 800355a:	d101      	bne.n	8003560 <HAL_TIM_ConfigClockSource+0x18>
 800355c:	2302      	movs	r3, #2
 800355e:	e0b3      	b.n	80036c8 <HAL_TIM_ConfigClockSource+0x180>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2202      	movs	r2, #2
 800356c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800357e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003586:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68fa      	ldr	r2, [r7, #12]
 800358e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003598:	d03e      	beq.n	8003618 <HAL_TIM_ConfigClockSource+0xd0>
 800359a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800359e:	f200 8087 	bhi.w	80036b0 <HAL_TIM_ConfigClockSource+0x168>
 80035a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035a6:	f000 8085 	beq.w	80036b4 <HAL_TIM_ConfigClockSource+0x16c>
 80035aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035ae:	d87f      	bhi.n	80036b0 <HAL_TIM_ConfigClockSource+0x168>
 80035b0:	2b70      	cmp	r3, #112	; 0x70
 80035b2:	d01a      	beq.n	80035ea <HAL_TIM_ConfigClockSource+0xa2>
 80035b4:	2b70      	cmp	r3, #112	; 0x70
 80035b6:	d87b      	bhi.n	80036b0 <HAL_TIM_ConfigClockSource+0x168>
 80035b8:	2b60      	cmp	r3, #96	; 0x60
 80035ba:	d050      	beq.n	800365e <HAL_TIM_ConfigClockSource+0x116>
 80035bc:	2b60      	cmp	r3, #96	; 0x60
 80035be:	d877      	bhi.n	80036b0 <HAL_TIM_ConfigClockSource+0x168>
 80035c0:	2b50      	cmp	r3, #80	; 0x50
 80035c2:	d03c      	beq.n	800363e <HAL_TIM_ConfigClockSource+0xf6>
 80035c4:	2b50      	cmp	r3, #80	; 0x50
 80035c6:	d873      	bhi.n	80036b0 <HAL_TIM_ConfigClockSource+0x168>
 80035c8:	2b40      	cmp	r3, #64	; 0x40
 80035ca:	d058      	beq.n	800367e <HAL_TIM_ConfigClockSource+0x136>
 80035cc:	2b40      	cmp	r3, #64	; 0x40
 80035ce:	d86f      	bhi.n	80036b0 <HAL_TIM_ConfigClockSource+0x168>
 80035d0:	2b30      	cmp	r3, #48	; 0x30
 80035d2:	d064      	beq.n	800369e <HAL_TIM_ConfigClockSource+0x156>
 80035d4:	2b30      	cmp	r3, #48	; 0x30
 80035d6:	d86b      	bhi.n	80036b0 <HAL_TIM_ConfigClockSource+0x168>
 80035d8:	2b20      	cmp	r3, #32
 80035da:	d060      	beq.n	800369e <HAL_TIM_ConfigClockSource+0x156>
 80035dc:	2b20      	cmp	r3, #32
 80035de:	d867      	bhi.n	80036b0 <HAL_TIM_ConfigClockSource+0x168>
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d05c      	beq.n	800369e <HAL_TIM_ConfigClockSource+0x156>
 80035e4:	2b10      	cmp	r3, #16
 80035e6:	d05a      	beq.n	800369e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80035e8:	e062      	b.n	80036b0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6818      	ldr	r0, [r3, #0]
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	6899      	ldr	r1, [r3, #8]
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685a      	ldr	r2, [r3, #4]
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	f000 faee 	bl	8003bda <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800360c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	68fa      	ldr	r2, [r7, #12]
 8003614:	609a      	str	r2, [r3, #8]
      break;
 8003616:	e04e      	b.n	80036b6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6818      	ldr	r0, [r3, #0]
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	6899      	ldr	r1, [r3, #8]
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	f000 fad7 	bl	8003bda <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689a      	ldr	r2, [r3, #8]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800363a:	609a      	str	r2, [r3, #8]
      break;
 800363c:	e03b      	b.n	80036b6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6818      	ldr	r0, [r3, #0]
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	6859      	ldr	r1, [r3, #4]
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	461a      	mov	r2, r3
 800364c:	f000 fa4e 	bl	8003aec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2150      	movs	r1, #80	; 0x50
 8003656:	4618      	mov	r0, r3
 8003658:	f000 faa5 	bl	8003ba6 <TIM_ITRx_SetConfig>
      break;
 800365c:	e02b      	b.n	80036b6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6818      	ldr	r0, [r3, #0]
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	6859      	ldr	r1, [r3, #4]
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	461a      	mov	r2, r3
 800366c:	f000 fa6c 	bl	8003b48 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2160      	movs	r1, #96	; 0x60
 8003676:	4618      	mov	r0, r3
 8003678:	f000 fa95 	bl	8003ba6 <TIM_ITRx_SetConfig>
      break;
 800367c:	e01b      	b.n	80036b6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6818      	ldr	r0, [r3, #0]
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	6859      	ldr	r1, [r3, #4]
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	461a      	mov	r2, r3
 800368c:	f000 fa2e 	bl	8003aec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2140      	movs	r1, #64	; 0x40
 8003696:	4618      	mov	r0, r3
 8003698:	f000 fa85 	bl	8003ba6 <TIM_ITRx_SetConfig>
      break;
 800369c:	e00b      	b.n	80036b6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4619      	mov	r1, r3
 80036a8:	4610      	mov	r0, r2
 80036aa:	f000 fa7c 	bl	8003ba6 <TIM_ITRx_SetConfig>
        break;
 80036ae:	e002      	b.n	80036b6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80036b0:	bf00      	nop
 80036b2:	e000      	b.n	80036b6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80036b4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3710      	adds	r7, #16
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	bc80      	pop	{r7}
 80036e0:	4770      	bx	lr

080036e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036e2:	b480      	push	{r7}
 80036e4:	b083      	sub	sp, #12
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036ea:	bf00      	nop
 80036ec:	370c      	adds	r7, #12
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bc80      	pop	{r7}
 80036f2:	4770      	bx	lr

080036f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036fc:	bf00      	nop
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	bc80      	pop	{r7}
 8003704:	4770      	bx	lr

08003706 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003706:	b480      	push	{r7}
 8003708:	b083      	sub	sp, #12
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	bc80      	pop	{r7}
 8003716:	4770      	bx	lr

08003718 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a29      	ldr	r2, [pc, #164]	; (80037d0 <TIM_Base_SetConfig+0xb8>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d00b      	beq.n	8003748 <TIM_Base_SetConfig+0x30>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003736:	d007      	beq.n	8003748 <TIM_Base_SetConfig+0x30>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	4a26      	ldr	r2, [pc, #152]	; (80037d4 <TIM_Base_SetConfig+0xbc>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d003      	beq.n	8003748 <TIM_Base_SetConfig+0x30>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	4a25      	ldr	r2, [pc, #148]	; (80037d8 <TIM_Base_SetConfig+0xc0>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d108      	bne.n	800375a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800374e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	4313      	orrs	r3, r2
 8003758:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a1c      	ldr	r2, [pc, #112]	; (80037d0 <TIM_Base_SetConfig+0xb8>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d00b      	beq.n	800377a <TIM_Base_SetConfig+0x62>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003768:	d007      	beq.n	800377a <TIM_Base_SetConfig+0x62>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a19      	ldr	r2, [pc, #100]	; (80037d4 <TIM_Base_SetConfig+0xbc>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d003      	beq.n	800377a <TIM_Base_SetConfig+0x62>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a18      	ldr	r2, [pc, #96]	; (80037d8 <TIM_Base_SetConfig+0xc0>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d108      	bne.n	800378c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003780:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	4313      	orrs	r3, r2
 800378a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	4313      	orrs	r3, r2
 8003798:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	689a      	ldr	r2, [r3, #8]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	4a07      	ldr	r2, [pc, #28]	; (80037d0 <TIM_Base_SetConfig+0xb8>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d103      	bne.n	80037c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	691a      	ldr	r2, [r3, #16]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	615a      	str	r2, [r3, #20]
}
 80037c6:	bf00      	nop
 80037c8:	3714      	adds	r7, #20
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bc80      	pop	{r7}
 80037ce:	4770      	bx	lr
 80037d0:	40012c00 	.word	0x40012c00
 80037d4:	40000400 	.word	0x40000400
 80037d8:	40000800 	.word	0x40000800

080037dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037dc:	b480      	push	{r7}
 80037de:	b087      	sub	sp, #28
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	f023 0201 	bic.w	r2, r3, #1
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a1b      	ldr	r3, [r3, #32]
 80037f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	699b      	ldr	r3, [r3, #24]
 8003802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800380a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f023 0303 	bic.w	r3, r3, #3
 8003812:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	4313      	orrs	r3, r2
 800381c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	f023 0302 	bic.w	r3, r3, #2
 8003824:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	4313      	orrs	r3, r2
 800382e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a1c      	ldr	r2, [pc, #112]	; (80038a4 <TIM_OC1_SetConfig+0xc8>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d10c      	bne.n	8003852 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	f023 0308 	bic.w	r3, r3, #8
 800383e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	697a      	ldr	r2, [r7, #20]
 8003846:	4313      	orrs	r3, r2
 8003848:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	f023 0304 	bic.w	r3, r3, #4
 8003850:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a13      	ldr	r2, [pc, #76]	; (80038a4 <TIM_OC1_SetConfig+0xc8>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d111      	bne.n	800387e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003860:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003868:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	695b      	ldr	r3, [r3, #20]
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	4313      	orrs	r3, r2
 8003872:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	699b      	ldr	r3, [r3, #24]
 8003878:	693a      	ldr	r2, [r7, #16]
 800387a:	4313      	orrs	r3, r2
 800387c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	693a      	ldr	r2, [r7, #16]
 8003882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685a      	ldr	r2, [r3, #4]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	697a      	ldr	r2, [r7, #20]
 8003896:	621a      	str	r2, [r3, #32]
}
 8003898:	bf00      	nop
 800389a:	371c      	adds	r7, #28
 800389c:	46bd      	mov	sp, r7
 800389e:	bc80      	pop	{r7}
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop
 80038a4:	40012c00 	.word	0x40012c00

080038a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b087      	sub	sp, #28
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6a1b      	ldr	r3, [r3, #32]
 80038b6:	f023 0210 	bic.w	r2, r3, #16
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a1b      	ldr	r3, [r3, #32]
 80038c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	699b      	ldr	r3, [r3, #24]
 80038ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	021b      	lsls	r3, r3, #8
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	f023 0320 	bic.w	r3, r3, #32
 80038f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	011b      	lsls	r3, r3, #4
 80038fa:	697a      	ldr	r2, [r7, #20]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a1d      	ldr	r2, [pc, #116]	; (8003978 <TIM_OC2_SetConfig+0xd0>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d10d      	bne.n	8003924 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800390e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	011b      	lsls	r3, r3, #4
 8003916:	697a      	ldr	r2, [r7, #20]
 8003918:	4313      	orrs	r3, r2
 800391a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003922:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a14      	ldr	r2, [pc, #80]	; (8003978 <TIM_OC2_SetConfig+0xd0>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d113      	bne.n	8003954 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003932:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800393a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	009b      	lsls	r3, r3, #2
 8003942:	693a      	ldr	r2, [r7, #16]
 8003944:	4313      	orrs	r3, r2
 8003946:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	4313      	orrs	r3, r2
 8003952:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	693a      	ldr	r2, [r7, #16]
 8003958:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	685a      	ldr	r2, [r3, #4]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	697a      	ldr	r2, [r7, #20]
 800396c:	621a      	str	r2, [r3, #32]
}
 800396e:	bf00      	nop
 8003970:	371c      	adds	r7, #28
 8003972:	46bd      	mov	sp, r7
 8003974:	bc80      	pop	{r7}
 8003976:	4770      	bx	lr
 8003978:	40012c00 	.word	0x40012c00

0800397c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800397c:	b480      	push	{r7}
 800397e:	b087      	sub	sp, #28
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a1b      	ldr	r3, [r3, #32]
 800398a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a1b      	ldr	r3, [r3, #32]
 8003996:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	69db      	ldr	r3, [r3, #28]
 80039a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f023 0303 	bic.w	r3, r3, #3
 80039b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68fa      	ldr	r2, [r7, #12]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	021b      	lsls	r3, r3, #8
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a1d      	ldr	r2, [pc, #116]	; (8003a4c <TIM_OC3_SetConfig+0xd0>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d10d      	bne.n	80039f6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	021b      	lsls	r3, r3, #8
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a14      	ldr	r2, [pc, #80]	; (8003a4c <TIM_OC3_SetConfig+0xd0>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d113      	bne.n	8003a26 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003a04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	011b      	lsls	r3, r3, #4
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	011b      	lsls	r3, r3, #4
 8003a20:	693a      	ldr	r2, [r7, #16]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	685a      	ldr	r2, [r3, #4]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	697a      	ldr	r2, [r7, #20]
 8003a3e:	621a      	str	r2, [r3, #32]
}
 8003a40:	bf00      	nop
 8003a42:	371c      	adds	r7, #28
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bc80      	pop	{r7}
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop
 8003a4c:	40012c00 	.word	0x40012c00

08003a50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b087      	sub	sp, #28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a1b      	ldr	r3, [r3, #32]
 8003a5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a1b      	ldr	r3, [r3, #32]
 8003a6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	021b      	lsls	r3, r3, #8
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	031b      	lsls	r3, r3, #12
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	4a0f      	ldr	r2, [pc, #60]	; (8003ae8 <TIM_OC4_SetConfig+0x98>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d109      	bne.n	8003ac4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ab6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	695b      	ldr	r3, [r3, #20]
 8003abc:	019b      	lsls	r3, r3, #6
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	697a      	ldr	r2, [r7, #20]
 8003ac8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	68fa      	ldr	r2, [r7, #12]
 8003ace:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685a      	ldr	r2, [r3, #4]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	693a      	ldr	r2, [r7, #16]
 8003adc:	621a      	str	r2, [r3, #32]
}
 8003ade:	bf00      	nop
 8003ae0:	371c      	adds	r7, #28
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bc80      	pop	{r7}
 8003ae6:	4770      	bx	lr
 8003ae8:	40012c00 	.word	0x40012c00

08003aec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b087      	sub	sp, #28
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6a1b      	ldr	r3, [r3, #32]
 8003b02:	f023 0201 	bic.w	r2, r3, #1
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	699b      	ldr	r3, [r3, #24]
 8003b0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	011b      	lsls	r3, r3, #4
 8003b1c:	693a      	ldr	r2, [r7, #16]
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	f023 030a 	bic.w	r3, r3, #10
 8003b28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003b2a:	697a      	ldr	r2, [r7, #20]
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	621a      	str	r2, [r3, #32]
}
 8003b3e:	bf00      	nop
 8003b40:	371c      	adds	r7, #28
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr

08003b48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b087      	sub	sp, #28
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6a1b      	ldr	r3, [r3, #32]
 8003b58:	f023 0210 	bic.w	r2, r3, #16
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b72:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	031b      	lsls	r3, r3, #12
 8003b78:	697a      	ldr	r2, [r7, #20]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b84:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b86:	68bb      	ldr	r3, [r7, #8]
 8003b88:	011b      	lsls	r3, r3, #4
 8003b8a:	693a      	ldr	r2, [r7, #16]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	697a      	ldr	r2, [r7, #20]
 8003b94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	621a      	str	r2, [r3, #32]
}
 8003b9c:	bf00      	nop
 8003b9e:	371c      	adds	r7, #28
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bc80      	pop	{r7}
 8003ba4:	4770      	bx	lr

08003ba6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ba6:	b480      	push	{r7}
 8003ba8:	b085      	sub	sp, #20
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	6078      	str	r0, [r7, #4]
 8003bae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003bbe:	683a      	ldr	r2, [r7, #0]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	f043 0307 	orr.w	r3, r3, #7
 8003bc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	609a      	str	r2, [r3, #8]
}
 8003bd0:	bf00      	nop
 8003bd2:	3714      	adds	r7, #20
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bc80      	pop	{r7}
 8003bd8:	4770      	bx	lr

08003bda <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003bda:	b480      	push	{r7}
 8003bdc:	b087      	sub	sp, #28
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	60f8      	str	r0, [r7, #12]
 8003be2:	60b9      	str	r1, [r7, #8]
 8003be4:	607a      	str	r2, [r7, #4]
 8003be6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003bf4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	021a      	lsls	r2, r3, #8
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	431a      	orrs	r2, r3
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	697a      	ldr	r2, [r7, #20]
 8003c0c:	609a      	str	r2, [r3, #8]
}
 8003c0e:	bf00      	nop
 8003c10:	371c      	adds	r7, #28
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bc80      	pop	{r7}
 8003c16:	4770      	bx	lr

08003c18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b087      	sub	sp, #28
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	60b9      	str	r1, [r7, #8]
 8003c22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	f003 031f 	and.w	r3, r3, #31
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6a1a      	ldr	r2, [r3, #32]
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	43db      	mvns	r3, r3
 8003c3a:	401a      	ands	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6a1a      	ldr	r2, [r3, #32]
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	f003 031f 	and.w	r3, r3, #31
 8003c4a:	6879      	ldr	r1, [r7, #4]
 8003c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c50:	431a      	orrs	r2, r3
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	621a      	str	r2, [r3, #32]
}
 8003c56:	bf00      	nop
 8003c58:	371c      	adds	r7, #28
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bc80      	pop	{r7}
 8003c5e:	4770      	bx	lr

08003c60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d101      	bne.n	8003c78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c74:	2302      	movs	r3, #2
 8003c76:	e046      	b.n	8003d06 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2202      	movs	r2, #2
 8003c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68fa      	ldr	r2, [r7, #12]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a16      	ldr	r2, [pc, #88]	; (8003d10 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d00e      	beq.n	8003cda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cc4:	d009      	beq.n	8003cda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a12      	ldr	r2, [pc, #72]	; (8003d14 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d004      	beq.n	8003cda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a10      	ldr	r2, [pc, #64]	; (8003d18 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d10c      	bne.n	8003cf4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ce0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	68ba      	ldr	r2, [r7, #8]
 8003cf2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d04:	2300      	movs	r3, #0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3714      	adds	r7, #20
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bc80      	pop	{r7}
 8003d0e:	4770      	bx	lr
 8003d10:	40012c00 	.word	0x40012c00
 8003d14:	40000400 	.word	0x40000400
 8003d18:	40000800 	.word	0x40000800

08003d1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bc80      	pop	{r7}
 8003d2c:	4770      	bx	lr

08003d2e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b083      	sub	sp, #12
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d36:	bf00      	nop
 8003d38:	370c      	adds	r7, #12
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bc80      	pop	{r7}
 8003d3e:	4770      	bx	lr

08003d40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e03f      	b.n	8003dd2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d106      	bne.n	8003d6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f7fd ff0e 	bl	8001b88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2224      	movs	r2, #36	; 0x24
 8003d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f000 f905 	bl	8003f94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	691a      	ldr	r2, [r3, #16]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	695a      	ldr	r2, [r3, #20]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003da8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	68da      	ldr	r2, [r3, #12]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003db8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2220      	movs	r2, #32
 8003dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}

08003dda <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dda:	b580      	push	{r7, lr}
 8003ddc:	b08a      	sub	sp, #40	; 0x28
 8003dde:	af02      	add	r7, sp, #8
 8003de0:	60f8      	str	r0, [r7, #12]
 8003de2:	60b9      	str	r1, [r7, #8]
 8003de4:	603b      	str	r3, [r7, #0]
 8003de6:	4613      	mov	r3, r2
 8003de8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003dea:	2300      	movs	r3, #0
 8003dec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	2b20      	cmp	r3, #32
 8003df8:	d17c      	bne.n	8003ef4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d002      	beq.n	8003e06 <HAL_UART_Transmit+0x2c>
 8003e00:	88fb      	ldrh	r3, [r7, #6]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d101      	bne.n	8003e0a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e075      	b.n	8003ef6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d101      	bne.n	8003e18 <HAL_UART_Transmit+0x3e>
 8003e14:	2302      	movs	r3, #2
 8003e16:	e06e      	b.n	8003ef6 <HAL_UART_Transmit+0x11c>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2200      	movs	r2, #0
 8003e24:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2221      	movs	r2, #33	; 0x21
 8003e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e2e:	f7fe f907 	bl	8002040 <HAL_GetTick>
 8003e32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	88fa      	ldrh	r2, [r7, #6]
 8003e38:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	88fa      	ldrh	r2, [r7, #6]
 8003e3e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e48:	d108      	bne.n	8003e5c <HAL_UART_Transmit+0x82>
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d104      	bne.n	8003e5c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003e52:	2300      	movs	r3, #0
 8003e54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	61bb      	str	r3, [r7, #24]
 8003e5a:	e003      	b.n	8003e64 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e60:	2300      	movs	r3, #0
 8003e62:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003e6c:	e02a      	b.n	8003ec4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	9300      	str	r3, [sp, #0]
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	2200      	movs	r2, #0
 8003e76:	2180      	movs	r1, #128	; 0x80
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f000 f840 	bl	8003efe <UART_WaitOnFlagUntilTimeout>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d001      	beq.n	8003e88 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003e84:	2303      	movs	r3, #3
 8003e86:	e036      	b.n	8003ef6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10b      	bne.n	8003ea6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	881b      	ldrh	r3, [r3, #0]
 8003e92:	461a      	mov	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	3302      	adds	r3, #2
 8003ea2:	61bb      	str	r3, [r7, #24]
 8003ea4:	e007      	b.n	8003eb6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ea6:	69fb      	ldr	r3, [r7, #28]
 8003ea8:	781a      	ldrb	r2, [r3, #0]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	3b01      	subs	r3, #1
 8003ebe:	b29a      	uxth	r2, r3
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d1cf      	bne.n	8003e6e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	9300      	str	r3, [sp, #0]
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	2140      	movs	r1, #64	; 0x40
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f000 f810 	bl	8003efe <UART_WaitOnFlagUntilTimeout>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d001      	beq.n	8003ee8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e006      	b.n	8003ef6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2220      	movs	r2, #32
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	e000      	b.n	8003ef6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003ef4:	2302      	movs	r3, #2
  }
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3720      	adds	r7, #32
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}

08003efe <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b084      	sub	sp, #16
 8003f02:	af00      	add	r7, sp, #0
 8003f04:	60f8      	str	r0, [r7, #12]
 8003f06:	60b9      	str	r1, [r7, #8]
 8003f08:	603b      	str	r3, [r7, #0]
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f0e:	e02c      	b.n	8003f6a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f10:	69bb      	ldr	r3, [r7, #24]
 8003f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f16:	d028      	beq.n	8003f6a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d007      	beq.n	8003f2e <UART_WaitOnFlagUntilTimeout+0x30>
 8003f1e:	f7fe f88f 	bl	8002040 <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d21d      	bcs.n	8003f6a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68da      	ldr	r2, [r3, #12]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f3c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	695a      	ldr	r2, [r3, #20]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f022 0201 	bic.w	r2, r2, #1
 8003f4c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2220      	movs	r2, #32
 8003f52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2220      	movs	r2, #32
 8003f5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e00f      	b.n	8003f8a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	4013      	ands	r3, r2
 8003f74:	68ba      	ldr	r2, [r7, #8]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	bf0c      	ite	eq
 8003f7a:	2301      	moveq	r3, #1
 8003f7c:	2300      	movne	r3, #0
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	461a      	mov	r2, r3
 8003f82:	79fb      	ldrb	r3, [r7, #7]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d0c3      	beq.n	8003f10 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
	...

08003f94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	68da      	ldr	r2, [r3, #12]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	689a      	ldr	r2, [r3, #8]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	691b      	ldr	r3, [r3, #16]
 8003fba:	431a      	orrs	r2, r3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003fce:	f023 030c 	bic.w	r3, r3, #12
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	6812      	ldr	r2, [r2, #0]
 8003fd6:	68b9      	ldr	r1, [r7, #8]
 8003fd8:	430b      	orrs	r3, r1
 8003fda:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	699a      	ldr	r2, [r3, #24]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a2c      	ldr	r2, [pc, #176]	; (80040a8 <UART_SetConfig+0x114>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d103      	bne.n	8004004 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003ffc:	f7fe ff10 	bl	8002e20 <HAL_RCC_GetPCLK2Freq>
 8004000:	60f8      	str	r0, [r7, #12]
 8004002:	e002      	b.n	800400a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004004:	f7fe fef8 	bl	8002df8 <HAL_RCC_GetPCLK1Freq>
 8004008:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	4613      	mov	r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	4413      	add	r3, r2
 8004012:	009a      	lsls	r2, r3, #2
 8004014:	441a      	add	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004020:	4a22      	ldr	r2, [pc, #136]	; (80040ac <UART_SetConfig+0x118>)
 8004022:	fba2 2303 	umull	r2, r3, r2, r3
 8004026:	095b      	lsrs	r3, r3, #5
 8004028:	0119      	lsls	r1, r3, #4
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	4613      	mov	r3, r2
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	4413      	add	r3, r2
 8004032:	009a      	lsls	r2, r3, #2
 8004034:	441a      	add	r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004040:	4b1a      	ldr	r3, [pc, #104]	; (80040ac <UART_SetConfig+0x118>)
 8004042:	fba3 0302 	umull	r0, r3, r3, r2
 8004046:	095b      	lsrs	r3, r3, #5
 8004048:	2064      	movs	r0, #100	; 0x64
 800404a:	fb00 f303 	mul.w	r3, r0, r3
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	011b      	lsls	r3, r3, #4
 8004052:	3332      	adds	r3, #50	; 0x32
 8004054:	4a15      	ldr	r2, [pc, #84]	; (80040ac <UART_SetConfig+0x118>)
 8004056:	fba2 2303 	umull	r2, r3, r2, r3
 800405a:	095b      	lsrs	r3, r3, #5
 800405c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004060:	4419      	add	r1, r3
 8004062:	68fa      	ldr	r2, [r7, #12]
 8004064:	4613      	mov	r3, r2
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	4413      	add	r3, r2
 800406a:	009a      	lsls	r2, r3, #2
 800406c:	441a      	add	r2, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	fbb2 f2f3 	udiv	r2, r2, r3
 8004078:	4b0c      	ldr	r3, [pc, #48]	; (80040ac <UART_SetConfig+0x118>)
 800407a:	fba3 0302 	umull	r0, r3, r3, r2
 800407e:	095b      	lsrs	r3, r3, #5
 8004080:	2064      	movs	r0, #100	; 0x64
 8004082:	fb00 f303 	mul.w	r3, r0, r3
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	011b      	lsls	r3, r3, #4
 800408a:	3332      	adds	r3, #50	; 0x32
 800408c:	4a07      	ldr	r2, [pc, #28]	; (80040ac <UART_SetConfig+0x118>)
 800408e:	fba2 2303 	umull	r2, r3, r2, r3
 8004092:	095b      	lsrs	r3, r3, #5
 8004094:	f003 020f 	and.w	r2, r3, #15
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	440a      	add	r2, r1
 800409e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80040a0:	bf00      	nop
 80040a2:	3710      	adds	r7, #16
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd80      	pop	{r7, pc}
 80040a8:	40013800 	.word	0x40013800
 80040ac:	51eb851f 	.word	0x51eb851f

080040b0 <__errno>:
 80040b0:	4b01      	ldr	r3, [pc, #4]	; (80040b8 <__errno+0x8>)
 80040b2:	6818      	ldr	r0, [r3, #0]
 80040b4:	4770      	bx	lr
 80040b6:	bf00      	nop
 80040b8:	20000044 	.word	0x20000044

080040bc <__libc_init_array>:
 80040bc:	b570      	push	{r4, r5, r6, lr}
 80040be:	2600      	movs	r6, #0
 80040c0:	4d0c      	ldr	r5, [pc, #48]	; (80040f4 <__libc_init_array+0x38>)
 80040c2:	4c0d      	ldr	r4, [pc, #52]	; (80040f8 <__libc_init_array+0x3c>)
 80040c4:	1b64      	subs	r4, r4, r5
 80040c6:	10a4      	asrs	r4, r4, #2
 80040c8:	42a6      	cmp	r6, r4
 80040ca:	d109      	bne.n	80040e0 <__libc_init_array+0x24>
 80040cc:	f000 fc5c 	bl	8004988 <_init>
 80040d0:	2600      	movs	r6, #0
 80040d2:	4d0a      	ldr	r5, [pc, #40]	; (80040fc <__libc_init_array+0x40>)
 80040d4:	4c0a      	ldr	r4, [pc, #40]	; (8004100 <__libc_init_array+0x44>)
 80040d6:	1b64      	subs	r4, r4, r5
 80040d8:	10a4      	asrs	r4, r4, #2
 80040da:	42a6      	cmp	r6, r4
 80040dc:	d105      	bne.n	80040ea <__libc_init_array+0x2e>
 80040de:	bd70      	pop	{r4, r5, r6, pc}
 80040e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80040e4:	4798      	blx	r3
 80040e6:	3601      	adds	r6, #1
 80040e8:	e7ee      	b.n	80040c8 <__libc_init_array+0xc>
 80040ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80040ee:	4798      	blx	r3
 80040f0:	3601      	adds	r6, #1
 80040f2:	e7f2      	b.n	80040da <__libc_init_array+0x1e>
 80040f4:	08004a08 	.word	0x08004a08
 80040f8:	08004a08 	.word	0x08004a08
 80040fc:	08004a08 	.word	0x08004a08
 8004100:	08004a0c 	.word	0x08004a0c

08004104 <memset>:
 8004104:	4603      	mov	r3, r0
 8004106:	4402      	add	r2, r0
 8004108:	4293      	cmp	r3, r2
 800410a:	d100      	bne.n	800410e <memset+0xa>
 800410c:	4770      	bx	lr
 800410e:	f803 1b01 	strb.w	r1, [r3], #1
 8004112:	e7f9      	b.n	8004108 <memset+0x4>

08004114 <siprintf>:
 8004114:	b40e      	push	{r1, r2, r3}
 8004116:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800411a:	b500      	push	{lr}
 800411c:	b09c      	sub	sp, #112	; 0x70
 800411e:	ab1d      	add	r3, sp, #116	; 0x74
 8004120:	9002      	str	r0, [sp, #8]
 8004122:	9006      	str	r0, [sp, #24]
 8004124:	9107      	str	r1, [sp, #28]
 8004126:	9104      	str	r1, [sp, #16]
 8004128:	4808      	ldr	r0, [pc, #32]	; (800414c <siprintf+0x38>)
 800412a:	4909      	ldr	r1, [pc, #36]	; (8004150 <siprintf+0x3c>)
 800412c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004130:	9105      	str	r1, [sp, #20]
 8004132:	6800      	ldr	r0, [r0, #0]
 8004134:	a902      	add	r1, sp, #8
 8004136:	9301      	str	r3, [sp, #4]
 8004138:	f000 f868 	bl	800420c <_svfiprintf_r>
 800413c:	2200      	movs	r2, #0
 800413e:	9b02      	ldr	r3, [sp, #8]
 8004140:	701a      	strb	r2, [r3, #0]
 8004142:	b01c      	add	sp, #112	; 0x70
 8004144:	f85d eb04 	ldr.w	lr, [sp], #4
 8004148:	b003      	add	sp, #12
 800414a:	4770      	bx	lr
 800414c:	20000044 	.word	0x20000044
 8004150:	ffff0208 	.word	0xffff0208

08004154 <__ssputs_r>:
 8004154:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004158:	688e      	ldr	r6, [r1, #8]
 800415a:	4682      	mov	sl, r0
 800415c:	429e      	cmp	r6, r3
 800415e:	460c      	mov	r4, r1
 8004160:	4690      	mov	r8, r2
 8004162:	461f      	mov	r7, r3
 8004164:	d838      	bhi.n	80041d8 <__ssputs_r+0x84>
 8004166:	898a      	ldrh	r2, [r1, #12]
 8004168:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800416c:	d032      	beq.n	80041d4 <__ssputs_r+0x80>
 800416e:	6825      	ldr	r5, [r4, #0]
 8004170:	6909      	ldr	r1, [r1, #16]
 8004172:	3301      	adds	r3, #1
 8004174:	eba5 0901 	sub.w	r9, r5, r1
 8004178:	6965      	ldr	r5, [r4, #20]
 800417a:	444b      	add	r3, r9
 800417c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004180:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004184:	106d      	asrs	r5, r5, #1
 8004186:	429d      	cmp	r5, r3
 8004188:	bf38      	it	cc
 800418a:	461d      	movcc	r5, r3
 800418c:	0553      	lsls	r3, r2, #21
 800418e:	d531      	bpl.n	80041f4 <__ssputs_r+0xa0>
 8004190:	4629      	mov	r1, r5
 8004192:	f000 fb53 	bl	800483c <_malloc_r>
 8004196:	4606      	mov	r6, r0
 8004198:	b950      	cbnz	r0, 80041b0 <__ssputs_r+0x5c>
 800419a:	230c      	movs	r3, #12
 800419c:	f04f 30ff 	mov.w	r0, #4294967295
 80041a0:	f8ca 3000 	str.w	r3, [sl]
 80041a4:	89a3      	ldrh	r3, [r4, #12]
 80041a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041aa:	81a3      	strh	r3, [r4, #12]
 80041ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041b0:	464a      	mov	r2, r9
 80041b2:	6921      	ldr	r1, [r4, #16]
 80041b4:	f000 face 	bl	8004754 <memcpy>
 80041b8:	89a3      	ldrh	r3, [r4, #12]
 80041ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80041be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041c2:	81a3      	strh	r3, [r4, #12]
 80041c4:	6126      	str	r6, [r4, #16]
 80041c6:	444e      	add	r6, r9
 80041c8:	6026      	str	r6, [r4, #0]
 80041ca:	463e      	mov	r6, r7
 80041cc:	6165      	str	r5, [r4, #20]
 80041ce:	eba5 0509 	sub.w	r5, r5, r9
 80041d2:	60a5      	str	r5, [r4, #8]
 80041d4:	42be      	cmp	r6, r7
 80041d6:	d900      	bls.n	80041da <__ssputs_r+0x86>
 80041d8:	463e      	mov	r6, r7
 80041da:	4632      	mov	r2, r6
 80041dc:	4641      	mov	r1, r8
 80041de:	6820      	ldr	r0, [r4, #0]
 80041e0:	f000 fac6 	bl	8004770 <memmove>
 80041e4:	68a3      	ldr	r3, [r4, #8]
 80041e6:	6822      	ldr	r2, [r4, #0]
 80041e8:	1b9b      	subs	r3, r3, r6
 80041ea:	4432      	add	r2, r6
 80041ec:	2000      	movs	r0, #0
 80041ee:	60a3      	str	r3, [r4, #8]
 80041f0:	6022      	str	r2, [r4, #0]
 80041f2:	e7db      	b.n	80041ac <__ssputs_r+0x58>
 80041f4:	462a      	mov	r2, r5
 80041f6:	f000 fb7b 	bl	80048f0 <_realloc_r>
 80041fa:	4606      	mov	r6, r0
 80041fc:	2800      	cmp	r0, #0
 80041fe:	d1e1      	bne.n	80041c4 <__ssputs_r+0x70>
 8004200:	4650      	mov	r0, sl
 8004202:	6921      	ldr	r1, [r4, #16]
 8004204:	f000 face 	bl	80047a4 <_free_r>
 8004208:	e7c7      	b.n	800419a <__ssputs_r+0x46>
	...

0800420c <_svfiprintf_r>:
 800420c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004210:	4698      	mov	r8, r3
 8004212:	898b      	ldrh	r3, [r1, #12]
 8004214:	4607      	mov	r7, r0
 8004216:	061b      	lsls	r3, r3, #24
 8004218:	460d      	mov	r5, r1
 800421a:	4614      	mov	r4, r2
 800421c:	b09d      	sub	sp, #116	; 0x74
 800421e:	d50e      	bpl.n	800423e <_svfiprintf_r+0x32>
 8004220:	690b      	ldr	r3, [r1, #16]
 8004222:	b963      	cbnz	r3, 800423e <_svfiprintf_r+0x32>
 8004224:	2140      	movs	r1, #64	; 0x40
 8004226:	f000 fb09 	bl	800483c <_malloc_r>
 800422a:	6028      	str	r0, [r5, #0]
 800422c:	6128      	str	r0, [r5, #16]
 800422e:	b920      	cbnz	r0, 800423a <_svfiprintf_r+0x2e>
 8004230:	230c      	movs	r3, #12
 8004232:	603b      	str	r3, [r7, #0]
 8004234:	f04f 30ff 	mov.w	r0, #4294967295
 8004238:	e0d1      	b.n	80043de <_svfiprintf_r+0x1d2>
 800423a:	2340      	movs	r3, #64	; 0x40
 800423c:	616b      	str	r3, [r5, #20]
 800423e:	2300      	movs	r3, #0
 8004240:	9309      	str	r3, [sp, #36]	; 0x24
 8004242:	2320      	movs	r3, #32
 8004244:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004248:	2330      	movs	r3, #48	; 0x30
 800424a:	f04f 0901 	mov.w	r9, #1
 800424e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004252:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80043f8 <_svfiprintf_r+0x1ec>
 8004256:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800425a:	4623      	mov	r3, r4
 800425c:	469a      	mov	sl, r3
 800425e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004262:	b10a      	cbz	r2, 8004268 <_svfiprintf_r+0x5c>
 8004264:	2a25      	cmp	r2, #37	; 0x25
 8004266:	d1f9      	bne.n	800425c <_svfiprintf_r+0x50>
 8004268:	ebba 0b04 	subs.w	fp, sl, r4
 800426c:	d00b      	beq.n	8004286 <_svfiprintf_r+0x7a>
 800426e:	465b      	mov	r3, fp
 8004270:	4622      	mov	r2, r4
 8004272:	4629      	mov	r1, r5
 8004274:	4638      	mov	r0, r7
 8004276:	f7ff ff6d 	bl	8004154 <__ssputs_r>
 800427a:	3001      	adds	r0, #1
 800427c:	f000 80aa 	beq.w	80043d4 <_svfiprintf_r+0x1c8>
 8004280:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004282:	445a      	add	r2, fp
 8004284:	9209      	str	r2, [sp, #36]	; 0x24
 8004286:	f89a 3000 	ldrb.w	r3, [sl]
 800428a:	2b00      	cmp	r3, #0
 800428c:	f000 80a2 	beq.w	80043d4 <_svfiprintf_r+0x1c8>
 8004290:	2300      	movs	r3, #0
 8004292:	f04f 32ff 	mov.w	r2, #4294967295
 8004296:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800429a:	f10a 0a01 	add.w	sl, sl, #1
 800429e:	9304      	str	r3, [sp, #16]
 80042a0:	9307      	str	r3, [sp, #28]
 80042a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80042a6:	931a      	str	r3, [sp, #104]	; 0x68
 80042a8:	4654      	mov	r4, sl
 80042aa:	2205      	movs	r2, #5
 80042ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042b0:	4851      	ldr	r0, [pc, #324]	; (80043f8 <_svfiprintf_r+0x1ec>)
 80042b2:	f000 fa41 	bl	8004738 <memchr>
 80042b6:	9a04      	ldr	r2, [sp, #16]
 80042b8:	b9d8      	cbnz	r0, 80042f2 <_svfiprintf_r+0xe6>
 80042ba:	06d0      	lsls	r0, r2, #27
 80042bc:	bf44      	itt	mi
 80042be:	2320      	movmi	r3, #32
 80042c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042c4:	0711      	lsls	r1, r2, #28
 80042c6:	bf44      	itt	mi
 80042c8:	232b      	movmi	r3, #43	; 0x2b
 80042ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80042ce:	f89a 3000 	ldrb.w	r3, [sl]
 80042d2:	2b2a      	cmp	r3, #42	; 0x2a
 80042d4:	d015      	beq.n	8004302 <_svfiprintf_r+0xf6>
 80042d6:	4654      	mov	r4, sl
 80042d8:	2000      	movs	r0, #0
 80042da:	f04f 0c0a 	mov.w	ip, #10
 80042de:	9a07      	ldr	r2, [sp, #28]
 80042e0:	4621      	mov	r1, r4
 80042e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042e6:	3b30      	subs	r3, #48	; 0x30
 80042e8:	2b09      	cmp	r3, #9
 80042ea:	d94e      	bls.n	800438a <_svfiprintf_r+0x17e>
 80042ec:	b1b0      	cbz	r0, 800431c <_svfiprintf_r+0x110>
 80042ee:	9207      	str	r2, [sp, #28]
 80042f0:	e014      	b.n	800431c <_svfiprintf_r+0x110>
 80042f2:	eba0 0308 	sub.w	r3, r0, r8
 80042f6:	fa09 f303 	lsl.w	r3, r9, r3
 80042fa:	4313      	orrs	r3, r2
 80042fc:	46a2      	mov	sl, r4
 80042fe:	9304      	str	r3, [sp, #16]
 8004300:	e7d2      	b.n	80042a8 <_svfiprintf_r+0x9c>
 8004302:	9b03      	ldr	r3, [sp, #12]
 8004304:	1d19      	adds	r1, r3, #4
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	9103      	str	r1, [sp, #12]
 800430a:	2b00      	cmp	r3, #0
 800430c:	bfbb      	ittet	lt
 800430e:	425b      	neglt	r3, r3
 8004310:	f042 0202 	orrlt.w	r2, r2, #2
 8004314:	9307      	strge	r3, [sp, #28]
 8004316:	9307      	strlt	r3, [sp, #28]
 8004318:	bfb8      	it	lt
 800431a:	9204      	strlt	r2, [sp, #16]
 800431c:	7823      	ldrb	r3, [r4, #0]
 800431e:	2b2e      	cmp	r3, #46	; 0x2e
 8004320:	d10c      	bne.n	800433c <_svfiprintf_r+0x130>
 8004322:	7863      	ldrb	r3, [r4, #1]
 8004324:	2b2a      	cmp	r3, #42	; 0x2a
 8004326:	d135      	bne.n	8004394 <_svfiprintf_r+0x188>
 8004328:	9b03      	ldr	r3, [sp, #12]
 800432a:	3402      	adds	r4, #2
 800432c:	1d1a      	adds	r2, r3, #4
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	9203      	str	r2, [sp, #12]
 8004332:	2b00      	cmp	r3, #0
 8004334:	bfb8      	it	lt
 8004336:	f04f 33ff 	movlt.w	r3, #4294967295
 800433a:	9305      	str	r3, [sp, #20]
 800433c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004408 <_svfiprintf_r+0x1fc>
 8004340:	2203      	movs	r2, #3
 8004342:	4650      	mov	r0, sl
 8004344:	7821      	ldrb	r1, [r4, #0]
 8004346:	f000 f9f7 	bl	8004738 <memchr>
 800434a:	b140      	cbz	r0, 800435e <_svfiprintf_r+0x152>
 800434c:	2340      	movs	r3, #64	; 0x40
 800434e:	eba0 000a 	sub.w	r0, r0, sl
 8004352:	fa03 f000 	lsl.w	r0, r3, r0
 8004356:	9b04      	ldr	r3, [sp, #16]
 8004358:	3401      	adds	r4, #1
 800435a:	4303      	orrs	r3, r0
 800435c:	9304      	str	r3, [sp, #16]
 800435e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004362:	2206      	movs	r2, #6
 8004364:	4825      	ldr	r0, [pc, #148]	; (80043fc <_svfiprintf_r+0x1f0>)
 8004366:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800436a:	f000 f9e5 	bl	8004738 <memchr>
 800436e:	2800      	cmp	r0, #0
 8004370:	d038      	beq.n	80043e4 <_svfiprintf_r+0x1d8>
 8004372:	4b23      	ldr	r3, [pc, #140]	; (8004400 <_svfiprintf_r+0x1f4>)
 8004374:	bb1b      	cbnz	r3, 80043be <_svfiprintf_r+0x1b2>
 8004376:	9b03      	ldr	r3, [sp, #12]
 8004378:	3307      	adds	r3, #7
 800437a:	f023 0307 	bic.w	r3, r3, #7
 800437e:	3308      	adds	r3, #8
 8004380:	9303      	str	r3, [sp, #12]
 8004382:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004384:	4433      	add	r3, r6
 8004386:	9309      	str	r3, [sp, #36]	; 0x24
 8004388:	e767      	b.n	800425a <_svfiprintf_r+0x4e>
 800438a:	460c      	mov	r4, r1
 800438c:	2001      	movs	r0, #1
 800438e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004392:	e7a5      	b.n	80042e0 <_svfiprintf_r+0xd4>
 8004394:	2300      	movs	r3, #0
 8004396:	f04f 0c0a 	mov.w	ip, #10
 800439a:	4619      	mov	r1, r3
 800439c:	3401      	adds	r4, #1
 800439e:	9305      	str	r3, [sp, #20]
 80043a0:	4620      	mov	r0, r4
 80043a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80043a6:	3a30      	subs	r2, #48	; 0x30
 80043a8:	2a09      	cmp	r2, #9
 80043aa:	d903      	bls.n	80043b4 <_svfiprintf_r+0x1a8>
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d0c5      	beq.n	800433c <_svfiprintf_r+0x130>
 80043b0:	9105      	str	r1, [sp, #20]
 80043b2:	e7c3      	b.n	800433c <_svfiprintf_r+0x130>
 80043b4:	4604      	mov	r4, r0
 80043b6:	2301      	movs	r3, #1
 80043b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80043bc:	e7f0      	b.n	80043a0 <_svfiprintf_r+0x194>
 80043be:	ab03      	add	r3, sp, #12
 80043c0:	9300      	str	r3, [sp, #0]
 80043c2:	462a      	mov	r2, r5
 80043c4:	4638      	mov	r0, r7
 80043c6:	4b0f      	ldr	r3, [pc, #60]	; (8004404 <_svfiprintf_r+0x1f8>)
 80043c8:	a904      	add	r1, sp, #16
 80043ca:	f3af 8000 	nop.w
 80043ce:	1c42      	adds	r2, r0, #1
 80043d0:	4606      	mov	r6, r0
 80043d2:	d1d6      	bne.n	8004382 <_svfiprintf_r+0x176>
 80043d4:	89ab      	ldrh	r3, [r5, #12]
 80043d6:	065b      	lsls	r3, r3, #25
 80043d8:	f53f af2c 	bmi.w	8004234 <_svfiprintf_r+0x28>
 80043dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80043de:	b01d      	add	sp, #116	; 0x74
 80043e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043e4:	ab03      	add	r3, sp, #12
 80043e6:	9300      	str	r3, [sp, #0]
 80043e8:	462a      	mov	r2, r5
 80043ea:	4638      	mov	r0, r7
 80043ec:	4b05      	ldr	r3, [pc, #20]	; (8004404 <_svfiprintf_r+0x1f8>)
 80043ee:	a904      	add	r1, sp, #16
 80043f0:	f000 f87c 	bl	80044ec <_printf_i>
 80043f4:	e7eb      	b.n	80043ce <_svfiprintf_r+0x1c2>
 80043f6:	bf00      	nop
 80043f8:	080049d4 	.word	0x080049d4
 80043fc:	080049de 	.word	0x080049de
 8004400:	00000000 	.word	0x00000000
 8004404:	08004155 	.word	0x08004155
 8004408:	080049da 	.word	0x080049da

0800440c <_printf_common>:
 800440c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004410:	4616      	mov	r6, r2
 8004412:	4699      	mov	r9, r3
 8004414:	688a      	ldr	r2, [r1, #8]
 8004416:	690b      	ldr	r3, [r1, #16]
 8004418:	4607      	mov	r7, r0
 800441a:	4293      	cmp	r3, r2
 800441c:	bfb8      	it	lt
 800441e:	4613      	movlt	r3, r2
 8004420:	6033      	str	r3, [r6, #0]
 8004422:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004426:	460c      	mov	r4, r1
 8004428:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800442c:	b10a      	cbz	r2, 8004432 <_printf_common+0x26>
 800442e:	3301      	adds	r3, #1
 8004430:	6033      	str	r3, [r6, #0]
 8004432:	6823      	ldr	r3, [r4, #0]
 8004434:	0699      	lsls	r1, r3, #26
 8004436:	bf42      	ittt	mi
 8004438:	6833      	ldrmi	r3, [r6, #0]
 800443a:	3302      	addmi	r3, #2
 800443c:	6033      	strmi	r3, [r6, #0]
 800443e:	6825      	ldr	r5, [r4, #0]
 8004440:	f015 0506 	ands.w	r5, r5, #6
 8004444:	d106      	bne.n	8004454 <_printf_common+0x48>
 8004446:	f104 0a19 	add.w	sl, r4, #25
 800444a:	68e3      	ldr	r3, [r4, #12]
 800444c:	6832      	ldr	r2, [r6, #0]
 800444e:	1a9b      	subs	r3, r3, r2
 8004450:	42ab      	cmp	r3, r5
 8004452:	dc28      	bgt.n	80044a6 <_printf_common+0x9a>
 8004454:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004458:	1e13      	subs	r3, r2, #0
 800445a:	6822      	ldr	r2, [r4, #0]
 800445c:	bf18      	it	ne
 800445e:	2301      	movne	r3, #1
 8004460:	0692      	lsls	r2, r2, #26
 8004462:	d42d      	bmi.n	80044c0 <_printf_common+0xb4>
 8004464:	4649      	mov	r1, r9
 8004466:	4638      	mov	r0, r7
 8004468:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800446c:	47c0      	blx	r8
 800446e:	3001      	adds	r0, #1
 8004470:	d020      	beq.n	80044b4 <_printf_common+0xa8>
 8004472:	6823      	ldr	r3, [r4, #0]
 8004474:	68e5      	ldr	r5, [r4, #12]
 8004476:	f003 0306 	and.w	r3, r3, #6
 800447a:	2b04      	cmp	r3, #4
 800447c:	bf18      	it	ne
 800447e:	2500      	movne	r5, #0
 8004480:	6832      	ldr	r2, [r6, #0]
 8004482:	f04f 0600 	mov.w	r6, #0
 8004486:	68a3      	ldr	r3, [r4, #8]
 8004488:	bf08      	it	eq
 800448a:	1aad      	subeq	r5, r5, r2
 800448c:	6922      	ldr	r2, [r4, #16]
 800448e:	bf08      	it	eq
 8004490:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004494:	4293      	cmp	r3, r2
 8004496:	bfc4      	itt	gt
 8004498:	1a9b      	subgt	r3, r3, r2
 800449a:	18ed      	addgt	r5, r5, r3
 800449c:	341a      	adds	r4, #26
 800449e:	42b5      	cmp	r5, r6
 80044a0:	d11a      	bne.n	80044d8 <_printf_common+0xcc>
 80044a2:	2000      	movs	r0, #0
 80044a4:	e008      	b.n	80044b8 <_printf_common+0xac>
 80044a6:	2301      	movs	r3, #1
 80044a8:	4652      	mov	r2, sl
 80044aa:	4649      	mov	r1, r9
 80044ac:	4638      	mov	r0, r7
 80044ae:	47c0      	blx	r8
 80044b0:	3001      	adds	r0, #1
 80044b2:	d103      	bne.n	80044bc <_printf_common+0xb0>
 80044b4:	f04f 30ff 	mov.w	r0, #4294967295
 80044b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044bc:	3501      	adds	r5, #1
 80044be:	e7c4      	b.n	800444a <_printf_common+0x3e>
 80044c0:	2030      	movs	r0, #48	; 0x30
 80044c2:	18e1      	adds	r1, r4, r3
 80044c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80044c8:	1c5a      	adds	r2, r3, #1
 80044ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044ce:	4422      	add	r2, r4
 80044d0:	3302      	adds	r3, #2
 80044d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044d6:	e7c5      	b.n	8004464 <_printf_common+0x58>
 80044d8:	2301      	movs	r3, #1
 80044da:	4622      	mov	r2, r4
 80044dc:	4649      	mov	r1, r9
 80044de:	4638      	mov	r0, r7
 80044e0:	47c0      	blx	r8
 80044e2:	3001      	adds	r0, #1
 80044e4:	d0e6      	beq.n	80044b4 <_printf_common+0xa8>
 80044e6:	3601      	adds	r6, #1
 80044e8:	e7d9      	b.n	800449e <_printf_common+0x92>
	...

080044ec <_printf_i>:
 80044ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044f0:	460c      	mov	r4, r1
 80044f2:	7e27      	ldrb	r7, [r4, #24]
 80044f4:	4691      	mov	r9, r2
 80044f6:	2f78      	cmp	r7, #120	; 0x78
 80044f8:	4680      	mov	r8, r0
 80044fa:	469a      	mov	sl, r3
 80044fc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80044fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004502:	d807      	bhi.n	8004514 <_printf_i+0x28>
 8004504:	2f62      	cmp	r7, #98	; 0x62
 8004506:	d80a      	bhi.n	800451e <_printf_i+0x32>
 8004508:	2f00      	cmp	r7, #0
 800450a:	f000 80d9 	beq.w	80046c0 <_printf_i+0x1d4>
 800450e:	2f58      	cmp	r7, #88	; 0x58
 8004510:	f000 80a4 	beq.w	800465c <_printf_i+0x170>
 8004514:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004518:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800451c:	e03a      	b.n	8004594 <_printf_i+0xa8>
 800451e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004522:	2b15      	cmp	r3, #21
 8004524:	d8f6      	bhi.n	8004514 <_printf_i+0x28>
 8004526:	a001      	add	r0, pc, #4	; (adr r0, 800452c <_printf_i+0x40>)
 8004528:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800452c:	08004585 	.word	0x08004585
 8004530:	08004599 	.word	0x08004599
 8004534:	08004515 	.word	0x08004515
 8004538:	08004515 	.word	0x08004515
 800453c:	08004515 	.word	0x08004515
 8004540:	08004515 	.word	0x08004515
 8004544:	08004599 	.word	0x08004599
 8004548:	08004515 	.word	0x08004515
 800454c:	08004515 	.word	0x08004515
 8004550:	08004515 	.word	0x08004515
 8004554:	08004515 	.word	0x08004515
 8004558:	080046a7 	.word	0x080046a7
 800455c:	080045c9 	.word	0x080045c9
 8004560:	08004689 	.word	0x08004689
 8004564:	08004515 	.word	0x08004515
 8004568:	08004515 	.word	0x08004515
 800456c:	080046c9 	.word	0x080046c9
 8004570:	08004515 	.word	0x08004515
 8004574:	080045c9 	.word	0x080045c9
 8004578:	08004515 	.word	0x08004515
 800457c:	08004515 	.word	0x08004515
 8004580:	08004691 	.word	0x08004691
 8004584:	680b      	ldr	r3, [r1, #0]
 8004586:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800458a:	1d1a      	adds	r2, r3, #4
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	600a      	str	r2, [r1, #0]
 8004590:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004594:	2301      	movs	r3, #1
 8004596:	e0a4      	b.n	80046e2 <_printf_i+0x1f6>
 8004598:	6825      	ldr	r5, [r4, #0]
 800459a:	6808      	ldr	r0, [r1, #0]
 800459c:	062e      	lsls	r6, r5, #24
 800459e:	f100 0304 	add.w	r3, r0, #4
 80045a2:	d50a      	bpl.n	80045ba <_printf_i+0xce>
 80045a4:	6805      	ldr	r5, [r0, #0]
 80045a6:	600b      	str	r3, [r1, #0]
 80045a8:	2d00      	cmp	r5, #0
 80045aa:	da03      	bge.n	80045b4 <_printf_i+0xc8>
 80045ac:	232d      	movs	r3, #45	; 0x2d
 80045ae:	426d      	negs	r5, r5
 80045b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045b4:	230a      	movs	r3, #10
 80045b6:	485e      	ldr	r0, [pc, #376]	; (8004730 <_printf_i+0x244>)
 80045b8:	e019      	b.n	80045ee <_printf_i+0x102>
 80045ba:	f015 0f40 	tst.w	r5, #64	; 0x40
 80045be:	6805      	ldr	r5, [r0, #0]
 80045c0:	600b      	str	r3, [r1, #0]
 80045c2:	bf18      	it	ne
 80045c4:	b22d      	sxthne	r5, r5
 80045c6:	e7ef      	b.n	80045a8 <_printf_i+0xbc>
 80045c8:	680b      	ldr	r3, [r1, #0]
 80045ca:	6825      	ldr	r5, [r4, #0]
 80045cc:	1d18      	adds	r0, r3, #4
 80045ce:	6008      	str	r0, [r1, #0]
 80045d0:	0628      	lsls	r0, r5, #24
 80045d2:	d501      	bpl.n	80045d8 <_printf_i+0xec>
 80045d4:	681d      	ldr	r5, [r3, #0]
 80045d6:	e002      	b.n	80045de <_printf_i+0xf2>
 80045d8:	0669      	lsls	r1, r5, #25
 80045da:	d5fb      	bpl.n	80045d4 <_printf_i+0xe8>
 80045dc:	881d      	ldrh	r5, [r3, #0]
 80045de:	2f6f      	cmp	r7, #111	; 0x6f
 80045e0:	bf0c      	ite	eq
 80045e2:	2308      	moveq	r3, #8
 80045e4:	230a      	movne	r3, #10
 80045e6:	4852      	ldr	r0, [pc, #328]	; (8004730 <_printf_i+0x244>)
 80045e8:	2100      	movs	r1, #0
 80045ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045ee:	6866      	ldr	r6, [r4, #4]
 80045f0:	2e00      	cmp	r6, #0
 80045f2:	bfa8      	it	ge
 80045f4:	6821      	ldrge	r1, [r4, #0]
 80045f6:	60a6      	str	r6, [r4, #8]
 80045f8:	bfa4      	itt	ge
 80045fa:	f021 0104 	bicge.w	r1, r1, #4
 80045fe:	6021      	strge	r1, [r4, #0]
 8004600:	b90d      	cbnz	r5, 8004606 <_printf_i+0x11a>
 8004602:	2e00      	cmp	r6, #0
 8004604:	d04d      	beq.n	80046a2 <_printf_i+0x1b6>
 8004606:	4616      	mov	r6, r2
 8004608:	fbb5 f1f3 	udiv	r1, r5, r3
 800460c:	fb03 5711 	mls	r7, r3, r1, r5
 8004610:	5dc7      	ldrb	r7, [r0, r7]
 8004612:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004616:	462f      	mov	r7, r5
 8004618:	42bb      	cmp	r3, r7
 800461a:	460d      	mov	r5, r1
 800461c:	d9f4      	bls.n	8004608 <_printf_i+0x11c>
 800461e:	2b08      	cmp	r3, #8
 8004620:	d10b      	bne.n	800463a <_printf_i+0x14e>
 8004622:	6823      	ldr	r3, [r4, #0]
 8004624:	07df      	lsls	r7, r3, #31
 8004626:	d508      	bpl.n	800463a <_printf_i+0x14e>
 8004628:	6923      	ldr	r3, [r4, #16]
 800462a:	6861      	ldr	r1, [r4, #4]
 800462c:	4299      	cmp	r1, r3
 800462e:	bfde      	ittt	le
 8004630:	2330      	movle	r3, #48	; 0x30
 8004632:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004636:	f106 36ff 	addle.w	r6, r6, #4294967295
 800463a:	1b92      	subs	r2, r2, r6
 800463c:	6122      	str	r2, [r4, #16]
 800463e:	464b      	mov	r3, r9
 8004640:	4621      	mov	r1, r4
 8004642:	4640      	mov	r0, r8
 8004644:	f8cd a000 	str.w	sl, [sp]
 8004648:	aa03      	add	r2, sp, #12
 800464a:	f7ff fedf 	bl	800440c <_printf_common>
 800464e:	3001      	adds	r0, #1
 8004650:	d14c      	bne.n	80046ec <_printf_i+0x200>
 8004652:	f04f 30ff 	mov.w	r0, #4294967295
 8004656:	b004      	add	sp, #16
 8004658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800465c:	4834      	ldr	r0, [pc, #208]	; (8004730 <_printf_i+0x244>)
 800465e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004662:	680e      	ldr	r6, [r1, #0]
 8004664:	6823      	ldr	r3, [r4, #0]
 8004666:	f856 5b04 	ldr.w	r5, [r6], #4
 800466a:	061f      	lsls	r7, r3, #24
 800466c:	600e      	str	r6, [r1, #0]
 800466e:	d514      	bpl.n	800469a <_printf_i+0x1ae>
 8004670:	07d9      	lsls	r1, r3, #31
 8004672:	bf44      	itt	mi
 8004674:	f043 0320 	orrmi.w	r3, r3, #32
 8004678:	6023      	strmi	r3, [r4, #0]
 800467a:	b91d      	cbnz	r5, 8004684 <_printf_i+0x198>
 800467c:	6823      	ldr	r3, [r4, #0]
 800467e:	f023 0320 	bic.w	r3, r3, #32
 8004682:	6023      	str	r3, [r4, #0]
 8004684:	2310      	movs	r3, #16
 8004686:	e7af      	b.n	80045e8 <_printf_i+0xfc>
 8004688:	6823      	ldr	r3, [r4, #0]
 800468a:	f043 0320 	orr.w	r3, r3, #32
 800468e:	6023      	str	r3, [r4, #0]
 8004690:	2378      	movs	r3, #120	; 0x78
 8004692:	4828      	ldr	r0, [pc, #160]	; (8004734 <_printf_i+0x248>)
 8004694:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004698:	e7e3      	b.n	8004662 <_printf_i+0x176>
 800469a:	065e      	lsls	r6, r3, #25
 800469c:	bf48      	it	mi
 800469e:	b2ad      	uxthmi	r5, r5
 80046a0:	e7e6      	b.n	8004670 <_printf_i+0x184>
 80046a2:	4616      	mov	r6, r2
 80046a4:	e7bb      	b.n	800461e <_printf_i+0x132>
 80046a6:	680b      	ldr	r3, [r1, #0]
 80046a8:	6826      	ldr	r6, [r4, #0]
 80046aa:	1d1d      	adds	r5, r3, #4
 80046ac:	6960      	ldr	r0, [r4, #20]
 80046ae:	600d      	str	r5, [r1, #0]
 80046b0:	0635      	lsls	r5, r6, #24
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	d501      	bpl.n	80046ba <_printf_i+0x1ce>
 80046b6:	6018      	str	r0, [r3, #0]
 80046b8:	e002      	b.n	80046c0 <_printf_i+0x1d4>
 80046ba:	0671      	lsls	r1, r6, #25
 80046bc:	d5fb      	bpl.n	80046b6 <_printf_i+0x1ca>
 80046be:	8018      	strh	r0, [r3, #0]
 80046c0:	2300      	movs	r3, #0
 80046c2:	4616      	mov	r6, r2
 80046c4:	6123      	str	r3, [r4, #16]
 80046c6:	e7ba      	b.n	800463e <_printf_i+0x152>
 80046c8:	680b      	ldr	r3, [r1, #0]
 80046ca:	1d1a      	adds	r2, r3, #4
 80046cc:	600a      	str	r2, [r1, #0]
 80046ce:	681e      	ldr	r6, [r3, #0]
 80046d0:	2100      	movs	r1, #0
 80046d2:	4630      	mov	r0, r6
 80046d4:	6862      	ldr	r2, [r4, #4]
 80046d6:	f000 f82f 	bl	8004738 <memchr>
 80046da:	b108      	cbz	r0, 80046e0 <_printf_i+0x1f4>
 80046dc:	1b80      	subs	r0, r0, r6
 80046de:	6060      	str	r0, [r4, #4]
 80046e0:	6863      	ldr	r3, [r4, #4]
 80046e2:	6123      	str	r3, [r4, #16]
 80046e4:	2300      	movs	r3, #0
 80046e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046ea:	e7a8      	b.n	800463e <_printf_i+0x152>
 80046ec:	4632      	mov	r2, r6
 80046ee:	4649      	mov	r1, r9
 80046f0:	4640      	mov	r0, r8
 80046f2:	6923      	ldr	r3, [r4, #16]
 80046f4:	47d0      	blx	sl
 80046f6:	3001      	adds	r0, #1
 80046f8:	d0ab      	beq.n	8004652 <_printf_i+0x166>
 80046fa:	6823      	ldr	r3, [r4, #0]
 80046fc:	079b      	lsls	r3, r3, #30
 80046fe:	d413      	bmi.n	8004728 <_printf_i+0x23c>
 8004700:	68e0      	ldr	r0, [r4, #12]
 8004702:	9b03      	ldr	r3, [sp, #12]
 8004704:	4298      	cmp	r0, r3
 8004706:	bfb8      	it	lt
 8004708:	4618      	movlt	r0, r3
 800470a:	e7a4      	b.n	8004656 <_printf_i+0x16a>
 800470c:	2301      	movs	r3, #1
 800470e:	4632      	mov	r2, r6
 8004710:	4649      	mov	r1, r9
 8004712:	4640      	mov	r0, r8
 8004714:	47d0      	blx	sl
 8004716:	3001      	adds	r0, #1
 8004718:	d09b      	beq.n	8004652 <_printf_i+0x166>
 800471a:	3501      	adds	r5, #1
 800471c:	68e3      	ldr	r3, [r4, #12]
 800471e:	9903      	ldr	r1, [sp, #12]
 8004720:	1a5b      	subs	r3, r3, r1
 8004722:	42ab      	cmp	r3, r5
 8004724:	dcf2      	bgt.n	800470c <_printf_i+0x220>
 8004726:	e7eb      	b.n	8004700 <_printf_i+0x214>
 8004728:	2500      	movs	r5, #0
 800472a:	f104 0619 	add.w	r6, r4, #25
 800472e:	e7f5      	b.n	800471c <_printf_i+0x230>
 8004730:	080049e5 	.word	0x080049e5
 8004734:	080049f6 	.word	0x080049f6

08004738 <memchr>:
 8004738:	4603      	mov	r3, r0
 800473a:	b510      	push	{r4, lr}
 800473c:	b2c9      	uxtb	r1, r1
 800473e:	4402      	add	r2, r0
 8004740:	4293      	cmp	r3, r2
 8004742:	4618      	mov	r0, r3
 8004744:	d101      	bne.n	800474a <memchr+0x12>
 8004746:	2000      	movs	r0, #0
 8004748:	e003      	b.n	8004752 <memchr+0x1a>
 800474a:	7804      	ldrb	r4, [r0, #0]
 800474c:	3301      	adds	r3, #1
 800474e:	428c      	cmp	r4, r1
 8004750:	d1f6      	bne.n	8004740 <memchr+0x8>
 8004752:	bd10      	pop	{r4, pc}

08004754 <memcpy>:
 8004754:	440a      	add	r2, r1
 8004756:	4291      	cmp	r1, r2
 8004758:	f100 33ff 	add.w	r3, r0, #4294967295
 800475c:	d100      	bne.n	8004760 <memcpy+0xc>
 800475e:	4770      	bx	lr
 8004760:	b510      	push	{r4, lr}
 8004762:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004766:	4291      	cmp	r1, r2
 8004768:	f803 4f01 	strb.w	r4, [r3, #1]!
 800476c:	d1f9      	bne.n	8004762 <memcpy+0xe>
 800476e:	bd10      	pop	{r4, pc}

08004770 <memmove>:
 8004770:	4288      	cmp	r0, r1
 8004772:	b510      	push	{r4, lr}
 8004774:	eb01 0402 	add.w	r4, r1, r2
 8004778:	d902      	bls.n	8004780 <memmove+0x10>
 800477a:	4284      	cmp	r4, r0
 800477c:	4623      	mov	r3, r4
 800477e:	d807      	bhi.n	8004790 <memmove+0x20>
 8004780:	1e43      	subs	r3, r0, #1
 8004782:	42a1      	cmp	r1, r4
 8004784:	d008      	beq.n	8004798 <memmove+0x28>
 8004786:	f811 2b01 	ldrb.w	r2, [r1], #1
 800478a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800478e:	e7f8      	b.n	8004782 <memmove+0x12>
 8004790:	4601      	mov	r1, r0
 8004792:	4402      	add	r2, r0
 8004794:	428a      	cmp	r2, r1
 8004796:	d100      	bne.n	800479a <memmove+0x2a>
 8004798:	bd10      	pop	{r4, pc}
 800479a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800479e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80047a2:	e7f7      	b.n	8004794 <memmove+0x24>

080047a4 <_free_r>:
 80047a4:	b538      	push	{r3, r4, r5, lr}
 80047a6:	4605      	mov	r5, r0
 80047a8:	2900      	cmp	r1, #0
 80047aa:	d043      	beq.n	8004834 <_free_r+0x90>
 80047ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047b0:	1f0c      	subs	r4, r1, #4
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	bfb8      	it	lt
 80047b6:	18e4      	addlt	r4, r4, r3
 80047b8:	f000 f8d0 	bl	800495c <__malloc_lock>
 80047bc:	4a1e      	ldr	r2, [pc, #120]	; (8004838 <_free_r+0x94>)
 80047be:	6813      	ldr	r3, [r2, #0]
 80047c0:	4610      	mov	r0, r2
 80047c2:	b933      	cbnz	r3, 80047d2 <_free_r+0x2e>
 80047c4:	6063      	str	r3, [r4, #4]
 80047c6:	6014      	str	r4, [r2, #0]
 80047c8:	4628      	mov	r0, r5
 80047ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047ce:	f000 b8cb 	b.w	8004968 <__malloc_unlock>
 80047d2:	42a3      	cmp	r3, r4
 80047d4:	d90a      	bls.n	80047ec <_free_r+0x48>
 80047d6:	6821      	ldr	r1, [r4, #0]
 80047d8:	1862      	adds	r2, r4, r1
 80047da:	4293      	cmp	r3, r2
 80047dc:	bf01      	itttt	eq
 80047de:	681a      	ldreq	r2, [r3, #0]
 80047e0:	685b      	ldreq	r3, [r3, #4]
 80047e2:	1852      	addeq	r2, r2, r1
 80047e4:	6022      	streq	r2, [r4, #0]
 80047e6:	6063      	str	r3, [r4, #4]
 80047e8:	6004      	str	r4, [r0, #0]
 80047ea:	e7ed      	b.n	80047c8 <_free_r+0x24>
 80047ec:	461a      	mov	r2, r3
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	b10b      	cbz	r3, 80047f6 <_free_r+0x52>
 80047f2:	42a3      	cmp	r3, r4
 80047f4:	d9fa      	bls.n	80047ec <_free_r+0x48>
 80047f6:	6811      	ldr	r1, [r2, #0]
 80047f8:	1850      	adds	r0, r2, r1
 80047fa:	42a0      	cmp	r0, r4
 80047fc:	d10b      	bne.n	8004816 <_free_r+0x72>
 80047fe:	6820      	ldr	r0, [r4, #0]
 8004800:	4401      	add	r1, r0
 8004802:	1850      	adds	r0, r2, r1
 8004804:	4283      	cmp	r3, r0
 8004806:	6011      	str	r1, [r2, #0]
 8004808:	d1de      	bne.n	80047c8 <_free_r+0x24>
 800480a:	6818      	ldr	r0, [r3, #0]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	4401      	add	r1, r0
 8004810:	6011      	str	r1, [r2, #0]
 8004812:	6053      	str	r3, [r2, #4]
 8004814:	e7d8      	b.n	80047c8 <_free_r+0x24>
 8004816:	d902      	bls.n	800481e <_free_r+0x7a>
 8004818:	230c      	movs	r3, #12
 800481a:	602b      	str	r3, [r5, #0]
 800481c:	e7d4      	b.n	80047c8 <_free_r+0x24>
 800481e:	6820      	ldr	r0, [r4, #0]
 8004820:	1821      	adds	r1, r4, r0
 8004822:	428b      	cmp	r3, r1
 8004824:	bf01      	itttt	eq
 8004826:	6819      	ldreq	r1, [r3, #0]
 8004828:	685b      	ldreq	r3, [r3, #4]
 800482a:	1809      	addeq	r1, r1, r0
 800482c:	6021      	streq	r1, [r4, #0]
 800482e:	6063      	str	r3, [r4, #4]
 8004830:	6054      	str	r4, [r2, #4]
 8004832:	e7c9      	b.n	80047c8 <_free_r+0x24>
 8004834:	bd38      	pop	{r3, r4, r5, pc}
 8004836:	bf00      	nop
 8004838:	20000148 	.word	0x20000148

0800483c <_malloc_r>:
 800483c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800483e:	1ccd      	adds	r5, r1, #3
 8004840:	f025 0503 	bic.w	r5, r5, #3
 8004844:	3508      	adds	r5, #8
 8004846:	2d0c      	cmp	r5, #12
 8004848:	bf38      	it	cc
 800484a:	250c      	movcc	r5, #12
 800484c:	2d00      	cmp	r5, #0
 800484e:	4606      	mov	r6, r0
 8004850:	db01      	blt.n	8004856 <_malloc_r+0x1a>
 8004852:	42a9      	cmp	r1, r5
 8004854:	d903      	bls.n	800485e <_malloc_r+0x22>
 8004856:	230c      	movs	r3, #12
 8004858:	6033      	str	r3, [r6, #0]
 800485a:	2000      	movs	r0, #0
 800485c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800485e:	f000 f87d 	bl	800495c <__malloc_lock>
 8004862:	4921      	ldr	r1, [pc, #132]	; (80048e8 <_malloc_r+0xac>)
 8004864:	680a      	ldr	r2, [r1, #0]
 8004866:	4614      	mov	r4, r2
 8004868:	b99c      	cbnz	r4, 8004892 <_malloc_r+0x56>
 800486a:	4f20      	ldr	r7, [pc, #128]	; (80048ec <_malloc_r+0xb0>)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	b923      	cbnz	r3, 800487a <_malloc_r+0x3e>
 8004870:	4621      	mov	r1, r4
 8004872:	4630      	mov	r0, r6
 8004874:	f000 f862 	bl	800493c <_sbrk_r>
 8004878:	6038      	str	r0, [r7, #0]
 800487a:	4629      	mov	r1, r5
 800487c:	4630      	mov	r0, r6
 800487e:	f000 f85d 	bl	800493c <_sbrk_r>
 8004882:	1c43      	adds	r3, r0, #1
 8004884:	d123      	bne.n	80048ce <_malloc_r+0x92>
 8004886:	230c      	movs	r3, #12
 8004888:	4630      	mov	r0, r6
 800488a:	6033      	str	r3, [r6, #0]
 800488c:	f000 f86c 	bl	8004968 <__malloc_unlock>
 8004890:	e7e3      	b.n	800485a <_malloc_r+0x1e>
 8004892:	6823      	ldr	r3, [r4, #0]
 8004894:	1b5b      	subs	r3, r3, r5
 8004896:	d417      	bmi.n	80048c8 <_malloc_r+0x8c>
 8004898:	2b0b      	cmp	r3, #11
 800489a:	d903      	bls.n	80048a4 <_malloc_r+0x68>
 800489c:	6023      	str	r3, [r4, #0]
 800489e:	441c      	add	r4, r3
 80048a0:	6025      	str	r5, [r4, #0]
 80048a2:	e004      	b.n	80048ae <_malloc_r+0x72>
 80048a4:	6863      	ldr	r3, [r4, #4]
 80048a6:	42a2      	cmp	r2, r4
 80048a8:	bf0c      	ite	eq
 80048aa:	600b      	streq	r3, [r1, #0]
 80048ac:	6053      	strne	r3, [r2, #4]
 80048ae:	4630      	mov	r0, r6
 80048b0:	f000 f85a 	bl	8004968 <__malloc_unlock>
 80048b4:	f104 000b 	add.w	r0, r4, #11
 80048b8:	1d23      	adds	r3, r4, #4
 80048ba:	f020 0007 	bic.w	r0, r0, #7
 80048be:	1ac2      	subs	r2, r0, r3
 80048c0:	d0cc      	beq.n	800485c <_malloc_r+0x20>
 80048c2:	1a1b      	subs	r3, r3, r0
 80048c4:	50a3      	str	r3, [r4, r2]
 80048c6:	e7c9      	b.n	800485c <_malloc_r+0x20>
 80048c8:	4622      	mov	r2, r4
 80048ca:	6864      	ldr	r4, [r4, #4]
 80048cc:	e7cc      	b.n	8004868 <_malloc_r+0x2c>
 80048ce:	1cc4      	adds	r4, r0, #3
 80048d0:	f024 0403 	bic.w	r4, r4, #3
 80048d4:	42a0      	cmp	r0, r4
 80048d6:	d0e3      	beq.n	80048a0 <_malloc_r+0x64>
 80048d8:	1a21      	subs	r1, r4, r0
 80048da:	4630      	mov	r0, r6
 80048dc:	f000 f82e 	bl	800493c <_sbrk_r>
 80048e0:	3001      	adds	r0, #1
 80048e2:	d1dd      	bne.n	80048a0 <_malloc_r+0x64>
 80048e4:	e7cf      	b.n	8004886 <_malloc_r+0x4a>
 80048e6:	bf00      	nop
 80048e8:	20000148 	.word	0x20000148
 80048ec:	2000014c 	.word	0x2000014c

080048f0 <_realloc_r>:
 80048f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048f2:	4607      	mov	r7, r0
 80048f4:	4614      	mov	r4, r2
 80048f6:	460e      	mov	r6, r1
 80048f8:	b921      	cbnz	r1, 8004904 <_realloc_r+0x14>
 80048fa:	4611      	mov	r1, r2
 80048fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004900:	f7ff bf9c 	b.w	800483c <_malloc_r>
 8004904:	b922      	cbnz	r2, 8004910 <_realloc_r+0x20>
 8004906:	f7ff ff4d 	bl	80047a4 <_free_r>
 800490a:	4625      	mov	r5, r4
 800490c:	4628      	mov	r0, r5
 800490e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004910:	f000 f830 	bl	8004974 <_malloc_usable_size_r>
 8004914:	42a0      	cmp	r0, r4
 8004916:	d20f      	bcs.n	8004938 <_realloc_r+0x48>
 8004918:	4621      	mov	r1, r4
 800491a:	4638      	mov	r0, r7
 800491c:	f7ff ff8e 	bl	800483c <_malloc_r>
 8004920:	4605      	mov	r5, r0
 8004922:	2800      	cmp	r0, #0
 8004924:	d0f2      	beq.n	800490c <_realloc_r+0x1c>
 8004926:	4631      	mov	r1, r6
 8004928:	4622      	mov	r2, r4
 800492a:	f7ff ff13 	bl	8004754 <memcpy>
 800492e:	4631      	mov	r1, r6
 8004930:	4638      	mov	r0, r7
 8004932:	f7ff ff37 	bl	80047a4 <_free_r>
 8004936:	e7e9      	b.n	800490c <_realloc_r+0x1c>
 8004938:	4635      	mov	r5, r6
 800493a:	e7e7      	b.n	800490c <_realloc_r+0x1c>

0800493c <_sbrk_r>:
 800493c:	b538      	push	{r3, r4, r5, lr}
 800493e:	2300      	movs	r3, #0
 8004940:	4d05      	ldr	r5, [pc, #20]	; (8004958 <_sbrk_r+0x1c>)
 8004942:	4604      	mov	r4, r0
 8004944:	4608      	mov	r0, r1
 8004946:	602b      	str	r3, [r5, #0]
 8004948:	f7fd f9a0 	bl	8001c8c <_sbrk>
 800494c:	1c43      	adds	r3, r0, #1
 800494e:	d102      	bne.n	8004956 <_sbrk_r+0x1a>
 8004950:	682b      	ldr	r3, [r5, #0]
 8004952:	b103      	cbz	r3, 8004956 <_sbrk_r+0x1a>
 8004954:	6023      	str	r3, [r4, #0]
 8004956:	bd38      	pop	{r3, r4, r5, pc}
 8004958:	2000057c 	.word	0x2000057c

0800495c <__malloc_lock>:
 800495c:	4801      	ldr	r0, [pc, #4]	; (8004964 <__malloc_lock+0x8>)
 800495e:	f000 b811 	b.w	8004984 <__retarget_lock_acquire_recursive>
 8004962:	bf00      	nop
 8004964:	20000584 	.word	0x20000584

08004968 <__malloc_unlock>:
 8004968:	4801      	ldr	r0, [pc, #4]	; (8004970 <__malloc_unlock+0x8>)
 800496a:	f000 b80c 	b.w	8004986 <__retarget_lock_release_recursive>
 800496e:	bf00      	nop
 8004970:	20000584 	.word	0x20000584

08004974 <_malloc_usable_size_r>:
 8004974:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004978:	1f18      	subs	r0, r3, #4
 800497a:	2b00      	cmp	r3, #0
 800497c:	bfbc      	itt	lt
 800497e:	580b      	ldrlt	r3, [r1, r0]
 8004980:	18c0      	addlt	r0, r0, r3
 8004982:	4770      	bx	lr

08004984 <__retarget_lock_acquire_recursive>:
 8004984:	4770      	bx	lr

08004986 <__retarget_lock_release_recursive>:
 8004986:	4770      	bx	lr

08004988 <_init>:
 8004988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800498a:	bf00      	nop
 800498c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800498e:	bc08      	pop	{r3}
 8004990:	469e      	mov	lr, r3
 8004992:	4770      	bx	lr

08004994 <_fini>:
 8004994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004996:	bf00      	nop
 8004998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800499a:	bc08      	pop	{r3}
 800499c:	469e      	mov	lr, r3
 800499e:	4770      	bx	lr
