<h1 align="center">Hey ğŸ‘‹, I'm Nishant Kumar Jha</h1>
<h3 align="center">VLSI Enthusiast | Digital Design Developer | RTL & ASIC Learner</h3>

---

ğŸ¯ **About Me**

I'm a final-year B.Tech student in Electronics & Communication Engineering from Guru Ghasidas Vishwavidyalaya, with a deep-rooted passion for **VLSI design**, **Computer Architecture**, and **Digital Electronics**.  
I thrive on building efficient hardware blocks using **Verilog**, and love transforming logic into real, working silicon via tools like **Vivado** and **Cadence Virtuoso**.

ğŸš€ **Currently**, Iâ€™m exploring:
- Advanced RTL design methodologies
- ASIC backend flow and Static Timing Analysis
- Digital memory design with SRAM, FIFO, and RAM modules
- Open-source RISC-V architecture

---

ğŸ§  **What I Know Best**

- **Languages**: Verilog, SystemVerilog, C
- **VLSI Concepts**: FSM, RTL Design, SRAM, FIFO, STA, Hazard Handling
- **Tools**: Xilinx Vivado, Cadence Virtuoso, GTKWave, EDA Playground
- **Other Skills**: Frontend (HTML/CSS/JS basics), Technical Documentation

---

ğŸ› ï¸ **Major Projects**

- ğŸ”§ **5-Stage Pipelined RISC-V CPU**
  - Modular Verilog design with hazard detection & forwarding
  - 35% pipeline throughput improvement via custom logic
  - 13+ SystemVerilog testbenches with 100% functional coverage  
  â†’ [GitHub Repo](https://github.com/jhanishant0123/RISC-V-Based-5-Stage-Pipelined-Processor)

- ğŸ’¾ **64-bit SRAM Memory (6T Cell)**
  - Schematic and layout in Cadence Virtuoso
  - Simulated power, stability, read/write speed, and noise margins

- ğŸ“¦ **Synchronous & Asynchronous FIFO Design**
  - Designed optimal memory depths
  - Fully verified with edge-case testbenches

- ğŸ§  **Single and Dual Port RAM**
  - Simulated under various operational conditions
  - Strengthened digital memory architecture fundamentals

---

ğŸ“š **Notable Courses & Certifications**

- CMOS Digital VLSI Design â€“ IIT Roorkee (NPTEL)  
- Low Power VLSI Design â€“ IIT Kharagpur (NPTEL)  
- C-Based VLSI Design â€“ IIT Guwahati (NPTEL)  
- Analog VLSI Design â€“ IIT Kanpur (NPTEL)  
- Digital Design Internship â€“ Codec Technologies (AICTE, Google Partnered)  
- Chip to Startup (C2S) Program â€“ NIELIT Calicut, MeitY

---

ğŸŒ **Let's Connect**

- ğŸ“§ [jhanishant0123@gmail.com](mailto:jhanishant0123@gmail.com)  
- ğŸ”— [LinkedIn](https://www.linkedin.com/in/nishant-jha777/)  
- ğŸ’» [GitHub](https://github.com/jhanishant0123)

---

ğŸ’¡ *â€œDriven by logic, powered by silicon, and wired for innovation.â€*

