ISim log file
Running: C:\Users\xi b_ReAL ix\Documents\Dropbox\EE Major\EE 361L\PMIPSL\Subproject1\testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbench_isim_beh.wdb 
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 103.  For instance comp/regmux/, width 16 of formal port result is not equal to width 3 of actual signal writeaddr.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 81.  For instance comp/regmux/, width 16 of formal port indata0 is not equal to width 3 of actual variable IDEXRegfield2. 
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 82.  For instance comp/regmux/, width 16 of formal port indata1 is not equal to width 3 of actual variable IDEXRegfield3. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
IMem(PC,Instr),ALU(Result,Out),ALU(Clock,Reset), probe

Finished circuit initialization process.
PC(     x, 49795) ALU(    x,    x) [0,1], probe(0xxx)
PC(     0, 49795) ALU(    x,    x) [1,1], probe(0000)
PC(     0, 49795) ALU(    x,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [0,0], probe(0000)
PC(     4, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    0) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     6, 63233) ALU(    3,    3) [1,0], probe(0100)
PC(     6, 63233) ALU(    3,    3) [0,0], probe(0100)
PC(     6, 63233) ALU(    1,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    1,    3) [0,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [1,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [0,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [0,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [1,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    8) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    8) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    1) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    1) [0,0], probe(0000)
PC(    10, 55303) ALU(    1,    1) [1,0], probe(0000)
PC(    10, 55303) ALU(    1,    1) [0,0], probe(0000)
Stopped at time : 37 ns :  in File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchPMIPSL0.V" Line 52 
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 103.  For instance comp/regmux/, width 16 of formal port result is not equal to width 3 of actual signal writeaddr.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 81.  For instance comp/regmux/, width 16 of formal port indata0 is not equal to width 3 of actual variable IDEXRegfield2. 
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 82.  For instance comp/regmux/, width 16 of formal port indata1 is not equal to width 3 of actual variable IDEXRegfield3. 
# run 1000 ns
Simulator is doing circuit initialization process.
IMem(PC,Instr),ALU(Result,Out),ALU(Clock,Reset), probe

Finished circuit initialization process.
PC(     x, 49795) ALU(    x,    x) [0,1], probe(0xxx)
PC(     0, 49795) ALU(    x,    x) [1,1], probe(0000)
PC(     0, 49795) ALU(    x,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [0,0], probe(0000)
PC(     4, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    0) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     6, 63233) ALU(    3,    3) [1,0], probe(0100)
PC(     6, 63233) ALU(    3,    3) [0,0], probe(0100)
PC(     6, 63233) ALU(    1,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    1,    3) [0,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [1,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [0,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [0,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [1,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    8) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    8) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    1) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    1) [0,0], probe(0000)
PC(    10, 55303) ALU(    1,    1) [1,0], probe(0000)
PC(    10, 55303) ALU(    1,    1) [0,0], probe(0000)
Stopped at time : 37 ns :  in File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchPMIPSL0.V" Line 52 
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 103.  For instance comp/regmux/, width 16 of formal port result is not equal to width 3 of actual signal writeaddr.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 81.  For instance comp/regmux/, width 16 of formal port indata0 is not equal to width 3 of actual variable IDEXRegfield2. 
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 82.  For instance comp/regmux/, width 16 of formal port indata1 is not equal to width 3 of actual variable IDEXRegfield3. 
# run 1000 ns
Simulator is doing circuit initialization process.
IMem(PC,Instr),ALU(Result,Out),ALU(Clock,Reset), probe

Finished circuit initialization process.
PC(     x, 49795) ALU(    x,    x) [0,1], probe(0xxx)
PC(     0, 49795) ALU(    x,    x) [1,1], probe(0000)
PC(     0, 49795) ALU(    x,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [0,0], probe(0000)
PC(     4, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    0) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     6, 63233) ALU(    3,    3) [1,0], probe(0100)
PC(     6, 63233) ALU(    3,    3) [0,0], probe(0100)
PC(     6, 63233) ALU(    1,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    1,    3) [0,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [1,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [0,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [0,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [1,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    8) [1,0], probe(0000)
Stopped at time : 32 ns :  in File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchPMIPSL0.V" Line 52 
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 103.  For instance comp/regmux/, width 16 of formal port result is not equal to width 3 of actual signal writeaddr.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 81.  For instance comp/regmux/, width 16 of formal port indata0 is not equal to width 3 of actual variable IDEXRegfield2. 
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 82.  For instance comp/regmux/, width 16 of formal port indata1 is not equal to width 3 of actual variable IDEXRegfield3. 
# run 1000 ns
Simulator is doing circuit initialization process.
IMem(PC,Instr),ALU(Result,Out),ALU(Clock,Reset), probe

Finished circuit initialization process.
PC(     x, 49795) ALU(    x,    x) [0,1], probe(0xxx)
PC(     0, 49795) ALU(    x,    x) [1,1], probe(0000)
PC(     0, 49795) ALU(    x,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [0,0], probe(0000)
PC(     4, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    0) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     6, 63233) ALU(    3,    3) [1,0], probe(0100)
PC(     6, 63233) ALU(    3,    3) [0,0], probe(0100)
PC(     6, 63233) ALU(    1,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    1,    3) [0,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [1,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [0,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [0,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [1,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    8) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    8) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    1) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    1) [0,0], probe(0000)
PC(    10, 55303) ALU(    1,    1) [1,0], probe(0000)
PC(    10, 55303) ALU(    1,    1) [0,0], probe(0000)
Stopped at time : 37 ns :  in File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchPMIPSL0.V" Line 52 
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 103.  For instance comp/regmux/, width 16 of formal port result is not equal to width 3 of actual signal writeaddr.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 81.  For instance comp/regmux/, width 16 of formal port indata0 is not equal to width 3 of actual variable IDEXRegfield2. 
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 82.  For instance comp/regmux/, width 16 of formal port indata1 is not equal to width 3 of actual variable IDEXRegfield3. 
# run 1000 ns
Simulator is doing circuit initialization process.
IMem(PC,Instr),ALU(Result,Out),ALU(Clock,Reset), probe

Finished circuit initialization process.
PC(     x, 49795) ALU(    x,    x) [0,1], probe(0xxx)
PC(     0, 49795) ALU(    x,    x) [1,1], probe(0000)
PC(     0, 49795) ALU(    x,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [0,0], probe(0000)
PC(     4, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    0) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     6, 63233) ALU(    3,    3) [1,0], probe(0100)
PC(     6, 63233) ALU(    3,    3) [0,0], probe(0100)
PC(     6, 63233) ALU(    1,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    1,    3) [0,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [1,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [0,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [0,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [1,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    8) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    8) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    1) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    1) [0,0], probe(0000)
PC(    10, 55303) ALU(    1,    1) [1,0], probe(0000)
PC(    10, 55303) ALU(    1,    1) [0,0], probe(0000)
Stopped at time : 37 ns :  in File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchPMIPSL0.V" Line 52 
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 103.  For instance comp/regmux/, width 16 of formal port result is not equal to width 3 of actual signal writeaddr.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 81.  For instance comp/regmux/, width 16 of formal port indata0 is not equal to width 3 of actual variable IDEXRegfield2. 
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 82.  For instance comp/regmux/, width 16 of formal port indata1 is not equal to width 3 of actual variable IDEXRegfield3. 
# run 1000 ns
Simulator is doing circuit initialization process.
IMem(PC,Instr),ALU(Result,Out),ALU(Clock,Reset), probe

Finished circuit initialization process.
PC(     x, 49795) ALU(    x,    x) [0,1], probe(0xxx)
PC(     0, 49795) ALU(    x,    x) [1,1], probe(0000)
PC(     0, 49795) ALU(    x,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [0,0], probe(0000)
PC(     4, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    0) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     6, 63233) ALU(    3,    3) [1,0], probe(0100)
PC(     6, 63233) ALU(    3,    3) [0,0], probe(0100)
PC(     6, 63233) ALU(    1,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    1,    3) [0,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [1,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [0,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [0,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [1,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    8) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    8) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    1) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    1) [0,0], probe(0000)
PC(    10, 55303) ALU(    1,    1) [1,0], probe(0000)
PC(    10, 55303) ALU(    1,    1) [0,0], probe(0000)
Stopped at time : 37 ns :  in File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchPMIPSL0.V" Line 52 
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 103.  For instance comp/regmux/, width 16 of formal port result is not equal to width 3 of actual signal writeaddr.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 81.  For instance comp/regmux/, width 16 of formal port indata0 is not equal to width 3 of actual variable IDEXRegfield2. 
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 82.  For instance comp/regmux/, width 16 of formal port indata1 is not equal to width 3 of actual variable IDEXRegfield3. 
# run 1000 ns
Simulator is doing circuit initialization process.
IMem(PC,Instr),ALU(Result,Out),ALU(Clock,Reset), probe

Finished circuit initialization process.
PC(     x, 49795) ALU(    x,    x) [0,1], probe(0xxx)
PC(     0, 49795) ALU(    x,    x) [1,1], probe(0000)
PC(     0, 49795) ALU(    x,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    x) [0,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    3,    0) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    3) [0,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [1,0], probe(0000)
PC(     2, 49795) ALU(    0,    0) [0,0], probe(0000)
PC(     4, 49795) ALU(    3,    0) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    0) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe(0000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe(0000)
PC(     6, 63233) ALU(    3,    3) [1,0], probe(0100)
PC(     6, 63233) ALU(    3,    3) [0,0], probe(0100)
PC(     6, 63233) ALU(    1,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    1,    3) [0,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [1,0], probe(0000)
PC(     6, 55303) ALU(    3,    1) [0,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [1,0], probe(0000)
PC(     6, 55303) ALU(    0,    3) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    0) [0,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [1,0], probe(0000)
PC(     8, 55303) ALU(    8,    1) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    8) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    8) [0,0], probe(0000)
PC(     8, 55303) ALU(    1,    1) [1,0], probe(0000)
PC(     8, 55303) ALU(    1,    1) [0,0], probe(0000)
PC(    10, 55303) ALU(    1,    1) [1,0], probe(0000)
PC(    10, 55303) ALU(    1,    1) [0,0], probe(0000)
Stopped at time : 37 ns :  in File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchPMIPSL0.V" Line 52 
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 105.  For instance comp/regmux/, width 16 of formal port result is not equal to width 3 of actual signal writeaddr.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 83.  For instance comp/regmux/, width 16 of formal port indata0 is not equal to width 3 of actual variable IDEXRegfield2. 
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 84.  For instance comp/regmux/, width 16 of formal port indata1 is not equal to width 3 of actual variable IDEXRegfield3. 
# run 1000 ns
Simulator is doing circuit initialization process.
IMem(PC,Instr),ALU(Result,Out),ALU(Clock,Reset), probe

Finished circuit initialization process.
PC(     x, 49795) ALU(    x,    x) [0,1], probe1(0000000000000xxx)
PC(     0, 49795) ALU(    x,    x) [1,1], probe1(0000000000000000)
PC(     0, 49795) ALU(    x,    x) [0,0], probe1(0000000000000000)
PC(     2, 49795) ALU(    0,    x) [1,0], probe1(0000000000000000)
PC(     2, 49795) ALU(    0,    x) [0,0], probe1(0000000000000000)
PC(     2, 49795) ALU(    3,    0) [1,0], probe1(0000000000000000)
PC(     2, 49795) ALU(    3,    0) [0,0], probe1(0000000000000000)
PC(     2, 49795) ALU(    0,    3) [1,0], probe1(0000000000000000)
PC(     2, 49795) ALU(    0,    3) [0,0], probe1(0000000000000000)
PC(     2, 49795) ALU(    0,    0) [1,0], probe1(0000000000000000)
PC(     2, 49795) ALU(    0,    0) [0,0], probe1(0000000000000000)
PC(     4, 49795) ALU(    3,    0) [1,0], probe1(0000000000000000)
PC(     4, 63233) ALU(    3,    0) [0,0], probe1(0000000000000000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe1(0000000000000000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe1(0000000000000000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe1(0000000000000000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe1(0000000000000000)
PC(     4, 63233) ALU(    3,    3) [1,0], probe1(0000000000000000)
PC(     4, 63233) ALU(    3,    3) [0,0], probe1(0000000000000000)
PC(     6, 63233) ALU(    3,    3) [1,0], probe1(0000000000000100)
PC(     6, 63233) ALU(    3,    3) [0,0], probe1(0000000000000100)
PC(     6, 63233) ALU(    1,    3) [1,0], probe1(0000000000000000)
PC(     6, 55303) ALU(    1,    3) [0,0], probe1(0000000000000000)
PC(     6, 55303) ALU(    3,    1) [1,0], probe1(0000000000000000)
PC(     6, 55303) ALU(    3,    1) [0,0], probe1(0000000000000000)
PC(     6, 55303) ALU(    0,    3) [1,0], probe1(0000000000000000)
PC(     6, 55303) ALU(    0,    3) [0,0], probe1(0000000000000000)
PC(     8, 55303) ALU(    1,    0) [1,0], probe1(0000000000000000)
PC(     8, 55303) ALU(    1,    0) [0,0], probe1(0000000000000000)
PC(     8, 55303) ALU(    8,    1) [1,0], probe1(0000000000000000)
PC(     8, 55303) ALU(    8,    1) [0,0], probe1(0000000000000000)
PC(     8, 55303) ALU(    1,    8) [1,0], probe1(0000000000000000)
PC(     8, 55303) ALU(    1,    8) [0,0], probe1(0000000000000000)
PC(     8, 55303) ALU(    1,    1) [1,0], probe1(0000000000000000)
PC(     8, 55303) ALU(    1,    1) [0,0], probe1(0000000000000000)
PC(    10, 55303) ALU(    1,    1) [1,0], probe1(0000000000000000)
PC(    10, 55303) ALU(    1,    1) [0,0], probe1(0000000000000000)
Stopped at time : 37 ns :  in File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchPMIPSL0.V" Line 53 
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 108.  For instance comp/regmux/, width 16 of formal port result is not equal to width 3 of actual signal writeaddr.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 86.  For instance comp/regmux/, width 16 of formal port indata0 is not equal to width 3 of actual variable IDEXRegfield2. 
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 87.  For instance comp/regmux/, width 16 of formal port indata1 is not equal to width 3 of actual variable IDEXRegfield3. 
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchPMIPSL0.V" Line 14.  For instance testbench/comp/, width 16 of formal port imemaddr is not equal to width 17 of actual signal imemaddr.
# run 1000 ns
Simulator is doing circuit initialization process.
IMem(PC,Instr),ALU(Result,Out),ALU(Clock,Reset), probe

Finished circuit initialization process.
PC(     X, 49795) ALU(    x,    x) [0,1], probe1(0000000000000xxx)
PC(     Z, 49795) ALU(    x,    x) [1,1], probe1(0000000000000000)
PC(     Z, 49795) ALU(    x,    x) [0,0], probe1(0000000000000000)
PC(     Z, 49795) ALU(    0,    x) [1,0], probe1(0000000000000000)
PC(     Z, 49795) ALU(    0,    x) [0,0], probe1(0000000000000000)
PC(     Z, 49795) ALU(    3,    0) [1,0], probe1(0000000000000000)
PC(     Z, 49795) ALU(    3,    0) [0,0], probe1(0000000000000000)
PC(     Z, 49795) ALU(    0,    3) [1,0], probe1(0000000000000000)
PC(     Z, 49795) ALU(    0,    3) [0,0], probe1(0000000000000000)
PC(     Z, 49795) ALU(    0,    0) [1,0], probe1(0000000000000000)
PC(     Z, 49795) ALU(    0,    0) [0,0], probe1(0000000000000000)
PC(     Z, 49795) ALU(    3,    0) [1,0], probe1(0000000000000000)
PC(     Z, 63233) ALU(    3,    0) [0,0], probe1(0000000000000000)
PC(     Z, 63233) ALU(    3,    3) [1,0], probe1(0000000000000000)
PC(     Z, 63233) ALU(    3,    3) [0,0], probe1(0000000000000000)
PC(     Z, 63233) ALU(    3,    3) [1,0], probe1(0000000000000000)
PC(     Z, 63233) ALU(    3,    3) [0,0], probe1(0000000000000000)
PC(     Z, 63233) ALU(    3,    3) [1,0], probe1(0000000000000000)
PC(     Z, 63233) ALU(    3,    3) [0,0], probe1(0000000000000000)
PC(     Z, 63233) ALU(    3,    3) [1,0], probe1(0000000000000100)
PC(     Z, 63233) ALU(    3,    3) [0,0], probe1(0000000000000100)
PC(     Z, 63233) ALU(    1,    3) [1,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    1,    3) [0,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    3,    1) [1,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    3,    1) [0,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    0,    3) [1,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    0,    3) [0,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    1,    0) [1,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    1,    0) [0,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    8,    1) [1,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    8,    1) [0,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    1,    8) [1,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    1,    8) [0,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    1,    1) [1,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    1,    1) [0,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    1,    1) [1,0], probe1(0000000000000000)
PC(     Z, 55303) ALU(    1,    1) [0,0], probe1(0000000000000000)
Stopped at time : 37 ns :  in File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchPMIPSL0.V" Line 53 
ISim O.87xd (signature 0x2f00eba5)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 108.  For instance comp/regmux/, width 16 of formal port result is not equal to width 3 of actual signal writeaddr.
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 86.  For instance comp/regmux/, width 16 of formal port indata0 is not equal to width 3 of actual variable IDEXRegfield2. 
WARNING: File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/PMIPSL0.V" Line 87.  For instance comp/regmux/, width 16 of formal port indata1 is not equal to width 3 of actual variable IDEXRegfield3. 
# run 1000 ns
Simulator is doing circuit initialization process.
IMem(PC,Instr),ALU(Result,Out),ALU(Clock,Reset), probe

Finished circuit initialization process.
PC(    x, 49795) ALU(    x,    x) [0,1], probe1(0000000000000xxx)
PC(    0, 49795) ALU(    x,    x) [1,1], probe1(0000000000000000)
PC(    0, 49795) ALU(    x,    x) [0,0], probe1(0000000000000000)
PC(    2, 49795) ALU(    0,    x) [1,0], probe1(0000000000000000)
PC(    2, 49795) ALU(    0,    x) [0,0], probe1(0000000000000000)
PC(    2, 49795) ALU(    3,    0) [1,0], probe1(0000000000000000)
PC(    2, 49795) ALU(    3,    0) [0,0], probe1(0000000000000000)
PC(    2, 49795) ALU(    0,    3) [1,0], probe1(0000000000000000)
PC(    2, 49795) ALU(    0,    3) [0,0], probe1(0000000000000000)
PC(    2, 49795) ALU(    0,    0) [1,0], probe1(0000000000000000)
PC(    2, 49795) ALU(    0,    0) [0,0], probe1(0000000000000000)
PC(    4, 49795) ALU(    3,    0) [1,0], probe1(0000000000000000)
PC(    4, 63233) ALU(    3,    0) [0,0], probe1(0000000000000000)
PC(    4, 63233) ALU(    3,    3) [1,0], probe1(0000000000000000)
PC(    4, 63233) ALU(    3,    3) [0,0], probe1(0000000000000000)
PC(    4, 63233) ALU(    3,    3) [1,0], probe1(0000000000000000)
PC(    4, 63233) ALU(    3,    3) [0,0], probe1(0000000000000000)
PC(    4, 63233) ALU(    3,    3) [1,0], probe1(0000000000000000)
PC(    4, 63233) ALU(    3,    3) [0,0], probe1(0000000000000000)
PC(    6, 63233) ALU(    3,    3) [1,0], probe1(0000000000000100)
PC(    6, 63233) ALU(    3,    3) [0,0], probe1(0000000000000100)
PC(    6, 63233) ALU(    1,    3) [1,0], probe1(0000000000000000)
PC(    6, 55303) ALU(    1,    3) [0,0], probe1(0000000000000000)
PC(    6, 55303) ALU(    3,    1) [1,0], probe1(0000000000000000)
PC(    6, 55303) ALU(    3,    1) [0,0], probe1(0000000000000000)
PC(    6, 55303) ALU(    0,    3) [1,0], probe1(0000000000000000)
PC(    6, 55303) ALU(    0,    3) [0,0], probe1(0000000000000000)
PC(    8, 55303) ALU(    1,    0) [1,0], probe1(0000000000000000)
PC(    8, 55303) ALU(    1,    0) [0,0], probe1(0000000000000000)
PC(    8, 55303) ALU(    8,    1) [1,0], probe1(0000000000000000)
PC(    8, 55303) ALU(    8,    1) [0,0], probe1(0000000000000000)
PC(    8, 55303) ALU(    1,    8) [1,0], probe1(0000000000000000)
PC(    8, 55303) ALU(    1,    8) [0,0], probe1(0000000000000000)
PC(    8, 55303) ALU(    1,    1) [1,0], probe1(0000000000000000)
PC(    8, 55303) ALU(    1,    1) [0,0], probe1(0000000000000000)
PC(   10, 55303) ALU(    1,    1) [1,0], probe1(0000000000000000)
PC(   10, 55303) ALU(    1,    1) [0,0], probe1(0000000000000000)
Stopped at time : 37 ns :  in File "C:/Users/xi b_ReAL ix/Documents/Dropbox/EE Major/EE 361L/PMIPSL/Subproject1/testbenchPMIPSL0.V" Line 53 
