
*** Running vivado
    with args -log design_1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1172.348 ; gain = 236.980 ; free physical = 6655 ; free virtual = 27615
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (11#1) [/home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1373.023 ; gain = 437.656 ; free physical = 6488 ; free virtual = 27440
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1373.023 ; gain = 437.656 ; free physical = 6488 ; free virtual = 27440
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1649.473 ; gain = 0.004 ; free physical = 6250 ; free virtual = 27202
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1649.473 ; gain = 714.105 ; free physical = 6248 ; free virtual = 27200
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1649.473 ; gain = 714.105 ; free physical = 6248 ; free virtual = 27200
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1649.473 ; gain = 714.105 ; free physical = 6248 ; free virtual = 27200
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1649.473 ; gain = 714.105 ; free physical = 6247 ; free virtual = 27199
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1649.473 ; gain = 714.105 ; free physical = 6246 ; free virtual = 27198
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1858.664 ; gain = 923.297 ; free physical = 6035 ; free virtual = 26986
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1859.664 ; gain = 924.297 ; free physical = 6034 ; free virtual = 26985
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1869.688 ; gain = 934.320 ; free physical = 6024 ; free virtual = 26976
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1869.691 ; gain = 934.324 ; free physical = 6024 ; free virtual = 26976
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1869.691 ; gain = 934.324 ; free physical = 6024 ; free virtual = 26976
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1869.691 ; gain = 934.324 ; free physical = 6024 ; free virtual = 26976
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1869.691 ; gain = 934.324 ; free physical = 6024 ; free virtual = 26976
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1869.691 ; gain = 934.324 ; free physical = 6023 ; free virtual = 26975
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1869.691 ; gain = 934.324 ; free physical = 6023 ; free virtual = 26975

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT3       |    26|
|3     |RAMB18E2   |     1|
|4     |RAMB36E2   |     1|
|5     |RAMB36E2_1 |     4|
|6     |RAMB36E2_2 |     1|
|7     |RAMB36E2_3 |     1|
|8     |FDRE       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1869.691 ; gain = 934.324 ; free physical = 6023 ; free virtual = 26975
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 1908.754 ; gain = 856.875 ; free physical = 5986 ; free virtual = 26939
