#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Feb 11 11:02:19 2025
# Process ID: 27253
# Current directory: /home/bhashini/Desktop/spartan_p3_new/scripting/workdir
# Command line: vivado -mode batch -source /home/bhashini/Desktop/spartan_p3_new/scripting/scripts/non_project_mode_script.tcl
# Log file: /home/bhashini/Desktop/spartan_p3_new/scripting/workdir/vivado.log
# Journal file: /home/bhashini/Desktop/spartan_p3_new/scripting/workdir/vivado.jou
#-----------------------------------------------------------
source /home/bhashini/Desktop/spartan_p3_new/scripting/scripts/non_project_mode_script.tcl
# set dir "/home/bhashini/Desktop/spartan_p3_new/scripting"
# set src_dir "$dir/src/rtl"
# set xdc_file "$dir/constraints/sp7_cal3.xdc"
# set ip_repo "$dir/src/ip"
# set ip_repo_custom "$dir/src/custom_ip"
# set outputDir "$dir/output"
# set_part {xc7s25csga324-2}
INFO: [Coretcl 2-1500] The part has been set to 'xc7s25csga324-2' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# if {![file exists $outputDir]} {
#     file mkdir $outputDir
# }
# puts "Adding Source files.................................................................................."
Adding Source files..................................................................................
# set error_count_1 0
# foreach vhdl_file [list \
#     "async_reg/async_reg.vhd" \
#     "clock_counter/clock_counter.vhd" \
#     "ClockPowerGood/ClockPowerGood.vhd" \
#     "ext_clock_detector/ext_clk_detector_ctrl.vhd" \
#     "GlobalPowerGood/GlobalPowerGood.vhd" \
#     "iobuf/io_buf.vhd" \
#     "iobuf/obuft.vhd" \
#     "LDO_ENABLE/ldo_enable.vhd" \
#     "MCU_PLL_SPI/MCU_PLL_SPI.vhd" \
#     "PG_fault/PG_fault.vhd" \
#     "PLL_lock_stat/PLL_lock_stat.vhd" \
#     "PLL_reset/PLL_reset.vhd" \
#     "PLLSync/PLLSync.vhd" \
#     "pwm/pwm.vhd" \
#     "pwm/SignalDelay.vhd" \
#     "SP7_KU_PG/SP7_KU_PG.vhd" \
#     "SP7_LS_PG/SP7_LS_PG.vhd" \
#     "SP7_LS_RESET/SP7_LS_reset.vhd" \
#     "SP7_ZU_PG/SP7_ZU_PG.vhd" \
#     "SP_AFE_PG/SP7_AFE_PG.vhd" \
#     "spi_regbank/spi_regbank.vhd" \
#     "spi_regbank/spi_slave.vhd" \
#     "utility_dff/latch_data.vhd" \
#     "utility_dff/utility_dff.vhd" \
#     "DMCU_SPI_OBUFT.vhd" \
#     "hier_0_vio.vhd" \
#     "hier_50MHz_out.vhd" \
#     "hier_BOARD_POWER_DONE.vhd" \
#     "hier_clken.vhd" \
#     "hier_clken_obuft.vhd"\
#     "hier_CLK_PG.vhd"\
#     "hier_clock_measurments.vhd"\
#     "hier_delayer.vhd"\
#     "hier_GNSS_en.vhd"\
#     "hier_ldo.vhd"\
#     "hier_LS_Kintex_sel.vhd"\
#     "hier_LS_OBUFT.vhd"\
#     "hier_LS_QSPI_sel.vhd"\
#     "hier_LS_reset.vhd"\
#     "hier_LS_SPI.vhd"\
#     "hier_LS_SPI_MISO_IOBUF.vhd"\
#     "hier_LS_Zynq_sel.vhd"\
#     "hier_MCU_SPI.vhd"\
#     "hier_pll.vhd"\
#     "hier_pll_spi_obuft.vhd"\
#     "hier_pwm.vhd"\
#     "hier_SPI_regbank.vhd"\
#     "hier_sync.vhd"\
#     "hier_synchronizers_ldo.vhd"\
#     "hier_synchronizers_ZU_status.vhd"\
#     "hier_sync_ldo.vhd"\
#     "hier_ZU_status.vhd"\
#     "hier_Zynq_mode_pin.vhd"\
#     "LS_SPI_OBUFT.vhd"\
#     "pll_obut.vhd"\
#     "sp7_cal3.vhd"\
#     "sp7_cal3_wrapper.vhd"\
# ] {
#     # Error handling for each file
#     if {[catch {read_vhdl "$src_dir/$vhdl_file"} result]} {
#         puts "Error reading file $vhdl_file: $result"
#         incr error_count_1
#     } else {
#         puts "Successfully added file: $vhdl_file"
#     }
# }
Successfully added file: async_reg/async_reg.vhd
Successfully added file: clock_counter/clock_counter.vhd
Successfully added file: ClockPowerGood/ClockPowerGood.vhd
Successfully added file: ext_clock_detector/ext_clk_detector_ctrl.vhd
Successfully added file: GlobalPowerGood/GlobalPowerGood.vhd
Successfully added file: iobuf/io_buf.vhd
Successfully added file: iobuf/obuft.vhd
Successfully added file: LDO_ENABLE/ldo_enable.vhd
Successfully added file: MCU_PLL_SPI/MCU_PLL_SPI.vhd
Successfully added file: PG_fault/PG_fault.vhd
Successfully added file: PLL_lock_stat/PLL_lock_stat.vhd
Successfully added file: PLL_reset/PLL_reset.vhd
Successfully added file: PLLSync/PLLSync.vhd
Successfully added file: pwm/pwm.vhd
Successfully added file: pwm/SignalDelay.vhd
Successfully added file: SP7_KU_PG/SP7_KU_PG.vhd
Successfully added file: SP7_LS_PG/SP7_LS_PG.vhd
Successfully added file: SP7_LS_RESET/SP7_LS_reset.vhd
Successfully added file: SP7_ZU_PG/SP7_ZU_PG.vhd
Successfully added file: SP_AFE_PG/SP7_AFE_PG.vhd
Successfully added file: spi_regbank/spi_regbank.vhd
Successfully added file: spi_regbank/spi_slave.vhd
Successfully added file: utility_dff/latch_data.vhd
Successfully added file: utility_dff/utility_dff.vhd
Successfully added file: DMCU_SPI_OBUFT.vhd
Successfully added file: hier_0_vio.vhd
Successfully added file: hier_50MHz_out.vhd
Successfully added file: hier_BOARD_POWER_DONE.vhd
Successfully added file: hier_clken.vhd
Successfully added file: hier_clken_obuft.vhd
Successfully added file: hier_CLK_PG.vhd
Successfully added file: hier_clock_measurments.vhd
Successfully added file: hier_delayer.vhd
Successfully added file: hier_GNSS_en.vhd
Successfully added file: hier_ldo.vhd
Successfully added file: hier_LS_Kintex_sel.vhd
Successfully added file: hier_LS_OBUFT.vhd
Successfully added file: hier_LS_QSPI_sel.vhd
Successfully added file: hier_LS_reset.vhd
Successfully added file: hier_LS_SPI.vhd
Successfully added file: hier_LS_SPI_MISO_IOBUF.vhd
Successfully added file: hier_LS_Zynq_sel.vhd
Successfully added file: hier_MCU_SPI.vhd
Successfully added file: hier_pll.vhd
Successfully added file: hier_pll_spi_obuft.vhd
Successfully added file: hier_pwm.vhd
Successfully added file: hier_SPI_regbank.vhd
Successfully added file: hier_sync.vhd
Successfully added file: hier_synchronizers_ldo.vhd
Successfully added file: hier_synchronizers_ZU_status.vhd
Successfully added file: hier_sync_ldo.vhd
Successfully added file: hier_ZU_status.vhd
Successfully added file: hier_Zynq_mode_pin.vhd
Successfully added file: LS_SPI_OBUFT.vhd
Successfully added file: pll_obut.vhd
Successfully added file: sp7_cal3.vhd
Successfully added file: sp7_cal3_wrapper.vhd
# if {$error_count_1 > 0} {
#     puts "Finished adding source files with $error_count_1 errors."
#     exit 1
# } else {
#     puts "All source files added successfully."
# }
All source files added successfully.
# put "Adding constraints.................................................................................."
Adding constraints..................................................................................
# if {[catch {read_xdc $xdc_file} result]} {
#     puts "Error reading constraints file ($xdc_file): $result"
#     exit 1
# } else {
#     puts "Successfully added constraints file: $xdc_file"
# }
Successfully added constraints file: /home/bhashini/Desktop/spartan_p3_new/scripting/constraints/sp7_cal3.xdc
# puts "Adding IP repository and updating IP catalog.................................................................................."
Adding IP repository and updating IP catalog..................................................................................
# if {[catch {set_property ip_repo_paths $ip_repo [get_filesets sources_1]} result]} {
#     puts "Error setting IP repository paths: $result"
#     exit 1
# } else {
#     puts "Successfully set IP repository paths: $ip_repo"
# }
Successfully set IP repository paths: /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip
# if {[catch {update_ip_catalog} result]} {
#     puts "Error updating IP catalog: $result"
#     exit 1
# } else {
#     puts "Successfully updated IP catalog."
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Successfully updated IP catalog.
# puts "Processing IPs.................................................................................."
Processing IPs..................................................................................
# set ip_list [list \
#     "sp7_cal3_clk_wiz_10_OCXO_0"\
#     "sp7_cal3_ila_0_0"\
#     "sp7_cal3_mmcm_50Mhz_0"\
#     "sp7_cal3_proc_sys_reset_0_0"\
#     "sp7_cal3_proc_sys_reset_0_1"\
#     "sp7_cal3_proc_sys_reset_1_0"\
#     "sp7_cal3_util_ds_buf_0_0"\
#     "sp7_cal3_util_ds_buf_0_1"\
#     "sp7_cal3_util_ds_buf_0_2"\
#     "sp7_cal3_util_gnss_clk_buf_0_0"\
#     "sp7_cal3_vio_0_0"\
#     "sp7_cal3_vio_clk_pwr_enable_0"\
#     "sp7_cal3_vio_clock_measures_0"\
#     "sp7_cal3_vio_main_config_0"\
#     "sp7_cal3_vio_PLL_config_0"\
#     "sp7_cal3_vio_ZU_status_0"\
# ]
# set error_count_2 0
# foreach ip_name $ip_list {
#     set ip_xci "$ip_repo/$ip_name/$ip_name.xci"
# 
# 
#     # Read IP
#     if {[catch {read_ip $ip_xci} result]} {
#         puts "Error reading IP ($ip_name): $result"
#         incr error_count_2
#         continue
#     } else {
#         puts "Successfully read IP: $ip_name"
#     }
# 
#     # Generate target for IP
#     if {[catch {generate_target all [get_files $ip_xci]} result]} {
#         puts "Error generating target for IP ($ip_name): $result"
#         incr error_count_2
#         continue
#     } else {
#         puts "Successfully generated target for IP: $ip_name"
#     }
# 
#     set_property GENERATE_SYNTH_CHECKPOINT TRUE [get_files $ip_xci]
# 
#     # Synthesize IP
#     if {[catch {synth_ip [get_files $ip_xci] -force} result]} {
#         puts "Error synthesizing IP ($ip_name): $result"
#         incr error_count_2
#     } else {
#         puts "Successfully synthesized IP: $ip_name"
#     }
# }
Successfully read IP: sp7_cal3_clk_wiz_10_OCXO_0
Successfully generated target for IP: sp7_cal3_clk_wiz_10_OCXO_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_clk_wiz_10_OCXO_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_clk_wiz_10_OCXO_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_clk_wiz_10_OCXO_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sp7_cal3_clk_wiz_10_OCXO_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_clk_wiz_10_OCXO_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_clk_wiz_10_OCXO_0 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga324-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27304
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2170.777 ; gain = 0.000 ; free physical = 23508 ; free virtual = 35596
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_clk_wiz_10_OCXO_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_clk_wiz_10_OCXO_0_clk_wiz' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 64.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 100.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 64.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (1#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39994]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_clk_wiz_10_OCXO_0_clk_wiz' (3#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_clk_wiz_10_OCXO_0' (4#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2197.703 ; gain = 26.926 ; free physical = 23596 ; free virtual = 35693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2212.547 ; gain = 41.770 ; free physical = 23594 ; free virtual = 35692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2212.547 ; gain = 41.770 ; free physical = 23594 ; free virtual = 35692
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.453 ; gain = 0.000 ; free physical = 23582 ; free virtual = 35680
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0.xdc] for cell 'inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.422 ; gain = 0.000 ; free physical = 23524 ; free virtual = 35620
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2294.422 ; gain = 0.000 ; free physical = 23524 ; free virtual = 35621
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.422 ; gain = 123.645 ; free physical = 23478 ; free virtual = 35649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.422 ; gain = 123.645 ; free physical = 23478 ; free virtual = 35649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.422 ; gain = 123.645 ; free physical = 23478 ; free virtual = 35649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.422 ; gain = 123.645 ; free physical = 23478 ; free virtual = 35648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.422 ; gain = 123.645 ; free physical = 23464 ; free virtual = 35654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2294.422 ; gain = 123.645 ; free physical = 23345 ; free virtual = 35528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2294.422 ; gain = 123.645 ; free physical = 23345 ; free virtual = 35528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2294.422 ; gain = 123.645 ; free physical = 23344 ; free virtual = 35527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2299.375 ; gain = 128.598 ; free physical = 23346 ; free virtual = 35527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2299.375 ; gain = 128.598 ; free physical = 23346 ; free virtual = 35527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2299.375 ; gain = 128.598 ; free physical = 23346 ; free virtual = 35527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2299.375 ; gain = 128.598 ; free physical = 23346 ; free virtual = 35527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2299.375 ; gain = 128.598 ; free physical = 23346 ; free virtual = 35527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2299.375 ; gain = 128.598 ; free physical = 23346 ; free virtual = 35527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2299.375 ; gain = 128.598 ; free physical = 23346 ; free virtual = 35527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2299.375 ; gain = 46.723 ; free physical = 23398 ; free virtual = 35580
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2299.383 ; gain = 128.598 ; free physical = 23398 ; free virtual = 35580
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.383 ; gain = 0.000 ; free physical = 23394 ; free virtual = 35576
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0.xdc] for cell 'inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_late.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2315.219 ; gain = 0.000 ; free physical = 23460 ; free virtual = 35592
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2315.219 ; gain = 144.516 ; free physical = 23590 ; free virtual = 35723
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.227 ; gain = 203.391 ; free physical = 23636 ; free virtual = 35793
Successfully synthesized IP: sp7_cal3_clk_wiz_10_OCXO_0
Successfully read IP: sp7_cal3_ila_0_0
Successfully generated target for IP: sp7_cal3_ila_0_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_ila_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_ila_0_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/sp7_cal3_ila_0_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_ila_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sp7_cal3_ila_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_ila_0_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_ila_0_0 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.191 ; gain = 2.965 ; free physical = 23140 ; free virtual = 35317
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_ila_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/synth/sp7_cal3_ila_0_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (8#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (9#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (19#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78059]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (21#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78059]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78148]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (23#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78148]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (28#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/synth/sp7_cal3_ila_0_0.v:3217]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/synth/sp7_cal3_ila_0_0.v:3217]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/synth/sp7_cal3_ila_0_0.v:3217]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/synth/sp7_cal3_ila_0_0.v:3217]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/synth/sp7_cal3_ila_0_0.v:3217]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/synth/sp7_cal3_ila_0_0.v:3217]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_11_ila' has 1033 connections declared, but only 1027 given [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/synth/sp7_cal3_ila_0_0.v:3217]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_ila_0_0' (46#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/synth/sp7_cal3_ila_0_0.v:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2664.043 ; gain = 332.816 ; free physical = 22939 ; free virtual = 35176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2664.043 ; gain = 332.816 ; free physical = 22943 ; free virtual = 35181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2664.043 ; gain = 332.816 ; free physical = 22943 ; free virtual = 35181
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2664.043 ; gain = 0.000 ; free physical = 22924 ; free virtual = 35152
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/sp7_cal3_ila_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/sp7_cal3_ila_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.996 ; gain = 0.000 ; free physical = 22840 ; free virtual = 35080
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 48 instances
  CFGLUT5 => SRLC32E: 9 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2702.996 ; gain = 0.000 ; free physical = 22839 ; free virtual = 35079
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22944 ; free virtual = 35167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22944 ; free virtual = 35167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22930 ; free virtual = 35166
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22907 ; free virtual = 35155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22998 ; free virtual = 35238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22965 ; free virtual = 35196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22960 ; free virtual = 35203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22964 ; free virtual = 35207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22924 ; free virtual = 35192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22924 ; free virtual = 35192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22922 ; free virtual = 35192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22922 ; free virtual = 35192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22922 ; free virtual = 35192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22922 ; free virtual = 35192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    30|
|2     |CFGLUT5  |    57|
|3     |LUT1     |    33|
|4     |LUT2     |    50|
|5     |LUT3     |    98|
|6     |LUT4     |    97|
|7     |LUT5     |    64|
|8     |LUT6     |   397|
|9     |MUXF7    |     3|
|10    |RAMB36E1 |     1|
|11    |SRL16E   |     9|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1265|
|15    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22922 ; free virtual = 35192
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 2702.996 ; gain = 332.816 ; free physical = 22963 ; free virtual = 35245
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2702.996 ; gain = 371.770 ; free physical = 22963 ; free virtual = 35245
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2702.996 ; gain = 0.000 ; free physical = 23034 ; free virtual = 35314
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/sp7_cal3_ila_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/sp7_cal3_ila_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2719.012 ; gain = 0.000 ; free physical = 22952 ; free virtual = 35259
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 48 instances
  CFGLUT5 => SRLC32E: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:52 . Memory (MB): peak = 2719.012 ; gain = 387.785 ; free physical = 23091 ; free virtual = 35398
INFO: [Coretcl 2-1174] Renamed 123 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/sp7_cal3_ila_0_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 2839.070 ; gain = 507.844 ; free physical = 22982 ; free virtual = 35256
Successfully synthesized IP: sp7_cal3_ila_0_0
Successfully read IP: sp7_cal3_mmcm_50Mhz_0
Successfully generated target for IP: sp7_cal3_mmcm_50Mhz_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_mmcm_50Mhz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_mmcm_50Mhz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_mmcm_50Mhz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sp7_cal3_mmcm_50Mhz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_mmcm_50Mhz_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_mmcm_50Mhz_0 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22833 ; free virtual = 35082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_mmcm_50Mhz_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.v:73]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_mmcm_50Mhz_0_clk_wiz' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32977]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32977]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 80 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 125 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:39994]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_mmcm_50Mhz_0_clk_wiz' (4#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_clk_wiz.v:71]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_mmcm_50Mhz_0' (5#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.v:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22854 ; free virtual = 35117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22875 ; free virtual = 35136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22875 ; free virtual = 35136
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22871 ; free virtual = 35132
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sp7_cal3_mmcm_50Mhz_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sp7_cal3_mmcm_50Mhz_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22827 ; free virtual = 35078
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22827 ; free virtual = 35078
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22910 ; free virtual = 35131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22910 ; free virtual = 35131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22910 ; free virtual = 35132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22904 ; free virtual = 35134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22899 ; free virtual = 35128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22858 ; free virtual = 35086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22858 ; free virtual = 35086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22853 ; free virtual = 35082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22881 ; free virtual = 35095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22881 ; free virtual = 35095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22881 ; free virtual = 35095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22881 ; free virtual = 35095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22881 ; free virtual = 35095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22881 ; free virtual = 35095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22881 ; free virtual = 35095
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22920 ; free virtual = 35143
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22920 ; free virtual = 35143
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22917 ; free virtual = 35139
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.xdc] for cell 'inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.xdc:57]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 22939 ; free virtual = 35161
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2839.070 ; gain = 0.000 ; free physical = 23056 ; free virtual = 35277
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2847.074 ; gain = 8.004 ; free physical = 23161 ; free virtual = 35377
Successfully synthesized IP: sp7_cal3_mmcm_50Mhz_0
Successfully read IP: sp7_cal3_proc_sys_reset_0_0
Successfully generated target for IP: sp7_cal3_proc_sys_reset_0_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sp7_cal3_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_proc_sys_reset_0_0 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2847.074 ; gain = 0.000 ; free physical = 22934 ; free virtual = 35130
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sp7_cal3_proc_sys_reset_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/synth/sp7_cal3_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/synth/sp7_cal3_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (1#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'sp7_cal3_proc_sys_reset_0_0' (7#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/synth/sp7_cal3_proc_sys_reset_0_0.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2847.074 ; gain = 0.000 ; free physical = 22979 ; free virtual = 35184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2847.074 ; gain = 0.000 ; free physical = 22977 ; free virtual = 35181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2847.074 ; gain = 0.000 ; free physical = 22977 ; free virtual = 35181
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2847.074 ; gain = 0.000 ; free physical = 22973 ; free virtual = 35177
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.867 ; gain = 0.000 ; free physical = 22919 ; free virtual = 35123
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.867 ; gain = 0.000 ; free physical = 22919 ; free virtual = 35123
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 23008 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 23008 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 23008 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 23001 ; free virtual = 35191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 23001 ; free virtual = 35188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 22961 ; free virtual = 35152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 22961 ; free virtual = 35152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 22956 ; free virtual = 35147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 22963 ; free virtual = 35147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 22963 ; free virtual = 35147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 22963 ; free virtual = 35147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 22963 ; free virtual = 35147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 22963 ; free virtual = 35147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 22963 ; free virtual = 35147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 22963 ; free virtual = 35147
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2868.867 ; gain = 0.000 ; free physical = 23001 ; free virtual = 35193
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 23001 ; free virtual = 35193
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.867 ; gain = 0.000 ; free physical = 22996 ; free virtual = 35188
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.867 ; gain = 0.000 ; free physical = 23026 ; free virtual = 35219
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 23150 ; free virtual = 35343
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2868.867 ; gain = 21.793 ; free physical = 23217 ; free virtual = 35406
Successfully synthesized IP: sp7_cal3_proc_sys_reset_0_0
Successfully read IP: sp7_cal3_proc_sys_reset_0_1
Successfully generated target for IP: sp7_cal3_proc_sys_reset_0_1
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_proc_sys_reset_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_proc_sys_reset_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_proc_sys_reset_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sp7_cal3_proc_sys_reset_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_proc_sys_reset_0_1'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_proc_sys_reset_0_1 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2868.867 ; gain = 0.000 ; free physical = 22933 ; free virtual = 35113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sp7_cal3_proc_sys_reset_0_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/synth/sp7_cal3_proc_sys_reset_0_1.vhd:74]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/synth/sp7_cal3_proc_sys_reset_0_1.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (1#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'sp7_cal3_proc_sys_reset_0_1' (7#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/synth/sp7_cal3_proc_sys_reset_0_1.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2868.867 ; gain = 0.000 ; free physical = 23012 ; free virtual = 35202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2868.867 ; gain = 0.000 ; free physical = 23011 ; free virtual = 35199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2868.867 ; gain = 0.000 ; free physical = 23011 ; free virtual = 35199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.867 ; gain = 0.000 ; free physical = 23008 ; free virtual = 35196
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1_board.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.809 ; gain = 0.000 ; free physical = 23026 ; free virtual = 35214
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.809 ; gain = 0.000 ; free physical = 23026 ; free virtual = 35214
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23089 ; free virtual = 35269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23089 ; free virtual = 35269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23088 ; free virtual = 35269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23081 ; free virtual = 35269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23073 ; free virtual = 35265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23030 ; free virtual = 35222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23030 ; free virtual = 35222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23025 ; free virtual = 35218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23036 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23036 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23036 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23036 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23035 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23035 ; free virtual = 35226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23035 ; free virtual = 35226
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2882.809 ; gain = 0.000 ; free physical = 23085 ; free virtual = 35277
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23085 ; free virtual = 35277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.809 ; gain = 0.000 ; free physical = 23081 ; free virtual = 35273
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1_board.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.809 ; gain = 0.000 ; free physical = 23107 ; free virtual = 35297
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
269 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23219 ; free virtual = 35409
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2882.809 ; gain = 13.941 ; free physical = 23284 ; free virtual = 35471
Successfully synthesized IP: sp7_cal3_proc_sys_reset_0_1
Successfully read IP: sp7_cal3_proc_sys_reset_1_0
Successfully generated target for IP: sp7_cal3_proc_sys_reset_1_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sp7_cal3_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_proc_sys_reset_1_0 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2882.809 ; gain = 0.000 ; free physical = 23049 ; free virtual = 35226
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sp7_cal3_proc_sys_reset_1_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/synth/sp7_cal3_proc_sys_reset_1_0.vhd:74]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/synth/sp7_cal3_proc_sys_reset_1_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (1#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'sp7_cal3_proc_sys_reset_1_0' (7#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/synth/sp7_cal3_proc_sys_reset_1_0.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2882.809 ; gain = 0.000 ; free physical = 23087 ; free virtual = 35273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2882.809 ; gain = 0.000 ; free physical = 23095 ; free virtual = 35280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2882.809 ; gain = 0.000 ; free physical = 23095 ; free virtual = 35280
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.809 ; gain = 0.000 ; free physical = 23090 ; free virtual = 35275
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2898.750 ; gain = 0.000 ; free physical = 23034 ; free virtual = 35220
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2898.750 ; gain = 0.000 ; free physical = 23034 ; free virtual = 35220
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 23017 ; free virtual = 35212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 23017 ; free virtual = 35212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 23016 ; free virtual = 35212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 22998 ; free virtual = 35203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 22989 ; free virtual = 35196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 22952 ; free virtual = 35158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 22952 ; free virtual = 35158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 22947 ; free virtual = 35153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 22926 ; free virtual = 35138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 22926 ; free virtual = 35138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 22926 ; free virtual = 35138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 22926 ; free virtual = 35138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 22926 ; free virtual = 35138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 22926 ; free virtual = 35138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 22926 ; free virtual = 35137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2898.750 ; gain = 0.000 ; free physical = 22971 ; free virtual = 35183
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 22971 ; free virtual = 35183
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2898.750 ; gain = 0.000 ; free physical = 22967 ; free virtual = 35179
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2898.750 ; gain = 0.000 ; free physical = 22990 ; free virtual = 35201
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
321 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 23087 ; free virtual = 35312
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2898.750 ; gain = 15.941 ; free physical = 23148 ; free virtual = 35376
Successfully synthesized IP: sp7_cal3_proc_sys_reset_1_0
Successfully read IP: sp7_cal3_util_ds_buf_0_0
Successfully generated target for IP: sp7_cal3_util_ds_buf_0_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_util_ds_buf_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_util_ds_buf_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_util_ds_buf_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sp7_cal3_util_ds_buf_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_util_ds_buf_0_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_util_ds_buf_0_0 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.750 ; gain = 0.000 ; free physical = 22864 ; free virtual = 35089
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sp7_cal3_util_ds_buf_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/synth/sp7_cal3_util_ds_buf_0_0.vhd:64]
	Parameter C_BUF_TYPE bound to: IBUFDS - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/util_ds_buf.vhd:72' bound to instance 'U0' of component 'util_ds_buf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/synth/sp7_cal3_util_ds_buf_0_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/util_ds_buf.vhd:219]
	Parameter C_BUF_TYPE bound to: IBUFDS - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_I' to cell 'IBUFDS' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/util_ds_buf.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (1#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/util_ds_buf.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'sp7_cal3_util_ds_buf_0_0' (2#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/synth/sp7_cal3_util_ds_buf_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.750 ; gain = 0.000 ; free physical = 22918 ; free virtual = 35150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.750 ; gain = 0.000 ; free physical = 22917 ; free virtual = 35150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.750 ; gain = 0.000 ; free physical = 22917 ; free virtual = 35150
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2898.750 ; gain = 0.000 ; free physical = 22913 ; free virtual = 35146
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_board.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.754 ; gain = 0.000 ; free physical = 22845 ; free virtual = 35076
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.754 ; gain = 0.000 ; free physical = 22845 ; free virtual = 35076
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22786 ; free virtual = 35046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22786 ; free virtual = 35046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22784 ; free virtual = 35045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22776 ; free virtual = 35047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22778 ; free virtual = 35050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22736 ; free virtual = 35007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22736 ; free virtual = 35007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22732 ; free virtual = 35003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22887 ; free virtual = 35147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22887 ; free virtual = 35147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22887 ; free virtual = 35147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22887 ; free virtual = 35147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22887 ; free virtual = 35147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22887 ; free virtual = 35147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |IBUFDS |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22887 ; free virtual = 35147
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.754 ; gain = 0.000 ; free physical = 22932 ; free virtual = 35192
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 22932 ; free virtual = 35192
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.754 ; gain = 0.000 ; free physical = 22928 ; free virtual = 35188
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_board.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.754 ; gain = 0.000 ; free physical = 22963 ; free virtual = 35218
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
352 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 23065 ; free virtual = 35320
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2906.754 ; gain = 8.004 ; free physical = 23155 ; free virtual = 35389
Successfully synthesized IP: sp7_cal3_util_ds_buf_0_0
Successfully read IP: sp7_cal3_util_ds_buf_0_1
Successfully generated target for IP: sp7_cal3_util_ds_buf_0_1
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_util_ds_buf_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_util_ds_buf_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_util_ds_buf_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sp7_cal3_util_ds_buf_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_util_ds_buf_0_1'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_util_ds_buf_0_1 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2906.754 ; gain = 0.000 ; free physical = 22957 ; free virtual = 35163
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sp7_cal3_util_ds_buf_0_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/synth/sp7_cal3_util_ds_buf_0_1.vhd:64]
	Parameter C_BUF_TYPE bound to: BUFGCE - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/util_ds_buf.vhd:72' bound to instance 'U0' of component 'util_ds_buf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/synth/sp7_cal3_util_ds_buf_0_1.vhd:179]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/util_ds_buf.vhd:219]
	Parameter C_BUF_TYPE bound to: BUFGCE - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'BUFGCE_U' to cell 'BUFGCE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/util_ds_buf.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (1#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/util_ds_buf.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'sp7_cal3_util_ds_buf_0_1' (2#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/synth/sp7_cal3_util_ds_buf_0_1.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.754 ; gain = 0.000 ; free physical = 22952 ; free virtual = 35181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.754 ; gain = 0.000 ; free physical = 22949 ; free virtual = 35178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.754 ; gain = 0.000 ; free physical = 22949 ; free virtual = 35178
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.754 ; gain = 0.000 ; free physical = 22945 ; free virtual = 35174
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1_board.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.758 ; gain = 0.000 ; free physical = 22890 ; free virtual = 35115
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.758 ; gain = 0.000 ; free physical = 22890 ; free virtual = 35115
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22944 ; free virtual = 35158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22944 ; free virtual = 35158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22943 ; free virtual = 35158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22938 ; free virtual = 35162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22940 ; free virtual = 35168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22895 ; free virtual = 35123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22895 ; free virtual = 35123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22891 ; free virtual = 35119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22857 ; free virtual = 35106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22857 ; free virtual = 35106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22857 ; free virtual = 35106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22856 ; free virtual = 35104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22855 ; free virtual = 35104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22855 ; free virtual = 35103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFGCE |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22855 ; free virtual = 35103
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.758 ; gain = 0.000 ; free physical = 22921 ; free virtual = 35148
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 22921 ; free virtual = 35149
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.758 ; gain = 0.000 ; free physical = 22922 ; free virtual = 35149
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/USE_BUFGCE.GEN_BUFGCE[0].BUFGCE_U' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1_board.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.758 ; gain = 0.000 ; free physical = 22957 ; free virtual = 35174
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
382 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 23057 ; free virtual = 35276
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2914.758 ; gain = 8.004 ; free physical = 23100 ; free virtual = 35320
Successfully synthesized IP: sp7_cal3_util_ds_buf_0_1
Successfully read IP: sp7_cal3_util_ds_buf_0_2
Successfully generated target for IP: sp7_cal3_util_ds_buf_0_2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_util_ds_buf_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_util_ds_buf_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_util_ds_buf_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sp7_cal3_util_ds_buf_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_util_ds_buf_0_2'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_util_ds_buf_0_2 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2914.758 ; gain = 0.000 ; free physical = 22873 ; free virtual = 35083
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sp7_cal3_util_ds_buf_0_2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/synth/sp7_cal3_util_ds_buf_0_2.vhd:63]
	Parameter C_BUF_TYPE bound to: BUFG - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/util_ds_buf.vhd:72' bound to instance 'U0' of component 'util_ds_buf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/synth/sp7_cal3_util_ds_buf_0_2.vhd:178]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/util_ds_buf.vhd:219]
	Parameter C_BUF_TYPE bound to: BUFG - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
INFO: [Synth 8-113] binding component instance 'BUFG_U' to cell 'BUFG' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/util_ds_buf.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (1#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/util_ds_buf.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'sp7_cal3_util_ds_buf_0_2' (2#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/synth/sp7_cal3_util_ds_buf_0_2.vhd:63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2914.758 ; gain = 0.000 ; free physical = 22905 ; free virtual = 35126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2914.758 ; gain = 0.000 ; free physical = 22906 ; free virtual = 35126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2914.758 ; gain = 0.000 ; free physical = 22906 ; free virtual = 35126
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.758 ; gain = 0.000 ; free physical = 22902 ; free virtual = 35121
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Designutils 20-1758] instance U0 wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2_ooc.xdc'.
WARNING: [Designutils 20-1758] instance U0 wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2_board.xdc'.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.762 ; gain = 0.000 ; free physical = 22860 ; free virtual = 35076
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.762 ; gain = 0.000 ; free physical = 22860 ; free virtual = 35076
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22893 ; free virtual = 35110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22893 ; free virtual = 35110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22893 ; free virtual = 35110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22882 ; free virtual = 35109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22877 ; free virtual = 35107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22837 ; free virtual = 35065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22837 ; free virtual = 35065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22833 ; free virtual = 35060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22835 ; free virtual = 35059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22835 ; free virtual = 35059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22835 ; free virtual = 35059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22835 ; free virtual = 35059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22835 ; free virtual = 35059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22835 ; free virtual = 35059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22835 ; free virtual = 35059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2922.762 ; gain = 0.000 ; free physical = 22887 ; free virtual = 35115
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 22887 ; free virtual = 35115
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.762 ; gain = 0.000 ; free physical = 22883 ; free virtual = 35112
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2_board.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.762 ; gain = 0.000 ; free physical = 22914 ; free virtual = 35148
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
408 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 23008 ; free virtual = 35241
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2922.762 ; gain = 8.004 ; free physical = 23080 ; free virtual = 35310
Successfully synthesized IP: sp7_cal3_util_ds_buf_0_2
Successfully read IP: sp7_cal3_util_gnss_clk_buf_0_0
Successfully generated target for IP: sp7_cal3_util_gnss_clk_buf_0_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_util_gnss_clk_buf_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_util_gnss_clk_buf_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_util_gnss_clk_buf_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'sp7_cal3_util_gnss_clk_buf_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_util_gnss_clk_buf_0_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_util_gnss_clk_buf_0_0 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2922.762 ; gain = 0.000 ; free physical = 22963 ; free virtual = 35184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sp7_cal3_util_gnss_clk_buf_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/synth/sp7_cal3_util_gnss_clk_buf_0_0.vhd:64]
	Parameter C_BUF_TYPE bound to: IBUFDS - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/util_ds_buf.vhd:72' bound to instance 'U0' of component 'util_ds_buf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/synth/sp7_cal3_util_gnss_clk_buf_0_0.vhd:180]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/util_ds_buf.vhd:219]
	Parameter C_BUF_TYPE bound to: IBUFDS - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter C_BUFGCE_DIV bound to: 1 - type: integer 
	Parameter C_BUFG_GT_SYNC bound to: 0 - type: integer 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_OBUFDS_GTE5_ADV bound to: 2'b00 
	Parameter C_REFCLK_ICNTL_TX bound to: 5'b00000 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_I' to cell 'IBUFDS' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/util_ds_buf.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (1#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/util_ds_buf.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'sp7_cal3_util_gnss_clk_buf_0_0' (2#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/synth/sp7_cal3_util_gnss_clk_buf_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2922.762 ; gain = 0.000 ; free physical = 22966 ; free virtual = 35229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2922.762 ; gain = 0.000 ; free physical = 22964 ; free virtual = 35227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2922.762 ; gain = 0.000 ; free physical = 22964 ; free virtual = 35227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2922.762 ; gain = 0.000 ; free physical = 22961 ; free virtual = 35224
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_board.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.766 ; gain = 0.000 ; free physical = 22906 ; free virtual = 35167
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.766 ; gain = 0.000 ; free physical = 22906 ; free virtual = 35167
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22989 ; free virtual = 35212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22989 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22989 ; free virtual = 35212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22981 ; free virtual = 35213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22978 ; free virtual = 35212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22934 ; free virtual = 35168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22934 ; free virtual = 35168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22931 ; free virtual = 35165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22996 ; free virtual = 35180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22996 ; free virtual = 35180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22996 ; free virtual = 35180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22996 ; free virtual = 35180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22996 ; free virtual = 35180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22996 ; free virtual = 35180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |IBUFDS |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 22996 ; free virtual = 35180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2930.766 ; gain = 0.000 ; free physical = 23037 ; free virtual = 35229
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 23037 ; free virtual = 35229
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.766 ; gain = 0.000 ; free physical = 23033 ; free virtual = 35225
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_board.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2930.766 ; gain = 0.000 ; free physical = 23059 ; free virtual = 35251
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
438 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 23151 ; free virtual = 35344
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2930.766 ; gain = 8.004 ; free physical = 23213 ; free virtual = 35401
Successfully synthesized IP: sp7_cal3_util_gnss_clk_buf_0_0
Successfully read IP: sp7_cal3_vio_0_0
Successfully generated target for IP: sp7_cal3_vio_0_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_vio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_vio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_vio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_vio_0_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_vio_0_0 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2930.766 ; gain = 0.000 ; free physical = 22926 ; free virtual = 35105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_vio_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/synth/sp7_cal3_vio_0_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_vio_0_0' (8#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/synth/sp7_cal3_vio_0_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2930.766 ; gain = 0.000 ; free physical = 23036 ; free virtual = 35202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2930.766 ; gain = 0.000 ; free physical = 23036 ; free virtual = 35201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2930.766 ; gain = 0.000 ; free physical = 23036 ; free virtual = 35201
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2930.766 ; gain = 0.000 ; free physical = 23030 ; free virtual = 35195
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0_ooc.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0_ooc.xdc]
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2981.582 ; gain = 0.000 ; free physical = 22974 ; free virtual = 35140
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2981.582 ; gain = 0.000 ; free physical = 22974 ; free virtual = 35140
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23029 ; free virtual = 35186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23029 ; free virtual = 35186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23023 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23011 ; free virtual = 35179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23007 ; free virtual = 35180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 22965 ; free virtual = 35137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 22965 ; free virtual = 35137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 22958 ; free virtual = 35131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23021 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23021 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23021 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23021 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23021 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23021 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |LUT2  |     8|
|3     |LUT3  |    20|
|4     |LUT4  |     9|
|5     |LUT5  |    13|
|6     |LUT6  |   113|
|7     |MUXF7 |     8|
|8     |FDRE  |   585|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23021 ; free virtual = 35189
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2981.582 ; gain = 0.000 ; free physical = 23067 ; free virtual = 35235
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23068 ; free virtual = 35236
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2981.582 ; gain = 0.000 ; free physical = 23149 ; free virtual = 35316
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0_ooc.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0_ooc.xdc]
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2981.582 ; gain = 0.000 ; free physical = 23098 ; free virtual = 35268
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
461 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23194 ; free virtual = 35363
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2981.582 ; gain = 50.816 ; free physical = 23264 ; free virtual = 35429
Successfully synthesized IP: sp7_cal3_vio_0_0
Successfully read IP: sp7_cal3_vio_clk_pwr_enable_0
Successfully generated target for IP: sp7_cal3_vio_clk_pwr_enable_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_vio_clk_pwr_enable_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_vio_clk_pwr_enable_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_vio_clk_pwr_enable_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_vio_clk_pwr_enable_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_vio_clk_pwr_enable_0 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2981.582 ; gain = 0.000 ; free physical = 22994 ; free virtual = 35149
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_vio_clk_pwr_enable_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/synth/sp7_cal3_vio_clk_pwr_enable_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_vio_clk_pwr_enable_0' (6#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/synth/sp7_cal3_vio_clk_pwr_enable_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2981.582 ; gain = 0.000 ; free physical = 23055 ; free virtual = 35252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2981.582 ; gain = 0.000 ; free physical = 23056 ; free virtual = 35252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2981.582 ; gain = 0.000 ; free physical = 23056 ; free virtual = 35252
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2981.582 ; gain = 0.000 ; free physical = 23052 ; free virtual = 35249
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0_ooc.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0_ooc.xdc]
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2989.586 ; gain = 0.000 ; free physical = 22998 ; free virtual = 35192
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2989.586 ; gain = 0.000 ; free physical = 22998 ; free virtual = 35192
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23063 ; free virtual = 35240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23063 ; free virtual = 35240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23062 ; free virtual = 35240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23048 ; free virtual = 35232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23069 ; free virtual = 35245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23026 ; free virtual = 35200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23026 ; free virtual = 35201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23019 ; free virtual = 35193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23024 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23024 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23024 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23024 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23024 ; free virtual = 35189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23024 ; free virtual = 35188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |    39|
|4     |LUT4 |     7|
|5     |LUT5 |    25|
|6     |LUT6 |    67|
|7     |FDRE |   282|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23024 ; free virtual = 35188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2989.586 ; gain = 0.000 ; free physical = 23067 ; free virtual = 35231
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23067 ; free virtual = 35231
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2989.586 ; gain = 0.000 ; free physical = 23149 ; free virtual = 35313
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0_ooc.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0_ooc.xdc]
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2989.586 ; gain = 0.000 ; free physical = 23074 ; free virtual = 35266
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
483 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23163 ; free virtual = 35358
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2989.586 ; gain = 8.004 ; free physical = 23223 ; free virtual = 35416
Successfully synthesized IP: sp7_cal3_vio_clk_pwr_enable_0
Successfully read IP: sp7_cal3_vio_clock_measures_0
Successfully generated target for IP: sp7_cal3_vio_clock_measures_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_vio_clock_measures_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_vio_clock_measures_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_vio_clock_measures_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_vio_clock_measures_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_vio_clock_measures_0 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2989.586 ; gain = 0.000 ; free physical = 22948 ; free virtual = 35140
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_vio_clock_measures_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/synth/sp7_cal3_vio_clock_measures_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_vio_clock_measures_0' (7#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/synth/sp7_cal3_vio_clock_measures_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2989.586 ; gain = 0.000 ; free physical = 22960 ; free virtual = 35236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2989.586 ; gain = 0.000 ; free physical = 22969 ; free virtual = 35245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2989.586 ; gain = 0.000 ; free physical = 22969 ; free virtual = 35245
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2989.586 ; gain = 0.000 ; free physical = 22964 ; free virtual = 35240
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0_ooc.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0_ooc.xdc]
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.402 ; gain = 0.000 ; free physical = 22911 ; free virtual = 35186
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.402 ; gain = 0.000 ; free physical = 22911 ; free virtual = 35186
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23051 ; free virtual = 35222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23051 ; free virtual = 35222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23043 ; free virtual = 35221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23032 ; free virtual = 35212
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23056 ; free virtual = 35227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 22989 ; free virtual = 35161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 22986 ; free virtual = 35159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 22977 ; free virtual = 35150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23020 ; free virtual = 35185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23020 ; free virtual = 35185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23020 ; free virtual = 35186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23020 ; free virtual = 35186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23010 ; free virtual = 35184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23010 ; free virtual = 35183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     3|
|3     |LUT3 |   128|
|4     |LUT4 |     3|
|5     |LUT5 |    28|
|6     |LUT6 |   111|
|7     |FDRE |   515|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23010 ; free virtual = 35183
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3021.402 ; gain = 0.000 ; free physical = 23043 ; free virtual = 35217
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23043 ; free virtual = 35217
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.402 ; gain = 0.000 ; free physical = 23127 ; free virtual = 35296
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0_ooc.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0_ooc.xdc]
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.402 ; gain = 0.000 ; free physical = 23075 ; free virtual = 35249
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
505 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23168 ; free virtual = 35341
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3021.402 ; gain = 31.816 ; free physical = 23231 ; free virtual = 35401
Successfully synthesized IP: sp7_cal3_vio_clock_measures_0
Successfully read IP: sp7_cal3_vio_main_config_0
Successfully generated target for IP: sp7_cal3_vio_main_config_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_vio_main_config_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_vio_main_config_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_vio_main_config_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_vio_main_config_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_vio_main_config_0 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3021.402 ; gain = 0.000 ; free physical = 23055 ; free virtual = 35212
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_vio_main_config_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/synth/sp7_cal3_vio_main_config_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_vio_main_config_0' (7#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/synth/sp7_cal3_vio_main_config_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3021.402 ; gain = 0.000 ; free physical = 23044 ; free virtual = 35210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3021.402 ; gain = 0.000 ; free physical = 23045 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3021.402 ; gain = 0.000 ; free physical = 23045 ; free virtual = 35211
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.402 ; gain = 0.000 ; free physical = 23042 ; free virtual = 35208
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0_ooc.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0_ooc.xdc]
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3037.344 ; gain = 0.000 ; free physical = 22991 ; free virtual = 35160
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3037.344 ; gain = 0.000 ; free physical = 22991 ; free virtual = 35160
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23031 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23031 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23031 ; free virtual = 35211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23025 ; free virtual = 35205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23040 ; free virtual = 35213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23004 ; free virtual = 35177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23004 ; free virtual = 35177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 22999 ; free virtual = 35172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23001 ; free virtual = 35172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23001 ; free virtual = 35172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23000 ; free virtual = 35172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23000 ; free virtual = 35172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23000 ; free virtual = 35172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23000 ; free virtual = 35172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     6|
|2     |LUT3 |    41|
|3     |LUT4 |    18|
|4     |LUT5 |    16|
|5     |LUT6 |    64|
|6     |FDRE |   248|
|7     |FDSE |    20|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23000 ; free virtual = 35172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3037.344 ; gain = 0.000 ; free physical = 23038 ; free virtual = 35209
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23038 ; free virtual = 35209
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3037.344 ; gain = 0.000 ; free physical = 23109 ; free virtual = 35280
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0_ooc.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0_ooc.xdc]
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3037.344 ; gain = 0.000 ; free physical = 23062 ; free virtual = 35233
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
527 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23150 ; free virtual = 35321
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 3037.344 ; gain = 15.941 ; free physical = 23215 ; free virtual = 35382
Successfully synthesized IP: sp7_cal3_vio_main_config_0
Successfully read IP: sp7_cal3_vio_PLL_config_0
Successfully generated target for IP: sp7_cal3_vio_PLL_config_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_vio_PLL_config_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_vio_PLL_config_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_vio_PLL_config_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_vio_PLL_config_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_vio_PLL_config_0 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.344 ; gain = 0.000 ; free physical = 22931 ; free virtual = 35087
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_vio_PLL_config_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/synth/sp7_cal3_vio_PLL_config_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_vio_PLL_config_0' (7#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/synth/sp7_cal3_vio_PLL_config_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3037.344 ; gain = 0.000 ; free physical = 23015 ; free virtual = 35181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3037.344 ; gain = 0.000 ; free physical = 23015 ; free virtual = 35180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3037.344 ; gain = 0.000 ; free physical = 23015 ; free virtual = 35180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3037.344 ; gain = 0.000 ; free physical = 23011 ; free virtual = 35176
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0_ooc.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0_ooc.xdc]
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.316 ; gain = 0.000 ; free physical = 22964 ; free virtual = 35128
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3048.316 ; gain = 0.000 ; free physical = 22964 ; free virtual = 35128
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 23029 ; free virtual = 35186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 23029 ; free virtual = 35186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 23021 ; free virtual = 35186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 23011 ; free virtual = 35177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 23010 ; free virtual = 35179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 22972 ; free virtual = 35142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 22972 ; free virtual = 35142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 22968 ; free virtual = 35137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 22966 ; free virtual = 35137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 22966 ; free virtual = 35137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 22966 ; free virtual = 35137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 22966 ; free virtual = 35137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 22966 ; free virtual = 35137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 22966 ; free virtual = 35137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     7|
|2     |LUT3 |    29|
|3     |LUT4 |    18|
|4     |LUT5 |    13|
|5     |LUT6 |    61|
|6     |FDRE |   240|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 22966 ; free virtual = 35137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3048.316 ; gain = 0.000 ; free physical = 23010 ; free virtual = 35181
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 23011 ; free virtual = 35182
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.316 ; gain = 0.000 ; free physical = 23087 ; free virtual = 35258
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0_ooc.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0_ooc.xdc]
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.316 ; gain = 0.000 ; free physical = 23048 ; free virtual = 35214
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
549 Infos, 199 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 23131 ; free virtual = 35297
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3048.316 ; gain = 10.973 ; free physical = 23192 ; free virtual = 35352
Successfully synthesized IP: sp7_cal3_vio_PLL_config_0
Successfully read IP: sp7_cal3_vio_ZU_status_0
Successfully generated target for IP: sp7_cal3_vio_ZU_status_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sp7_cal3_vio_ZU_status_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sp7_cal3_vio_ZU_status_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sp7_cal3_vio_ZU_status_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sp7_cal3_vio_ZU_status_0'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top sp7_cal3_vio_ZU_status_0 -part xc7s25csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3048.316 ; gain = 0.000 ; free physical = 23034 ; free virtual = 35184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_vio_ZU_status_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/synth/sp7_cal3_vio_ZU_status_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_vio_ZU_status_0' (6#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/synth/sp7_cal3_vio_ZU_status_0.v:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3048.316 ; gain = 0.000 ; free physical = 23029 ; free virtual = 35188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3048.316 ; gain = 0.000 ; free physical = 23029 ; free virtual = 35188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3048.316 ; gain = 0.000 ; free physical = 23029 ; free virtual = 35188
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3048.316 ; gain = 0.000 ; free physical = 23025 ; free virtual = 35184
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0_ooc.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0_ooc.xdc]
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3056.320 ; gain = 0.000 ; free physical = 22977 ; free virtual = 35137
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3056.320 ; gain = 0.000 ; free physical = 22977 ; free virtual = 35137
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 23034 ; free virtual = 35185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 23034 ; free virtual = 35185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 23034 ; free virtual = 35186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 23017 ; free virtual = 35177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 23017 ; free virtual = 35183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 22984 ; free virtual = 35151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 22984 ; free virtual = 35151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 22979 ; free virtual = 35146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 22980 ; free virtual = 35145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 22980 ; free virtual = 35145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 22980 ; free virtual = 35145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 22980 ; free virtual = 35145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 22980 ; free virtual = 35145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 22980 ; free virtual = 35145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |    31|
|4     |LUT4 |     6|
|5     |LUT5 |    23|
|6     |LUT6 |    65|
|7     |FDRE |   268|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 22980 ; free virtual = 35145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3056.320 ; gain = 0.000 ; free physical = 23017 ; free virtual = 35183
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 23018 ; free virtual = 35183
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3056.320 ; gain = 0.000 ; free physical = 23094 ; free virtual = 35259
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0_ooc.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0_ooc.xdc]
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3056.320 ; gain = 0.000 ; free physical = 23052 ; free virtual = 35217
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
571 Infos, 236 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 23142 ; free virtual = 35307
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3056.320 ; gain = 8.004 ; free physical = 23194 ; free virtual = 35357
Successfully synthesized IP: sp7_cal3_vio_ZU_status_0
# if {$error_count_2 > 0} {
#     puts "Finished processing IPs with $error_count_2 errors."
#     exit 1
# } else {
#     puts "All IPs processed successfully."
# }
All IPs processed successfully.
# puts "Adding Custom IP Repository and Processing Custom IP..........................................................................."
Adding Custom IP Repository and Processing Custom IP...........................................................................
# set custom_ip_list [list \
#     "axil_dac82002_1.1" \
#     "axi_time_ctrl_v1_00_a_1.0" \
#     "axi_uart16550_v1_02_a_1.0"  \
#     "hier_flash_microblaze"\
# ]
# foreach custom_ip_name $custom_ip_list {
#     set custom_ip_repo "$ip_repo_custom/$custom_ip_name"
# 
#     # Add custom IP repository
#     if {[catch {set_property ip_repo_paths $custom_ip_repo [get_filesets sources_1]} result]} {
#         puts "Error setting custom IP repository paths: $result"
#         exit 1
#     } else {
#         puts "Successfully set custom IP repository paths: $custom_ip_repo"
#     }
# 
#     # Update IP catalog
#     if {[catch {update_ip_catalog} result]} {
#         puts "Error updating IP catalog: $result"
#         exit 1
#     } else {
#         puts "Successfully updated IP catalog."
#     }
# }
Successfully set custom IP repository paths: /home/bhashini/Desktop/spartan_p3_new/scripting/src/custom_ip/axil_dac82002_1.1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhashini/Desktop/spartan_p3_new/scripting/src/custom_ip/axil_dac82002_1.1'.
Successfully updated IP catalog.
Successfully set custom IP repository paths: /home/bhashini/Desktop/spartan_p3_new/scripting/src/custom_ip/axi_time_ctrl_v1_00_a_1.0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhashini/Desktop/spartan_p3_new/scripting/src/custom_ip/axi_time_ctrl_v1_00_a_1.0'.
Successfully updated IP catalog.
Successfully set custom IP repository paths: /home/bhashini/Desktop/spartan_p3_new/scripting/src/custom_ip/axi_uart16550_v1_02_a_1.0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhashini/Desktop/spartan_p3_new/scripting/src/custom_ip/axi_uart16550_v1_02_a_1.0'.
Successfully updated IP catalog.
Successfully set custom IP repository paths: /home/bhashini/Desktop/spartan_p3_new/scripting/src/custom_ip/hier_flash_microblaze
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhashini/Desktop/spartan_p3_new/scripting/src/custom_ip/hier_flash_microblaze'.
Successfully updated IP catalog.
# set ip_hls "$dir/hls/parallel_to_AXI/solution1"
# if {[catch {set_property ip_repo_paths $ip_hls [get_filesets sources_1]} result]} {
#     puts "Error setting custom IP repository paths: $result"
#     exit 1
# } else {
#     puts "Successfully set custom IP repository paths: $ip_hls"
# }
Successfully set custom IP repository paths: /home/bhashini/Desktop/spartan_p3_new/scripting/hls/parallel_to_AXI/solution1
# if {[catch {update_ip_catalog} result]} {
#     puts "Error updating IP catalog: $result"
#     exit 1
# } else {
#     puts "Successfully updated IP catalog."
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhashini/Desktop/spartan_p3_new/scripting/hls/parallel_to_AXI/solution1'.
Successfully updated IP catalog.
# set ip_xci_custom "$ip_repo/sp7_cal3_hier_flash_microblaze_0_1/sp7_cal3_hier_flash_microblaze_0_1.xci"
# if {[catch {read_ip $ip_xci_custom} result]} {
#     puts "Error reading custom IP ($ip_xci_custom): $result"
#     exit 1
# } else {
#     puts "Successfully read custom IP: $ip_xci_custom"
# }
Successfully read custom IP: /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/sp7_cal3_hier_flash_microblaze_0_1.xci
# if {[catch {generate_target all [get_files $ip_xci_custom]} result]} {
#     puts "Error generating target for custom IP ($ip_xci_custom): $result"
#     exit 1
# } else {
#     puts "Successfully generated target for custom IP: $ip_xci_custom"
# }
CRITICAL WARNING: [filemgmt 20-1365] Unable to generate target(s) for the following file is locked: /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/sp7_cal3_hier_flash_microblaze_0_1.xci
Locked reason: 
* IP definition 'hier_flash_microblaze (1.0)' for IP 'sp7_cal3_hier_flash_microblaze_0_1' (customized with software release 2020.1) was not found in the IP Catalog. * IP 'sp7_cal3_hier_flash_microblaze_0_1' contains one or more locked subcores.
Successfully generated target for custom IP: /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/sp7_cal3_hier_flash_microblaze_0_1.xci
# if {[catch {synth_ip [get_files $ip_xci_custom] -force} result]} {
#     puts "Error synthesizing custom IP ($ip_xci_custom): $result"
#     #exit 1
# } else {
#     puts "Successfully synthesized custom IP: $ip_xci_custom"
# }
Error synthesizing custom IP (/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/sp7_cal3_hier_flash_microblaze_0_1.xci): ERROR: [Vivado 12-3437] This command only supports sub-design files marked for netlist generation.  To enable this functionality, set the GENERATE_SYNTH_CHECKPOINT property to true.  If the GENERATE_SYNTH_CHECKPOINT property is marked read-only, then select 'Report IP Status' from the 'Tools' menu, or run the 'report_ip_status' Tcl command to see why the sub-design is locked.

# synth_design -top sp7_cal3_wrapper -part xc7s25csga324-2
Command: synth_design -top sp7_cal3_wrapper -part xc7s25csga324-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/sp7_cal3_hier_flash_microblaze_0_1.xci

WARNING: [IP_Flow 19-2162] IP 'sp7_cal3_hier_flash_microblaze_0_1' is locked:
* IP definition 'hier_flash_microblaze (1.0)' for IP 'sp7_cal3_hier_flash_microblaze_0_1' (customized with software release 2020.1) was not found in the IP Catalog. * IP 'sp7_cal3_hier_flash_microblaze_0_1' contains one or more locked subcores.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.359 ; gain = 0.000 ; free physical = 22962 ; free virtual = 35154
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'counter_f' is not compiled in library proc_common_v4_0 [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd:117]
INFO: [Synth 8-638] synthesizing module 'sp7_cal3_wrapper' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/sp7_cal3_wrapper.vhd:156]
INFO: [Synth 8-3491] module 'sp7_cal3' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/sp7_cal3.vhd:6' bound to instance 'sp7_cal3_i' of component 'sp7_cal3' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/sp7_cal3_wrapper.vhd:342]
INFO: [Synth 8-638] synthesizing module 'sp7_cal3' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/sp7_cal3.vhd:171]
INFO: [Synth 8-638] synthesizing module 'DMCU_SPI_OBUFT' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/DMCU_SPI_OBUFT.vhd:14]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_0' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/DMCU_SPI_OBUFT.vhd:34]
INFO: [Synth 8-638] synthesizing module 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'o_buft' (1#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'DMCU_SPI_OBUFT' (2#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/DMCU_SPI_OBUFT.vhd:14]
INFO: [Synth 8-638] synthesizing module 'LS_SPI_OBUFT' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/LS_SPI_OBUFT.vhd:14]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_0' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/LS_SPI_OBUFT.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'LS_SPI_OBUFT' (3#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/LS_SPI_OBUFT.vhd:14]
INFO: [Synth 8-638] synthesizing module 'hier_0_vio' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_0_vio.vhd:34]
INFO: [Synth 8-3491] module 'sp7_cal3_proc_sys_reset_0_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_proc_sys_reset_0_0_stub.v:6' bound to instance 'proc_sys_reset_0' of component 'sp7_cal3_proc_sys_reset_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_0_vio.vhd:114]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_proc_sys_reset_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_proc_sys_reset_0_0' (4#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-3491] module 'sp7_cal3_proc_sys_reset_1_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_proc_sys_reset_1_0_stub.v:6' bound to instance 'proc_sys_reset_1' of component 'sp7_cal3_proc_sys_reset_1_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_0_vio.vhd:128]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_proc_sys_reset_1_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_proc_sys_reset_1_0' (5#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_proc_sys_reset_1_0_stub.v:6]
INFO: [Synth 8-3491] module 'sp7_cal3_vio_main_config_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_vio_main_config_0_stub.v:6' bound to instance 'vio_main_config' of component 'sp7_cal3_vio_main_config_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_0_vio.vhd:142]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_vio_main_config_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_vio_main_config_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_vio_main_config_0' (6#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_vio_main_config_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'hier_0_vio' (7#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_0_vio.vhd:34]
INFO: [Synth 8-638] synthesizing module 'hier_50MHz_OUT' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_50MHz_out.vhd:15]
INFO: [Synth 8-3491] module 'sp7_cal3_util_ds_buf_0_1' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_util_ds_buf_0_1_stub.v:6' bound to instance 'util_ds_buf_0' of component 'sp7_cal3_util_ds_buf_0_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_50MHz_out.vhd:36]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_util_ds_buf_0_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_util_ds_buf_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_util_ds_buf_0_1' (8#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_util_ds_buf_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'hier_50MHz_OUT' (9#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_50MHz_out.vhd:15]
INFO: [Synth 8-638] synthesizing module 'hier_BOARD_POWER_DONE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_BOARD_POWER_DONE.vhd:16]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'utility_dff_0' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_BOARD_POWER_DONE.vhd:47]
INFO: [Synth 8-638] synthesizing module 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:17]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'utility_dff' (10#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:17]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'utility_dff_1' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_BOARD_POWER_DONE.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'hier_BOARD_POWER_DONE' (11#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_BOARD_POWER_DONE.vhd:16]
INFO: [Synth 8-638] synthesizing module 'hier_CLK_PG' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_CLK_PG.vhd:24]
INFO: [Synth 8-3491] module 'ClockPowerGood' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/ClockPowerGood/ClockPowerGood.vhd:5' bound to instance 'ClockPowerGood_0' of component 'ClockPowerGood' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_CLK_PG.vhd:92]
INFO: [Synth 8-638] synthesizing module 'ClockPowerGood' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/ClockPowerGood/ClockPowerGood.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ClockPowerGood' (12#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/ClockPowerGood/ClockPowerGood.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'hier_CLK_PG' (13#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_CLK_PG.vhd:24]
INFO: [Synth 8-638] synthesizing module 'hier_GNSS_en' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:31]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'GNSS_LS_TP2_dff' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:103]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'GNSS_LS_TP2_dff1' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:112]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'GNSS_LS_TP2_dff2' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:121]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'GNSS_Reset_dff' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:129]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'GNSS_TP2_dff' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:137]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'GNSS_UART' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:145]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'GNSS_UART1' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:153]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'GNSS_UART_dff' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:161]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'GNSS_UART_dff1' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:169]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'GNSS_UART_dff2' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:177]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'GNSS_dff' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:185]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'INT_PPS_KU_dff2' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:193]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'INT_PPS_LS_dff2' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:201]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'INT_PPS_ZU_dff2' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:209]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'INT_PPS_dff' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:217]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_0' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:225]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_1' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:231]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_10' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:237]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_2' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:243]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_3' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:249]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_4' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:255]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_5' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:261]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_6' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:267]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_7' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:273]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_8' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:279]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_9' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:285]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'utility_dff_0' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:291]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'utility_dff_1' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'hier_GNSS_en' (14#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_GNSS_en.vhd:31]
INFO: [Synth 8-638] synthesizing module 'hier_LS_Kintex_sel' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_Kintex_sel.vhd:15]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'dip_sw_dff' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_Kintex_sel.vhd:41]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'dip_sw_dff1' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_Kintex_sel.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'hier_LS_Kintex_sel' (15#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_Kintex_sel.vhd:15]
INFO: [Synth 8-638] synthesizing module 'hier_LS_OBUFT' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_OBUFT.vhd:22]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_0' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_OBUFT.vhd:58]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_1' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_OBUFT.vhd:64]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_2' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_OBUFT.vhd:70]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_3' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_OBUFT.vhd:76]
INFO: [Synth 8-3491] module 'o_buft' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/obuft.vhd:34' bound to instance 'o_buft_4' of component 'o_buft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_OBUFT.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'hier_LS_OBUFT' (16#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_OBUFT.vhd:22]
INFO: [Synth 8-638] synthesizing module 'hier_LS_QSPI_sel' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_QSPI_sel.vhd:15]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'dip_sw_dff' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_QSPI_sel.vhd:41]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'dip_sw_dff1' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_QSPI_sel.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'hier_LS_QSPI_sel' (17#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_QSPI_sel.vhd:15]
INFO: [Synth 8-638] synthesizing module 'hier_LS_SPI' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_SPI.vhd:27]
INFO: [Synth 8-3491] module 'spi_regbank' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/spi_regbank/spi_regbank.vhd:8' bound to instance 'spi_ls_regbank' of component 'spi_regbank' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_SPI.vhd:149]
INFO: [Synth 8-638] synthesizing module 'spi_regbank' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/spi_regbank/spi_regbank.vhd:54]
	Parameter CPOL bound to: 1'b1 
INFO: [Synth 8-3491] module 'spi_slave' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/spi_regbank/spi_slave.vhd:34' bound to instance 'spi_slv' of component 'spi_slave' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/spi_regbank/spi_regbank.vhd:130]
INFO: [Synth 8-638] synthesizing module 'spi_slave' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/spi_regbank/spi_slave.vhd:56]
	Parameter CPOL bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'spi_slave' (18#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/spi_regbank/spi_slave.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'spi_regbank' (19#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/spi_regbank/spi_regbank.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'hier_LS_SPI' (20#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_SPI.vhd:27]
INFO: [Synth 8-638] synthesizing module 'hier_LS_SPI_MISO_IOBUF' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_SPI_MISO_IOBUF.vhd:14]
INFO: [Synth 8-3491] module 'io_buf' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/io_buf.vhd:7' bound to instance 'io_buf_0' of component 'io_buf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_SPI_MISO_IOBUF.vhd:43]
INFO: [Synth 8-638] synthesizing module 'io_buf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/io_buf.vhd:16]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'IOBUF_inst' to cell 'IOBUF' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/io_buf.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'io_buf' (21#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/iobuf/io_buf.vhd:16]
INFO: [Synth 8-3491] module 'sp7_cal3_util_ds_buf_0_2' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_util_ds_buf_0_2_stub.v:6' bound to instance 'util_ds_buf_0' of component 'sp7_cal3_util_ds_buf_0_2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_SPI_MISO_IOBUF.vhd:51]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_util_ds_buf_0_2' [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_util_ds_buf_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_util_ds_buf_0_2' (22#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_util_ds_buf_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'hier_LS_SPI_MISO_IOBUF' (23#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_SPI_MISO_IOBUF.vhd:14]
INFO: [Synth 8-638] synthesizing module 'hier_LS_Zynq_sel' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_Zynq_sel.vhd:15]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'dip_sw_dff' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_Zynq_sel.vhd:41]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'dip_sw_dff1' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_Zynq_sel.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'hier_LS_Zynq_sel' (24#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_Zynq_sel.vhd:15]
INFO: [Synth 8-638] synthesizing module 'hier_LS_reset' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_reset.vhd:23]
INFO: [Synth 8-3491] module 'SP7_LS_reset' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/SP7_LS_RESET/SP7_LS_reset.vhd:4' bound to instance 'SP7_LS_reset_0' of component 'sp7_LS_reset' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_reset.vhd:54]
INFO: [Synth 8-638] synthesizing module 'SP7_LS_reset' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/SP7_LS_RESET/SP7_LS_reset.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'SP7_LS_reset' (25#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/SP7_LS_RESET/SP7_LS_reset.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'hier_LS_reset' (26#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_LS_reset.vhd:23]
INFO: [Synth 8-638] synthesizing module 'hier_MCU_SPI' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_MCU_SPI.vhd:21]
INFO: [Synth 8-3491] module 'MCU_PLL_SPI' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/MCU_PLL_SPI/MCU_PLL_SPI.vhd:4' bound to instance 'MCU_PLL_SPI_0' of component 'MCU_PLL_SPI' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_MCU_SPI.vhd:70]
INFO: [Synth 8-638] synthesizing module 'MCU_PLL_SPI' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/MCU_PLL_SPI/MCU_PLL_SPI.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'MCU_PLL_SPI' (27#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/MCU_PLL_SPI/MCU_PLL_SPI.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'hier_MCU_SPI' (28#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_MCU_SPI.vhd:21]
INFO: [Synth 8-638] synthesizing module 'hier_SPI_regbank' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_SPI_regbank.vhd:23]
INFO: [Synth 8-3491] module 'sp7_cal3_ila_0_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_ila_0_0_stub.v:6' bound to instance 'ila_0' of component 'sp7_cal3_ila_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_SPI_regbank.vhd:151]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_ila_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_ila_0_0' (29#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_ila_0_0_stub.v:6]
INFO: [Synth 8-3491] module 'spi_regbank' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/spi_regbank/spi_regbank.vhd:8' bound to instance 'spi_regbank_0' of component 'spi_regbank' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_SPI_regbank.vhd:161]
INFO: [Synth 8-3491] module 'sp7_cal3_vio_0_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_vio_0_0_stub.v:6' bound to instance 'vio_0' of component 'sp7_cal3_vio_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_SPI_regbank.vhd:205]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_vio_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_vio_0_0' (30#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_vio_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_SPI_regbank.vhd:151]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'spi_regbank_0'. This will prevent further optimization [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_SPI_regbank.vhd:161]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_SPI_regbank.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'hier_SPI_regbank' (31#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_SPI_regbank.vhd:23]
INFO: [Synth 8-638] synthesizing module 'hier_ZU_status' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_ZU_status.vhd:18]
INFO: [Synth 8-638] synthesizing module 'hier_synchronizers_ZU_status' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_synchronizers_ZU_status.vhd:21]
INFO: [Synth 8-638] synthesizing module 'hier_sync' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_sync.vhd:15]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'utility_dff_1' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_sync.vhd:41]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'utility_dff_2' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_sync.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'hier_sync' (32#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_sync.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'hier_synchronizers_ZU_status' (33#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_synchronizers_ZU_status.vhd:21]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'utility_dff_0' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_ZU_status.vhd:86]
INFO: [Synth 8-3491] module 'sp7_cal3_vio_ZU_status_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_vio_ZU_status_0_stub.v:6' bound to instance 'vio_ZU_status' of component 'sp7_cal3_vio_ZU_status_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_ZU_status.vhd:95]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_vio_ZU_status_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_vio_ZU_status_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_vio_ZU_status_0' (34#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_vio_ZU_status_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'hier_synchronizers'. This will prevent further optimization [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_ZU_status.vhd:66]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_ZU_status'. This will prevent further optimization [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_ZU_status.vhd:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'utility_dff_0'. This will prevent further optimization [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_ZU_status.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'hier_ZU_status' (35#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_ZU_status.vhd:18]
INFO: [Synth 8-638] synthesizing module 'hier_Zynq_mode_pin' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_Zynq_mode_pin.vhd:15]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'dip_sw_dff' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_Zynq_mode_pin.vhd:41]
INFO: [Synth 8-3491] module 'utility_dff' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/utility_dff.vhd:7' bound to instance 'dip_sw_dff1' of component 'utility_dff' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_Zynq_mode_pin.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'hier_Zynq_mode_pin' (36#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_Zynq_mode_pin.vhd:15]
INFO: [Synth 8-638] synthesizing module 'hier_clock_measurments' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_clock_measurments.vhd:20]
INFO: [Synth 8-3491] module 'sp7_cal3_clk_wiz_10_OCXO_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_clk_wiz_10_OCXO_0_stub.v:5' bound to instance 'clk_wiz_10_OCXO' of component 'sp7_cal3_clk_wiz_10_OCXO_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_clock_measurments.vhd:94]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_clk_wiz_10_OCXO_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_clk_wiz_10_OCXO_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_clk_wiz_10_OCXO_0' (37#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_clk_wiz_10_OCXO_0_stub.v:5]
INFO: [Synth 8-3491] module 'clock_counter' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/clock_counter/clock_counter.vhd:8' bound to instance 'clock_counter_0' of component 'clock_counter' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_clock_measurments.vhd:101]
INFO: [Synth 8-638] synthesizing module 'clock_counter' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/clock_counter/clock_counter.vhd:21]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at '/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'xpm_cdc_single_inst' of component 'xpm_cdc_single' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/clock_counter/clock_counter.vhd:117]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (38#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at '/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'xpm_cdc_array_single_inst_10' of component 'xpm_cdc_array_single' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/clock_counter/clock_counter.vhd:203]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (39#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at '/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'xpm_cdc_array_single_inst_40m96' of component 'xpm_cdc_array_single' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/clock_counter/clock_counter.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'clock_counter' (40#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/clock_counter/clock_counter.vhd:21]
INFO: [Synth 8-3491] module 'sp7_cal3_util_ds_buf_0_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_util_ds_buf_0_0_stub.v:6' bound to instance 'util_ds_buf_0' of component 'sp7_cal3_util_ds_buf_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_clock_measurments.vhd:112]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_util_ds_buf_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_util_ds_buf_0_0' (41#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-3491] module 'sp7_cal3_util_gnss_clk_buf_0_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_util_gnss_clk_buf_0_0_stub.v:6' bound to instance 'util_gnss_clk_buf_0' of component 'sp7_cal3_util_gnss_clk_buf_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_clock_measurments.vhd:119]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_util_gnss_clk_buf_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_util_gnss_clk_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_util_gnss_clk_buf_0_0' (42#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_util_gnss_clk_buf_0_0_stub.v:6]
INFO: [Synth 8-3491] module 'sp7_cal3_vio_clock_measures_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_vio_clock_measures_0_stub.v:6' bound to instance 'vio_clock_measures' of component 'sp7_cal3_vio_clock_measures_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_clock_measurments.vhd:126]
INFO: [Synth 8-6157] synthesizing module 'sp7_cal3_vio_clock_measures_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_vio_clock_measures_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sp7_cal3_vio_clock_measures_0' (43#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/workdir/.Xil/Vivado-27253-bhashini-laptop/realtime/sp7_cal3_vio_clock_measures_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_clock_measures'. This will prevent further optimization [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_clock_measurments.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'hier_clock_measurments' (44#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_clock_measurments.vhd:20]
INFO: [Synth 8-3491] module 'sp7_cal3_hier_flash_microblaze_0_1' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/synth/sp7_cal3_hier_flash_microblaze_0_1.vhd:56' bound to instance 'hier_flash_microblaze_0' of component 'sp7_cal3_hier_flash_microblaze_0_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/sp7_cal3.vhd:824]
INFO: [Synth 8-638] synthesizing module 'sp7_cal3_hier_flash_microblaze_0_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/synth/sp7_cal3_hier_flash_microblaze_0_1.vhd:101]
INFO: [Synth 8-3491] module 'hier_flash_microblaze' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:9181' bound to instance 'U0' of component 'hier_flash_microblaze' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/synth/sp7_cal3_hier_flash_microblaze_0_1.vhd:197]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:9230]
INFO: [Synth 8-638] synthesizing module 'hier_flash_imp_1FUTKLF' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:7018]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_interconnect_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:4147]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1AF0A2J' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:1064]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1AF0A2J' (45#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:1064]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1B2VPKA' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:1642]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1B2VPKA' (46#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:1642]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_19L44OQ' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:3822]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_19L44OQ' (47#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:3822]
INFO: [Synth 8-3491] module 'hier_flash_microblaze_xbar_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_xbar_0/synth/hier_flash_microblaze_xbar_0.v:59' bound to instance 'xbar' of component 'hier_flash_microblaze_xbar_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:4727]
INFO: [Synth 8-6157] synthesizing module 'hier_flash_microblaze_xbar_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_xbar_0/synth/hier_flash_microblaze_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_axi_crossbar' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000000110000000000000000000000000000001101 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 16 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 16 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_crossbar' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000010001111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 16 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 16 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_R_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 96'b111111111111111111111111111111110000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 96'b111111111111111111111111111111110000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000001000000000000000000000000000000010000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000001000000000000000000000000000000010000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_si_transactor' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 16 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 4 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000010001111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 37 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_addr_decoder' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000010001111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (48#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (49#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (49#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_addr_decoder' (50#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_axic_srl_fifo' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_EMPTY bound to: 5'b11111 
	Parameter P_ALMOSTEMPTY bound to: 5'b00000 
	Parameter P_ALMOSTFULL_TEMP bound to: 6'b111110 
	Parameter P_ALMOSTFULL bound to: 5'b11110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_ndeep_srl' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 5 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_ndeep_srl' (51#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_axic_srl_fifo' (52#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (53#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_si_transactor' (54#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_si_transactor__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 16 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 4 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000010001111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (54#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_si_transactor__parameterized0' (54#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_splitter' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_splitter' (55#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_wdata_router' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_axic_reg_srl_fifo' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_ndeep_srl__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_ndeep_srl__parameterized0' (55#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_axic_reg_srl_fifo' (56#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_wdata_router' (57#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_axic_srl_fifo__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_axic_srl_fifo__parameterized0' (57#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_wdata_mux' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_wdata_mux' (58#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (59#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (60#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice' (61#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized0' (61#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized1' (61#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axic_register_slice__parameterized2' (61#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_21_axi_register_slice' (62#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_21_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_21_axi_register_slice' has 93 connections declared, but only 92 given [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_21_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_21_axi_register_slice' has 93 connections declared, but only 92 given [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_axic_srl_fifo__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_ndeep_srl__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_ndeep_srl__parameterized1' (62#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_axic_srl_fifo__parameterized1' (62#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_wdata_mux__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_wdata_mux__parameterized0' (62#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_21_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_21_axi_register_slice' has 93 connections declared, but only 92 given [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_decerr_slave' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_decerr_slave' (63#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_addr_arbiter' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_MESG_WIDTH bound to: 64 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_addr_arbiter' (64#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_crossbar' (65#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_axi_crossbar' (66#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'hier_flash_microblaze_xbar_0' (67#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_xbar_0/synth/hier_flash_microblaze_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_interconnect_0_0' (68#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:4147]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_interconnect_1_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:4949]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_T33N03' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:1223]
INFO: [Synth 8-3491] module 'hier_flash_microblaze_auto_cc_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_auto_cc_0/synth/hier_flash_microblaze_auto_cc_0.v:58' bound to instance 'auto_cc' of component 'hier_flash_microblaze_auto_cc_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:1462]
INFO: [Synth 8-6157] synthesizing module 'hier_flash_microblaze_auto_cc_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_auto_cc_0/synth/hier_flash_microblaze_auto_cc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_20_axi_clock_converter' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:654]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AWID_RIGHT bound to: 16 - type: integer 
	Parameter C_AWID_WIDTH bound to: 0 - type: integer 
	Parameter C_AW_WIDTH bound to: 16 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 16 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 0 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 4 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 36 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 36 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 36 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 2 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_ARID_RIGHT bound to: 16 - type: integer 
	Parameter C_ARID_WIDTH bound to: 0 - type: integer 
	Parameter C_AR_WIDTH bound to: 16 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 16 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 2 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 34 - type: integer 
	Parameter C_RID_WIDTH bound to: 0 - type: integer 
	Parameter C_R_WIDTH bound to: 34 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (68#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_20_lite_async' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (68#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (69#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_20_lite_async' (70#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_20_lite_async__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 36 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized0' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized0' (70#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_20_lite_async__parameterized0' (70#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_20_lite_async__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized1' (70#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_20_lite_async__parameterized1' (70#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_20_lite_async__parameterized2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized2' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized2' (70#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_20_lite_async__parameterized2' (70#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (70#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_20_axi_clock_converter' (71#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'hier_flash_microblaze_auto_cc_0' (72#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_auto_cc_0/synth/hier_flash_microblaze_auto_cc_0.v:58]
INFO: [Synth 8-3491] module 'hier_flash_microblaze_auto_pc_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_auto_pc_0/synth/hier_flash_microblaze_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'hier_flash_microblaze_auto_pc_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:1507]
INFO: [Synth 8-6157] synthesizing module 'hier_flash_microblaze_auto_pc_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_auto_pc_0/synth/hier_flash_microblaze_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_axi_protocol_converter' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_axi_protocol_converter' (73#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'hier_flash_microblaze_auto_pc_0' (74#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_auto_pc_0/synth/hier_flash_microblaze_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_T33N03' (75#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:1223]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_SCVHLU' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:1912]
INFO: [Synth 8-3491] module 'hier_flash_microblaze_auto_cc_1' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_auto_cc_1/synth/hier_flash_microblaze_auto_cc_1.v:58' bound to instance 'auto_cc' of component 'hier_flash_microblaze_auto_cc_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2151]
INFO: [Synth 8-6157] synthesizing module 'hier_flash_microblaze_auto_cc_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_auto_cc_1/synth/hier_flash_microblaze_auto_cc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_20_axi_clock_converter__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:654]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AWID_RIGHT bound to: 15 - type: integer 
	Parameter C_AWID_WIDTH bound to: 0 - type: integer 
	Parameter C_AW_WIDTH bound to: 15 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 15 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 0 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 4 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 36 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 36 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 36 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 2 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_ARID_RIGHT bound to: 15 - type: integer 
	Parameter C_ARID_WIDTH bound to: 0 - type: integer 
	Parameter C_AR_WIDTH bound to: 15 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 15 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 2 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 34 - type: integer 
	Parameter C_RID_WIDTH bound to: 0 - type: integer 
	Parameter C_R_WIDTH bound to: 34 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (75#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_20_lite_async__parameterized3' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 15 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized3' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized3' (75#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_20_lite_async__parameterized3' (75#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 12 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 15 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 15 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (75#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_20_axi_clock_converter__parameterized0' (75#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7589/hdl/axi_clock_converter_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'hier_flash_microblaze_auto_cc_1' (76#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_auto_cc_1/synth/hier_flash_microblaze_auto_cc_1.v:58]
INFO: [Synth 8-3491] module 'hier_flash_microblaze_auto_pc_1' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_auto_pc_1/synth/hier_flash_microblaze_auto_pc_1.v:58' bound to instance 'auto_pc' of component 'hier_flash_microblaze_auto_pc_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2196]
INFO: [Synth 8-6157] synthesizing module 'hier_flash_microblaze_auto_pc_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_auto_pc_1/synth/hier_flash_microblaze_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_21_axi_protocol_converter__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_axi_protocol_converter__parameterized0' (76#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'hier_flash_microblaze_auto_pc_1' (77#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_auto_pc_1/synth/hier_flash_microblaze_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_SCVHLU' (78#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:1912]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_WHRN9T' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2414]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_WHRN9T' (79#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2414]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_TX520I' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:3975]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_TX520I' (80#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:3975]
INFO: [Synth 8-3491] module 'hier_flash_microblaze_xbar_1' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_xbar_1/synth/hier_flash_microblaze_xbar_1.v:59' bound to instance 'xbar' of component 'hier_flash_microblaze_xbar_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:5487]
INFO: [Synth 8-6157] synthesizing module 'hier_flash_microblaze_xbar_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_xbar_1/synth/hier_flash_microblaze_xbar_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_axi_crossbar__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100010000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000001101 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_crossbar_sasd' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100010000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100010010100000111111111111111100000000000000000000000000000000000000000001000000001111111111110000000000000000000000000000000000000000000100010001111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter P_M_AXILITE_MASK bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_addr_decoder__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100010000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100010010100000111111111111111100000000000000000000000000000000000000000001000000001111111111110000000000000000000000000000000000000000000100010001111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000001000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (80#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000001000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (80#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (80#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_addr_decoder__parameterized0' (80#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_decerr_slave__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_decerr_slave__parameterized0' (80#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_addr_arbiter_sasd' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_addr_arbiter_sasd' (81#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_22_splitter__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_splitter__parameterized0' (81#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (81#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (81#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (81#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (81#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_crossbar_sasd' (82#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_22_axi_crossbar__parameterized0' (82#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'hier_flash_microblaze_xbar_1' (83#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_xbar_1/synth/hier_flash_microblaze_xbar_1.v:59]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_interconnect_1_0' (84#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:4949]
INFO: [Synth 8-3491] module 'hier_flash_microblaze_axi_quad_spi_0_0' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_quad_spi_0_0/synth/hier_flash_microblaze_axi_quad_spi_0_0.vhd:59' bound to instance 'axi_quad_spi_0' of component 'hier_flash_microblaze_axi_quad_spi_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:7642]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_quad_spi_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_quad_spi_0_0/synth/hier_flash_microblaze_axi_quad_spi_0_0.vhd:104]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: spartan7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 2 - type: integer 
	Parameter C_USE_STARTUP bound to: 1 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:36462' bound to instance 'U0' of component 'axi_quad_spi' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_quad_spi_0_0/synth/hier_flash_microblaze_axi_quad_spi_0_0.vhd:302]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:36700]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: spartan7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 2 - type: integer 
	Parameter C_USE_STARTUP bound to: 1 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:34961]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: spartan7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 2 - type: integer 
	Parameter C_USE_STARTUP bound to: 1 - type: integer 
	Parameter C_SPI_MEMORY bound to: 2 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO0_I_REG' to cell 'FD' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:35430]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO1_I_REG' to cell 'FD' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:35441]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO2_I_REG' to cell 'FD' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:35452]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO3_I_REG' to cell 'FD' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:35464]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000001111100 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 7 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b0000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1100000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (85#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder' (86#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment' (87#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif' (88#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:19205]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_SUB_FAMILY bound to: spartan7 - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 2 - type: integer 
	Parameter C_USE_STARTUP bound to: 1 - type: integer 
	Parameter C_SPI_MEMORY bound to: 2 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_OCCUPANCY_NUM_BITS bound to: 8 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_1' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:2455]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:2463]
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (89#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:14941]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15224]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CMD_ERR_S2AX_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15232]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15243]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_D1_REG_S2AX_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15251]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15277]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15285]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_3' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15293]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15306]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MST_N_SLV_MODE_S2AX_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15314]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15339]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15347]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SLV_MODF_STRB_S2AX_3' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15355]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15380]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15388]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MODF_STROBE_S2AX_3' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15396]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15409]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_EMPTY_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15417]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15429]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_EMPTY_S2AX_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15437]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15449]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'TX_EMPT_4_SPISR_S2AX_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15468]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TX_FIFO_FULL_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15476]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15487]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPIXFER_DONE_S2AX_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15495]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15520]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15528]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15542]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_FULL_S2AX_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15550]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15573]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15581]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_SPIXFER_DONE_S2AX_3' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15589]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15599]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DTR_UNDERRUN_S2AX_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15607]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_0_LOOP_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15617]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_0_LOOP_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15625]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_1_SPE_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15636]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_1_SPE_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15644]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_2_MST_N_SLV_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15655]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_2_MST_N_SLV_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15663]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_3_CPOL_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15674]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_3_CPOL_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15682]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_4_CPHA_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15693]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_4_CPHA_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15701]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_5_TXFIFO_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15712]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_5_TXFIFO_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15720]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_6_RXFIFO_RST_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15731]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_6_RXFIFO_RST_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15739]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_7_SS_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15750]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_7_SS_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15758]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_8_TR_INHIBIT_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15769]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPICR_8_TR_INHIBIT_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15777]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_9_LSB_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_9_LSB_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15796]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15812]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15820]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15812]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPICR_BITS_7_8_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15820]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SR_3_MODF_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15833]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SR_3_MODF_AX2S_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15841]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_AX2S_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15858]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISSR_SYNC_AXI_2_SPI_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15866]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_1_CDC' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15891]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15899]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DRR_OVERRUN_S2AX_3' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:15907]
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (90#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:14941]
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2037' bound to instance 'RX_FIFO_II' of component 'xpm_fifo_async' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:21041]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2037]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 256 - type: integer 
	Parameter FIFO_SIZE bound to: 2048 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 3 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 8 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 251 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 251 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (91#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (91#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2048 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (92#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (93#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1776]
	Parameter REG_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (94#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1776]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (94#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1776]
	Parameter REG_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (94#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1776]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (94#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (95#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (95#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (96#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (97#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (97#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (97#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (98#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (99#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2037]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (100#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
	Parameter C_NUM_BITS bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (101#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2037' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:1932]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2037]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 256 - type: integer 
	Parameter FIFO_SIZE bound to: 2048 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 3 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 8 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 251 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 251 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (101#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (101#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2037]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (102#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:13465]
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (103#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:13465]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
	Parameter C_OCCUPANCY_NUM_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (104#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'qspi_startup_block' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:2929]
	Parameter C_SUB_FAMILY bound to: spartan7 - type: string 
	Parameter C_USE_STARTUP bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MODE bound to: 2 - type: integer 
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-113] binding component instance 'STARTUP2_7SERIES_inst' to cell 'STARTUPE2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:3007]
INFO: [Synth 8-256] done synthesizing module 'qspi_startup_block' (105#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:2929]
INFO: [Synth 8-638] synthesizing module 'qspi_look_up_logic' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:11160]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_SPI_MODE bound to: 2 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 2 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TXFIFO_FIRST_ENTRY_REG_I' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:12739]
INFO: [Synth 8-256] done synthesizing module 'qspi_look_up_logic' (109#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:11160]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_control_logic' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:3872]
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 2 - type: integer 
	Parameter C_USE_STARTUP bound to: 1 - type: integer 
	Parameter C_SPI_MEMORY bound to: 2 - type: integer 
	Parameter C_SUB_FAMILY bound to: spartan7 - type: string 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'QSPI_SS_T' to cell 'FD' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:4116]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'QSPI_SCK_T' to cell 'FD' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:4138]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'QSPI_IO0_T' to cell 'FD' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:4159]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'QSPI_IO1_T' to cell 'FD' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:4181]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'QSPI_IO2_T' to cell 'FD' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:4221]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'QSPI_IO3_T' to cell 'FD' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:4243]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'QSPI_SPISEL' to cell 'FD' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:4261]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'MST_TRANS_INHIBIT_D1_I' to cell 'FD' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:4298]
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:7209]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_control_logic' (110#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:3872]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:13820]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPI_MODE bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_I' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:14027]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_I' to cell 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:14027]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (111#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:13820]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (112#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (113#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (114#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (115#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:19205]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (116#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:34961]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (117#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd:36700]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_quad_spi_0_0' (118#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_quad_spi_0_0/synth/hier_flash_microblaze_axi_quad_spi_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'hier_ctrl_brams_imp_1QWEKY' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:83]
INFO: [Synth 8-3491] module 'hier_flash_microblaze_axi_bram_ctrl_0_1' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_0_1/synth/hier_flash_microblaze_axi_bram_ctrl_0_1.vhd:59' bound to instance 'axi_bram_ctrl_0' of component 'hier_flash_microblaze_axi_bram_ctrl_0_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:341]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_bram_ctrl_0_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_0_1/synth/hier_flash_microblaze_axi_bram_ctrl_0_1.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31357' bound to instance 'U0' of component 'axi_bram_ctrl' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_0_1/synth/hier_flash_microblaze_axi_bram_ctrl_0_1.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (119#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (120#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_1_3_SRL_FIFO' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13711' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42957' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_I' of component 'XORCY' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_I' of component 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42957' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_I' of component 'XORCY' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_I' of component 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42957' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_I' of component 'XORCY' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_I' of component 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:42957' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:82397' bound to instance 'XORCY_I' of component 'XORCY' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724' bound to instance 'FDRE_I' of component 'FDRE' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78059' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_1_3_SRL_FIFO' (126#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (127#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30020]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
	Parameter C_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (128#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (129#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (130#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (131#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_bram_ctrl_0_1' (132#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_0_1/synth/hier_flash_microblaze_axi_bram_ctrl_0_1.vhd:104]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_bram_ctrl_0_bram_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_0_bram_1/synth/hier_flash_microblaze_axi_bram_ctrl_0_bram_1.vhd:80]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: hier_flash_microblaze_axi_bram_ctrl_0_bram_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.9299 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_bram_ctrl_0_bram_1' (141#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_0_bram_1/synth/hier_flash_microblaze_axi_bram_ctrl_0_bram_1.vhd:80]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_bram_ctrl_1_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_1_1/synth/hier_flash_microblaze_axi_bram_ctrl_1_1.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_bram_ctrl_1_1' (142#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_1_1/synth/hier_flash_microblaze_axi_bram_ctrl_1_1.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'hier_ctrl_brams_imp_1QWEKY' (143#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:83]
INFO: [Synth 8-638] synthesizing module 'hier_update_brams_imp_1EQUHP2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:522]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_bram_ctrl_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_0_0/synth/hier_flash_microblaze_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-3919] null assignment ignored [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29350]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb__parameterized0' (143#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11456]
INFO: [Synth 8-638] synthesizing module 'wr_chnl__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24126]
INFO: [Synth 8-638] synthesizing module 'wrap_brst__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst__parameterized0' (143#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12455]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl__parameterized0' (143#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24159]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30020]
INFO: [Synth 8-638] synthesizing module 'rd_chnl__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_chnl__parameterized0' (143#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14746]
INFO: [Synth 8-256] done synthesizing module 'full_axi__parameterized0' (143#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29280]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top__parameterized0' (143#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30527]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized2' (143#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31528]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_bram_ctrl_0_0' (144#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_0_0/synth/hier_flash_microblaze_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_bram_ctrl_0_bram_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_0_bram_0/synth/hier_flash_microblaze_axi_bram_ctrl_0_bram_0.vhd:80]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: hier_flash_microblaze_axi_bram_ctrl_0_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_bram_ctrl_0_bram_0' (145#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_0_bram_0/synth/hier_flash_microblaze_axi_bram_ctrl_0_bram_0.vhd:80]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_bram_ctrl_1_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_1_0/synth/hier_flash_microblaze_axi_bram_ctrl_1_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_bram_ctrl_1_0' (146#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_bram_ctrl_1_0/synth/hier_flash_microblaze_axi_bram_ctrl_1_0.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'hier_update_brams_imp_1EQUHP2' (147#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:522]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_latch_data_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze_latch_data_0_0.vhd:66]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'latch_data' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/latch_data.vhd:46]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'latch_data' (148#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/latch_data.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_latch_data_0_0' (149#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze_latch_data_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_latch_data_1_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze_latch_data_1_0.vhd:66]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'latch_data__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/latch_data.vhd:46]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'latch_data__parameterized1' (149#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/utility_dff/latch_data.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_latch_data_1_0' (150#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze_latch_data_1_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_parallel_to_AXI_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_parallel_to_AXI_0_0/synth/hier_flash_microblaze_parallel_to_AXI_0_0.vhd:111]
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_to_AXI' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI.vhd:89]
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_to_AXI_gmem_m_axi' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:140]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'parallel_to_AXI_gmem_m_axi_throttl' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:1010]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'parallel_to_AXI_gmem_m_axi_throttl' (151#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:1010]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_to_AXI_gmem_m_axi_write' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:2264]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_to_AXI_gmem_m_axi_reg_slice' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:487]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_to_AXI_gmem_m_axi_reg_slice' (152#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_to_AXI_gmem_m_axi_fifo' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'parallel_to_AXI_gmem_m_axi_fifo' (153#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:611]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_to_AXI_gmem_m_axi_buffer' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_to_AXI_gmem_m_axi_buffer' (154#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:743]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_to_AXI_gmem_m_axi_fifo__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'parallel_to_AXI_gmem_m_axi_fifo__parameterized1' (154#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_to_AXI_gmem_m_axi_fifo__parameterized3' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'parallel_to_AXI_gmem_m_axi_fifo__parameterized3' (154#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_to_AXI_gmem_m_axi_fifo__parameterized5' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:611]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'parallel_to_AXI_gmem_m_axi_fifo__parameterized5' (154#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'parallel_to_AXI_gmem_m_axi_write' (155#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:2264]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_to_AXI_gmem_m_axi_read' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:1311]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_to_AXI_gmem_m_axi_buffer__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:743]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_to_AXI_gmem_m_axi_buffer__parameterized1' (155#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:743]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parallel_to_AXI_gmem_m_axi_reg_slice__parameterized2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:487]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_to_AXI_gmem_m_axi_reg_slice__parameterized2' (155#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:487]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_to_AXI_gmem_m_axi_read' (156#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:1311]
INFO: [Synth 8-256] done synthesizing module 'parallel_to_AXI_gmem_m_axi' (157#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI_gmem_m_axi.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'parallel_to_AXI' (158#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/fe6d/hdl/vhdl/parallel_to_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_parallel_to_AXI_0_0' (159#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_parallel_to_AXI_0_0/synth/hier_flash_microblaze_parallel_to_AXI_0_0.vhd:111]
	Parameter CONST_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter CONST_WIDTH bound to: 64 - type: integer 
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hier_flash_imp_1FUTKLF' (163#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:7018]
INFO: [Synth 8-638] synthesizing module 'hier_microblaze_imp_1GUHZX9' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:7951]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_clk_detect_start_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_clk_detect_start_0/synth/hier_flash_microblaze_axi_clk_detect_start_0.vhd:84]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (163#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (163#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (163#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (163#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder__parameterized0' (163#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized0' (163#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif__parameterized0' (163#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (163#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (164#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (165#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_clk_detect_start_0' (166#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_clk_detect_start_0/synth/hier_flash_microblaze_axi_clk_detect_start_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_clk_sel_reg_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_clk_sel_reg_0/synth/hier_flash_microblaze_axi_clk_sel_reg_0.vhd:84]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (166#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (166#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_clk_sel_reg_0' (167#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_clk_sel_reg_0/synth/hier_flash_microblaze_axi_clk_sel_reg_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_flash_start_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_flash_start_0/synth/hier_flash_microblaze_axi_flash_start_0.vhd:84]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (167#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (167#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (167#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_flash_start_0' (168#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_flash_start_0/synth/hier_flash_microblaze_axi_flash_start_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_time_ctrl_v1_00_a_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_time_ctrl_v1_00_a_0_0/synth/hier_flash_microblaze_axi_time_ctrl_v1_00_a_0_0.vhd:88]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_NUM_REG bound to: 1 - type: integer 
	Parameter C_NUM_MEM bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_time_ctrl' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/dae6/hdl/vhdl/axi_time_ctrl.vhd:182]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_NUM_REG bound to: 1 - type: integer 
	Parameter C_NUM_MEM bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v2_0_axi_lite_ipif' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd:253]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000010000 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v2_0_slave_attachment' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd:243]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000010000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v2_0_address_decoder' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd:188]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000010000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized0' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized1' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized2' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized3' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized3' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized4' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized4' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized5' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized5' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized6' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized6' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized7' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized7' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized8' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized8' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized9' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized9' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized10' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized10' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized11' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized11' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized12' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized12' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized13' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized13' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_pselect_f__parameterized14' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_pselect_f__parameterized14' (169#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v2_0_address_decoder' (170#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v2_0_slave_attachment' (171#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v2_0_axi_lite_ipif' (172#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-638] synthesizing module 'user_logic' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/dae6/hdl/vhdl/user_logic.vhd:141]
	Parameter C_NUM_REG bound to: 16 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/dae6/hdl/vhdl/user_logic.vhd:270]
WARNING: [Synth 8-614] signal 'pps_int_enable' is read in the process but is not in the sensitivity list [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/dae6/hdl/vhdl/user_logic.vhd:270]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 100.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'time_ctrl' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/dae6/hdl/vhdl/time_ctrl.vhd:72]
	Parameter CLK_XO_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/dae6/hdl/vhdl/time_ctrl.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'time_ctrl' (173#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/dae6/hdl/vhdl/time_ctrl.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'user_logic' (174#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/dae6/hdl/vhdl/user_logic.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_time_ctrl' (175#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/dae6/hdl/vhdl/axi_time_ctrl.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_time_ctrl_v1_00_a_0_0' (176#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_time_ctrl_v1_00_a_0_0/synth/hier_flash_microblaze_axi_time_ctrl_v1_00_a_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_uart16550_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_uart16550_0_0/synth/hier_flash_microblaze_axi_uart16550_0_0.vhd:99]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 50000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: integer 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: integer 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v2_0_23_axi_uart16550' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4737]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 50000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: integer 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: integer 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 13 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder__parameterized1' (176#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized1' (176#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif__parameterized1' (176#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v2_0_23_xuart' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4264]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 50000000 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: bool 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: bool 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: bool 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v2_0_23_uart16550' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2318]
	Parameter C_IS_A_16550 bound to: 1 - type: bool 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: bool 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 50000000 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_SIM_DEVICE bound to: VERSAL_AI_CORE_ES1 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v2_0_23_xuart_tx_load_sm' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:310]
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v2_0_23_xuart_tx_load_sm' (177#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:310]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v2_0_23_rx16550' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1303]
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1760]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v2_0_23_rx16550' (178#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1303]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v2_0_23_tx16550' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v2_0_23_tx16550' (179#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:681]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v2_0_23_tx_fifo_block' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:542]
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'lib_srl_fifo_v1_0_2_srl_fifo_rbu_f' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'lib_srl_fifo_v1_0_2_cntr_incr_decr_addn_f' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'lib_srl_fifo_v1_0_2_cntr_incr_decr_addn_f' (180#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'lib_srl_fifo_v1_0_2_dynshreg_f' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'lib_srl_fifo_v1_0_2_dynshreg_f' (181#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'lib_srl_fifo_v1_0_2_srl_fifo_rbu_f' (182#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v2_0_23_tx_fifo_block' (183#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:542]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v2_0_23_rx_fifo_block' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1129]
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v2_0_23_rx_fifo_control' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:104]
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v2_0_23_rx_fifo_control' (184#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:104]
INFO: [Synth 8-638] synthesizing module 'lib_srl_fifo_v1_0_2_srl_fifo_rbu_f__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 11 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'lib_srl_fifo_v1_0_2_dynshreg_f__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 11 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'lib_srl_fifo_v1_0_2_dynshreg_f__parameterized0' (184#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'lib_srl_fifo_v1_0_2_srl_fifo_rbu_f__parameterized0' (184#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v2_0_23_rx_fifo_block' (185#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1129]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v2_0_23_uart16550' (186#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2318]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v2_0_23_ipic_if' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3939]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v2_0_23_ipic_if' (187#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3939]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v2_0_23_xuart' (188#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4264]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v2_0_23_axi_uart16550' (189#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/72e5/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4737]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_uart16550_0_0' (190#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_uart16550_0_0/synth/hier_flash_microblaze_axi_uart16550_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axi_uart16550_v1_02_a_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_uart16550_v1_02_a_0_0/synth/hier_flash_microblaze_axi_uart16550_v1_02_a_0_0.vhd:99]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: integer 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: integer 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
	Parameter C_INSTANCE bound to: axi_uart16550_inst - type: string 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_axi_uart16550' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/axi_uart16550.vhd:278]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: integer 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: integer 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
	Parameter C_INSTANCE bound to: axi_uart16550_inst - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v2_0_axi_lite_ipif__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd:253]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v2_0_slave_attachment__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd:243]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 13 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v2_0_address_decoder__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd:188]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v2_0_address_decoder__parameterized0' (190#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v2_0_slave_attachment__parameterized0' (190#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v2_0_axi_lite_ipif__parameterized0' (190#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v1_02_a_xuart' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/xuart.vhd:216]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: bool 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: bool 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: bool 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v1_02_a_uart16550' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/uart16550.vhd:176]
	Parameter C_IS_A_16550 bound to: 1 - type: bool 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: bool 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v1_02_a_xuart_tx_load_sm' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/xuart_tx_load_sm.vhd:114]
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/xuart_tx_load_sm.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v1_02_a_xuart_tx_load_sm' (191#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/xuart_tx_load_sm.vhd:114]
	Parameter DDR_ALIGNMENT bound to: NONE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v1_02_a_rx16550' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/rx16550.vhd:126]
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/rx16550.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v1_02_a_rx16550' (192#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/rx16550.vhd:126]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v1_02_a_tx16550' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/tx16550.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v1_02_a_tx16550' (193#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/tx16550.vhd:122]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v1_02_a_tx_fifo_block' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/tx_fifo_block.vhd:125]
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_srl_fifo_rbu_f' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_cntr_incr_decr_addn_f' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_cntr_incr_decr_addn_f' (194#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_dynshreg_f' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:155]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_dynshreg_f' (195#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_srl_fifo_rbu_f' (196#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v1_02_a_tx_fifo_block' (197#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/tx_fifo_block.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v1_02_a_rx_fifo_block' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/rx_fifo_block.vhd:137]
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v1_02_a_rx_fifo_control' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/rx_fifo_control.vhd:123]
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/rx_fifo_control.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v1_02_a_rx_fifo_control' (198#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/rx_fifo_control.vhd:123]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_srl_fifo_rbu_f__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
	Parameter C_DWIDTH bound to: 11 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_cntr_incr_decr_addn_f__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
	Parameter C_SIZE bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_cntr_incr_decr_addn_f__parameterized0' (198#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'proc_common_v4_0_dynshreg_f__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:155]
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_DWIDTH bound to: 11 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_dynshreg_f__parameterized0' (198#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'proc_common_v4_0_srl_fifo_rbu_f__parameterized0' (198#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/axi_iic_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v1_02_a_rx_fifo_block' (199#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/rx_fifo_block.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v1_02_a_uart16550' (200#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/uart16550.vhd:176]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550_v1_02_a_ipic_if' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/ipic_if.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v1_02_a_ipic_if' (201#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/ipic_if.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550_v1_02_a_xuart' (202#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/xuart.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_axi_uart16550' (203#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/7a48/hdl/vhdl/axi_uart16550.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axi_uart16550_v1_02_a_0_0' (204#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_uart16550_v1_02_a_0_0/synth/hier_flash_microblaze_axi_uart16550_v1_02_a_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_axil_dac82002_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axil_dac82002_0_0/synth/hier_flash_microblaze_axil_dac82002_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axil_dac82002_v1_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ddaa/hdl/axil_dac82002_v1_0.vhd:70]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axil_dac82002_v1_0_S00_AXI' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ddaa/hdl/axil_dac82002_v1_0_S00_AXI.vhd:111]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ddaa/hdl/axil_dac82002_v1_0_S00_AXI.vhd:276]
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ddaa/hdl/axil_dac82002_v1_0_S00_AXI.vhd:408]
INFO: [Synth 8-638] synthesizing module 'dac_82002_ctrl' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ddaa/src/dac_82002_ctrl.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'dac_82002_ctrl' (205#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ddaa/src/dac_82002_ctrl.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'axil_dac82002_v1_0_S00_AXI' (206#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ddaa/hdl/axil_dac82002_v1_0_S00_AXI.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axil_dac82002_v1_0' (207#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ddaa/hdl/axil_dac82002_v1_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_axil_dac82002_0_0' (208#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axil_dac82002_0_0/synth/hier_flash_microblaze_axil_dac82002_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_ext_clk_detector_ctrl_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze_ext_clk_detector_ctrl_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'ext_clk_detector_ctrl' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/ext_clock_detector/ext_clk_detector_ctrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ext_clk_detector_ctrl' (209#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/ext_clock_detector/ext_clk_detector_ctrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_ext_clk_detector_ctrl_0_0' (210#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze_ext_clk_detector_ctrl_0_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_microblaze_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_0/synth/hier_flash_microblaze_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 50000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: hier_flash_microblaze_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter G_TEMPLATE_LIST bound to: 8 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_microblaze_0_0' (270#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_0/synth/hier_flash_microblaze_microblaze_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_microblaze_0_axi_intc_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_axi_intc_0/synth/hier_flash_microblaze_microblaze_0_axi_intc_0.vhd:89]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_INSTANCE bound to: hier_flash_microblaze_microblaze_0_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 3 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111101 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111100 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_intc' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_INSTANCE bound to: hier_flash_microblaze_microblaze_0_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 3 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -3 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -4 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'intc_core' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 3 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -3 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -4 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_IVAR_WE_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:320]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_DPRAM_DEPTH bound to: 16 - type: integer 
	Parameter C_ADDR_LINES bound to: 4 - type: integer 
	Parameter C_WE_WIDTH bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (271#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (272#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif__parameterized2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: spartan7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder__parameterized2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (272#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (272#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' (272#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b0 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' (272#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b1 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' (272#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_address_decoder__parameterized2' (272#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized2' (272#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_axi_lite_ipif__parameterized2' (272#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (273#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_microblaze_0_axi_intc_0' (274#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_axi_intc_0/synth/hier_flash_microblaze_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_microblaze_0_axi_periph_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:5776]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_190D81E' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:935]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_190D81E' (275#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:935]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1BYSKKJ' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:1789]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1BYSKKJ' (276#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:1789]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1H9IP1S' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2307]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1H9IP1S' (277#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2307]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1D4MMPT' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2515]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1D4MMPT' (278#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2515]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_16MTBQU' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2616]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_16MTBQU' (279#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2616]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_15YT8IV' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2717]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_15YT8IV' (280#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2717]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_10QKX78' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2818]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_10QKX78' (281#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2818]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_12G1R5X' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2919]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_12G1R5X' (282#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1N3W0VU' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:3020]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1N3W0VU' (283#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:3020]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_18QFWS3' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:3683]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_18QFWS3' (284#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:3683]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 3 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1728'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101000110000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001001000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101000100000000000000000000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101001000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101000010000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 864'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1728'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101000110000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001001000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101000100000000000000000000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101001000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101000010000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000100001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100101000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000010001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001001000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100101000101111111111111111000000000000000000000000000000000100010010100000111111111111111100000000000000000000000000000000000000000001000100011111111111110000000000000000000000000000000000000000000100000000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100101001001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100101000011111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 10 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 9'b000000000 
	Parameter P_M_AXILITE_MASK bound to: 9'b000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 9 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 1728'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101000110000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000001001000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101000100000000000000000000000000000000000000000000000000100010010100000000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101001000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000100101000010000000000000000 
	Parameter C_HIGH_ADDR bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000100001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100101000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000010001111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001001000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100101000101111111111111111000000000000000000000000000000000100010010100000111111111111111100000000000000000000000000000000000000000001000100011111111111110000000000000000000000000000000000000000000100000000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100101001001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100101000011111111111111111 
	Parameter C_TARGET_QUAL bound to: 10'b0111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_microblaze_0_axi_periph_0' (286#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:5776]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_KVCJVN' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:3104]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_dlmb_bram_if_cntlr_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_dlmb_bram_if_cntlr_0/synth/hier_flash_microblaze_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000100000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000100000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000100000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000100000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000100000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000100000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (287#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (288#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (289#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_dlmb_bram_if_cntlr_0' (290#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_dlmb_bram_if_cntlr_0/synth/hier_flash_microblaze_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_dlmb_v10_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_dlmb_v10_0/synth/hier_flash_microblaze_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (292#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_dlmb_v10_0' (293#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_dlmb_v10_0/synth/hier_flash_microblaze_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_ilmb_bram_if_cntlr_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_ilmb_bram_if_cntlr_0/synth/hier_flash_microblaze_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (293#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (293#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (293#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3259]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_ilmb_bram_if_cntlr_0' (294#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_ilmb_bram_if_cntlr_0/synth/hier_flash_microblaze_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_ilmb_v10_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_ilmb_v10_0/synth/hier_flash_microblaze_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_ilmb_v10_0' (295#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_ilmb_v10_0/synth/hier_flash_microblaze_ilmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_lmb_bram_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_lmb_bram_0/synth/hier_flash_microblaze_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: hier_flash_microblaze_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_lmb_bram_0' (298#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_lmb_bram_0/synth/hier_flash_microblaze_lmb_bram_0.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_KVCJVN' (299#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:3104]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_proc_sys_reset_0_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_proc_sys_reset_0_0/synth/hier_flash_microblaze_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (302#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (303#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (304#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (305#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (306#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_proc_sys_reset_0_0' (307#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_proc_sys_reset_0_0/synth/hier_flash_microblaze_proc_sys_reset_0_0.vhd:74]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hier_microblaze_imp_1GUHZX9' (311#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:7951]
INFO: [Synth 8-638] synthesizing module 'hier_flash_microblaze_mdm_1_0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_mdm_1_0/synth/hier_flash_microblaze_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:14260]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:335]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (312#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:335]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_18_MB_LUT1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:1473]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter INIT bound to: 2'b10 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_18_MB_LUT1' (313#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:1473]
	Parameter C_TARGET bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:386]
	Parameter C_TARGET bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (314#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:386]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:6961]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_18_xil_scan_reset_control' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_18_xil_scan_reset_control' (315#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:296]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:3280]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:688]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (316#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:688]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:748]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (317#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:748]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_18_MB_SRL16E' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_18_MB_SRL16E' (318#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_18_MB_SRL16E__parameterized0' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_18_MB_SRL16E__parameterized0' (318#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_18_MB_SRL16E__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_18_MB_SRL16E__parameterized1' (318#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_18_MB_SRL16E__parameterized2' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 9 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_18_MB_SRL16E__parameterized2' (318#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:818]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (319#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:3280]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (320#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:6961]
INFO: [Synth 8-256] done synthesizing module 'MDM' (321#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd:14260]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze_mdm_1_0' (322#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_mdm_1_0/synth/hier_flash_microblaze_mdm_1_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'hier_flash_microblaze' (323#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ipshared/16ff/src/hier_flash_microblaze.vhd:9230]
INFO: [Synth 8-256] done synthesizing module 'sp7_cal3_hier_flash_microblaze_0_1' (324#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/synth/sp7_cal3_hier_flash_microblaze_0_1.vhd:101]
INFO: [Synth 8-638] synthesizing module 'hier_ldo' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_ldo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'ldo_enable' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/LDO_ENABLE/ldo_enable.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ldo_enable' (325#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/LDO_ENABLE/ldo_enable.vhd:46]
INFO: [Synth 8-638] synthesizing module 'hier_clken' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_clken.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hier_clken_obuft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_clken_obuft.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'hier_clken_obuft' (326#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_clken_obuft.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hier_delayer' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_delayer.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'hier_delayer' (327#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_delayer.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'hier_clken' (328#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_clken.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hier_synchronizers_ldo' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_synchronizers_ldo.vhd:22]
INFO: [Synth 8-638] synthesizing module 'hier_sync_ldo' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_sync_ldo.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'hier_sync_ldo' (329#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_sync_ldo.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'hier_synchronizers_ldo' (330#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_synchronizers_ldo.vhd:22]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'hier_synchronizers'. This will prevent further optimization [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_ldo.vhd:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_clk_pwr_enable'. This will prevent further optimization [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_ldo.vhd:128]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'hier_clken'. This will prevent further optimization [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_ldo.vhd:99]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_pwr_enable'. This will prevent further optimization [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_ldo.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'hier_ldo' (332#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_ldo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'hier_pll' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_pll.vhd:26]
INFO: [Synth 8-638] synthesizing module 'PLLSync' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/PLLSync/PLLSync.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'PLLSync' (333#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/PLLSync/PLLSync.vhd:16]
INFO: [Synth 8-638] synthesizing module 'PLL_lock_stat' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/PLL_lock_stat/PLL_lock_stat.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PLL_lock_stat' (334#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/PLL_lock_stat/PLL_lock_stat.vhd:17]
INFO: [Synth 8-638] synthesizing module 'PLL_reset' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/PLL_reset/PLL_reset.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'PLL_reset' (335#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/PLL_reset/PLL_reset.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'hier_pll' (337#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_pll.vhd:26]
INFO: [Synth 8-638] synthesizing module 'hier_pll_spi_obuft' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_pll_spi_obuft.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'hier_pll_spi_obuft' (338#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_pll_spi_obuft.vhd:20]
INFO: [Synth 8-638] synthesizing module 'hier_pwm' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_pwm.vhd:26]
INFO: [Synth 8-638] synthesizing module 'PWM_Generator' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pwm/pwm.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'PWM_Generator' (339#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pwm/pwm.vhd:13]
	Parameter delay_param bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SignalDelay' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pwm/SignalDelay.vhd:13]
	Parameter delay_param bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SignalDelay' (340#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pwm/SignalDelay.vhd:13]
	Parameter delay_param bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SignalDelay__parameterized1' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pwm/SignalDelay.vhd:13]
	Parameter delay_param bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SignalDelay__parameterized1' (340#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pwm/SignalDelay.vhd:13]
	Parameter delay_param bound to: 192 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SignalDelay__parameterized3' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pwm/SignalDelay.vhd:13]
	Parameter delay_param bound to: 192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SignalDelay__parameterized3' (340#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pwm/SignalDelay.vhd:13]
	Parameter delay_param bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SignalDelay__parameterized5' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pwm/SignalDelay.vhd:13]
	Parameter delay_param bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SignalDelay__parameterized5' (340#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pwm/SignalDelay.vhd:13]
	Parameter delay_param bound to: 320 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SignalDelay__parameterized7' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pwm/SignalDelay.vhd:13]
	Parameter delay_param bound to: 320 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SignalDelay__parameterized7' (340#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pwm/SignalDelay.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'hier_pwm' (342#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/hier_pwm.vhd:26]
INFO: [Synth 8-638] synthesizing module 'pll_obut' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pll_obut.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pll_obut' (344#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/pll_obut.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'sp7_cal3' (345#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/sp7_cal3.vhd:171]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'sp7_cal3_wrapper' (347#1) [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/sp7_cal3_wrapper.vhd:156]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 3470.957 ; gain = 334.598 ; free physical = 22688 ; free virtual = 34889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 3470.957 ; gain = 334.598 ; free physical = 22770 ; free virtual = 34979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 3470.957 ; gain = 334.598 ; free physical = 22770 ; free virtual = 34979
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3470.957 ; gain = 0.000 ; free physical = 22723 ; free virtual = 34924
INFO: [Netlist 29-17] Analyzing 812 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_time_ctrl_v1_00_a_0/U0/USER_LOGIC_I/IBUFG_inst' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_v1_02_a_0/U0/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C1' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_in_context.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/clk_wiz_10_OCXO'
WARNING: [Vivado 12-584] No ports matched ''. [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_in_context.xdc:2]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_in_context.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/clk_wiz_10_OCXO'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/sp7_cal3_ila_0_0/sp7_cal3_ila_0_0_in_context.xdc] for cell 'sp7_cal3_i/hier_SPI_regbank/ila_0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/sp7_cal3_ila_0_0/sp7_cal3_ila_0_0_in_context.xdc] for cell 'sp7_cal3_i/hier_SPI_regbank/ila_0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_in_context.xdc] for cell 'sp7_cal3_i/mmcm_50Mhz'
WARNING: [Vivado 12-584] No ports matched ''. [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_in_context.xdc:8]
WARNING: [Vivado 12-584] No ports matched ''. [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_in_context.xdc:10]
WARNING: [Vivado 12-584] No ports matched ''. [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_in_context.xdc:12]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_in_context.xdc] for cell 'sp7_cal3_i/mmcm_50Mhz'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0_in_context.xdc] for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0_in_context.xdc] for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1_in_context.xdc] for cell 'sp7_cal3_i/hier_pwm/proc_sys_reset_0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1_in_context.xdc] for cell 'sp7_cal3_i/hier_pwm/proc_sys_reset_0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0_in_context.xdc] for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_1'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0_in_context.xdc] for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_1'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_in_context.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/util_ds_buf_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_in_context.xdc:2]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_in_context.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/util_ds_buf_0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1_in_context.xdc] for cell 'sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1_in_context.xdc:2]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1_in_context.xdc] for cell 'sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2_in_context.xdc] for cell 'sp7_cal3_i/hier_LS_SPI_MISO_IOBUF/util_ds_buf_0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2_in_context.xdc] for cell 'sp7_cal3_i/hier_LS_SPI_MISO_IOBUF/util_ds_buf_0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_in_context.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/util_gnss_clk_buf_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_in_context.xdc:2]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_in_context.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/util_gnss_clk_buf_0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0_in_context.xdc] for cell 'sp7_cal3_i/hier_SPI_regbank/vio_0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0_in_context.xdc] for cell 'sp7_cal3_i/hier_SPI_regbank/vio_0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0_in_context.xdc] for cell 'sp7_cal3_i/hier_ldo/vio_clk_pwr_enable'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0_in_context.xdc] for cell 'sp7_cal3_i/hier_ldo/vio_clk_pwr_enable'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0_in_context.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/vio_clock_measures'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0_in_context.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/vio_clock_measures'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0_in_context.xdc] for cell 'sp7_cal3_i/hier_0_vio/vio_main_config'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0_in_context.xdc] for cell 'sp7_cal3_i/hier_0_vio/vio_main_config'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0_in_context.xdc] for cell 'sp7_cal3_i/hier_pll/vio_PLL_config'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0_in_context.xdc] for cell 'sp7_cal3_i/hier_pll/vio_PLL_config'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0_in_context.xdc] for cell 'sp7_cal3_i/hier_ZU_status/vio_ZU_status'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0_in_context.xdc] for cell 'sp7_cal3_i/hier_ZU_status/vio_ZU_status'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_mdm_1_0/hier_flash_microblaze_mdm_1_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_mdm_1_0/hier_flash_microblaze_mdm_1_0.xdc:50]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_mdm_1_0/hier_flash_microblaze_mdm_1_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_mdm_1_0/hier_flash_microblaze_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sp7_cal3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sp7_cal3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_clk_detect_start_0/hier_flash_microblaze_axi_clk_detect_start_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_clk_detect_start/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_clk_detect_start_0/hier_flash_microblaze_axi_clk_detect_start_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_clk_detect_start/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_clk_sel_reg_0/hier_flash_microblaze_axi_clk_sel_reg_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_clk_sel_reg/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_clk_sel_reg_0/hier_flash_microblaze_axi_clk_sel_reg_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_clk_sel_reg/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_flash_start_0/hier_flash_microblaze_axi_flash_start_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_flash_start/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_flash_start_0/hier_flash_microblaze_axi_flash_start_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_flash_start/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_uart16550_0_0/hier_flash_microblaze_axi_uart16550_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_uart16550_0_0/hier_flash_microblaze_axi_uart16550_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_proc_sys_reset_0_0/hier_flash_microblaze_proc_sys_reset_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_proc_sys_reset_0_0/hier_flash_microblaze_proc_sys_reset_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/proc_sys_reset_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_axi_intc_0/hier_flash_microblaze_microblaze_0_axi_intc_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_axi_intc_0/hier_flash_microblaze_microblaze_0_axi_intc_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_0/hier_flash_microblaze_microblaze_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_0/hier_flash_microblaze_microblaze_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_0/hier_flash_microblaze_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sp7_cal3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sp7_cal3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_quad_spi_0_0/hier_flash_microblaze_axi_quad_spi_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_quad_spi_0_0/hier_flash_microblaze_axi_quad_spi_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/constraints/sp7_cal3.xdc]
WARNING: [Vivado 12-507] No nets matched 'SP7_DIP_SW_22_IBUF'. [/home/bhashini/Desktop/spartan_p3_new/scripting/constraints/sp7_cal3.xdc:202]
WARNING: [Vivado 12-507] No nets matched 'sp7_cal3_i/mmcm_50Mhz/inst/clk_in1_sp7_cal3_mmcm_50Mhz_0'. [/home/bhashini/Desktop/spartan_p3_new/scripting/constraints/sp7_cal3.xdc:203]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/constraints/sp7_cal3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/bhashini/Desktop/spartan_p3_new/scripting/constraints/sp7_cal3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/sp7_cal3_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bhashini/Desktop/spartan_p3_new/scripting/constraints/sp7_cal3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sp7_cal3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sp7_cal3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_axi_intc_0/hier_flash_microblaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_axi_intc_0/hier_flash_microblaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_quad_spi_0_0/hier_flash_microblaze_axi_quad_spi_0_0_clocks.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_quad_spi_0_0/hier_flash_microblaze_axi_quad_spi_0_0_clocks.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_array_single_inst_10'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_array_single_inst_10'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_array_single_inst_40m96'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_array_single_inst_40m96'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sp7_cal3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sp7_cal3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_17' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_17' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_17' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_17' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_17' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_17' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_17' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_17' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sp7_cal3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sp7_cal3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sp7_cal3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sp7_cal3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_single_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sp7_cal3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sp7_cal3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sp7_cal3_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sp7_cal3_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3510.910 ; gain = 0.000 ; free physical = 22596 ; free virtual = 34807
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 656 instances were transformed.
  FD => FDRE: 44 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDE => FDRE: 64 instances
  FDR => FDRE: 156 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  FDS => FDSE: 5 instances
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 137 instances
  ODDR2 => ODDR: 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3510.910 ; gain = 0.000 ; free physical = 22596 ; free virtual = 34807
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'sp7_cal3_i/hier_clock_measurments/clk_wiz_10_OCXO' at clock pin 'clk_in1' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22748 ; free virtual = 34947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22748 ; free virtual = 34946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for SP7_50MHZ_OSC_INPUT. (constraint file  /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SP7_50MHZ_OSC_INPUT. (constraint file  /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for AFE_VCXO_SP7_122M88_CLK_LVDS_N. (constraint file  /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AFE_VCXO_SP7_122M88_CLK_LVDS_N. (constraint file  /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for AFE_VCXO_SP7_122M88_CLK_LVDS_P. (constraint file  /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for AFE_VCXO_SP7_122M88_CLK_LVDS_P. (constraint file  /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for SP7_10MHZ_LVDS_CLK_IN_N. (constraint file  /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SP7_10MHZ_LVDS_CLK_IN_N. (constraint file  /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for SP7_10MHZ_LVDS_CLK_IN_P. (constraint file  /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SP7_10MHZ_LVDS_CLK_IN_P. (constraint file  /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_clock_measurments/clk_wiz_10_OCXO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_SPI_regbank/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/mmcm_50Mhz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_0_vio/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_pwm/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_0_vio/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_clock_measurments/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_LS_SPI_MISO_IOBUF/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_clock_measurments/util_gnss_clk_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_SPI_regbank/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_ldo/vio_clk_pwr_enable. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_clock_measurments/vio_clock_measures. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_0_vio/vio_main_config. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_pll/vio_PLL_config. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_ZU_status/vio_ZU_status. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/xlconstant_high_intclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axil_dac82002_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_v1_02_a_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_time_ctrl_v1_00_a_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_ctrl_brams/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_ctrl_brams/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_ctrl_brams/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/hier_update_brams/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/xlconstant_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_clk_detect_start. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_clk_detect_start/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_clk_sel_reg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_clk_sel_reg/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_flash_start. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_flash_start/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/proc_sys_reset_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_axi_intc/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_array_single_inst_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_array_single_inst_40m96. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22737 ; free virtual = 34943
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_22_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_20_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized2__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized2__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized3__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized3__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_lite_ipif_v3_0_4_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'qspi_cntrl_ps_reg' in module 'qspi_mode_control_logic'
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'parallel_to_AXI_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'parallel_to_AXI_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter10_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter11_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter12_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter13_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter14_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter6_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter7_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter8_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter9_fsm_reg' in module 'parallel_to_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_lite_ipif_v2_0_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'axi_uart16550_v2_0_23_xuart_tx_load_sm'
INFO: [Synth 8-802] inferred FSM for state register 'receive_state_reg' in module 'axi_uart16550_v2_0_23_rx16550'
INFO: [Synth 8-802] inferred FSM for state register 'transmit_state_reg' in module 'axi_uart16550_v2_0_23_tx16550'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_lite_ipif_v2_0_slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'axi_uart16550_v1_02_a_xuart_tx_load_sm'
INFO: [Synth 8-802] inferred FSM for state register 'receive_state_reg' in module 'axi_uart16550_v1_02_a_rx16550'
INFO: [Synth 8-802] inferred FSM for state register 'transmit_state_reg' in module 'axi_uart16550_v1_02_a_tx16550'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dac_82002_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ext_clk_detector_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg' in module 'intc_core'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized2'
WARNING: [Synth 8-327] inferring latch for variable 'async_pwr_pg_reg' [/home/bhashini/Desktop/spartan_p3_new/scripting/src/rtl/ClockPowerGood/ClockPowerGood.vhd:98]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_22_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_20_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized2__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized2__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized3__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized3__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_20_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_lite_ipif_v3_0_4_slave_attachment'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                 iSTATE2 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                cmd_send |                              001 |                              001
               addr_send |                              010 |                              010
          temp_addr_send |                              011 |                              011
          temp_data_send |                              100 |                              101
               data_send |                              101 |                              100
       temp_data_receive |                              110 |                              111
            data_receive |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'qspi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_control_logic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'parallel_to_AXI_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'parallel_to_AXI_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_st_iter7_fsm_state0 |                               01 |                               01
  ap_st_iter7_fsm_state8 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter7_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_st_iter2_fsm_state0 |                               01 |                               01
  ap_st_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_st_iter1_fsm_state0 |                               01 |                               01
  ap_st_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_st_iter3_fsm_state0 |                               01 |                               01
  ap_st_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_st_iter4_fsm_state0 |                               01 |                               01
  ap_st_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_st_iter5_fsm_state0 |                               01 |                               01
  ap_st_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_st_iter6_fsm_state0 |                               01 |                               01
  ap_st_iter6_fsm_state7 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter6_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_st_iter8_fsm_state0 |                               01 |                               01
  ap_st_iter8_fsm_state9 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter8_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_st_iter9_fsm_state0 |                               01 |                               01
 ap_st_iter9_fsm_state10 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter9_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_st_iter10_fsm_state0 |                               01 |                               01
ap_st_iter10_fsm_state11 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter10_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_st_iter11_fsm_state0 |                               01 |                               01
ap_st_iter11_fsm_state12 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter11_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_st_iter12_fsm_state0 |                               01 |                               01
ap_st_iter12_fsm_state13 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter12_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_st_iter13_fsm_state0 |                               01 |                               01
ap_st_iter13_fsm_state14 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter13_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
 ap_st_iter14_fsm_state0 |                               01 |                               01
ap_st_iter14_fsm_state15 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter14_fsm_reg' in module 'parallel_to_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_lite_ipif_v2_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             empty_empty |                               00 |                               00
              empty_full |                               01 |                               01
              full_empty |                               10 |                               10
               full_full |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'axi_uart16550_v2_0_23_xuart_tx_load_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0101 |                             0000
               start_bit |                             0100 |                             0001
               data_bit1 |                             0110 |                             0010
               data_bit2 |                             0000 |                             0011
               data_bit3 |                             0001 |                             0100
               data_bit4 |                             0010 |                             0101
               data_bit5 |                             1101 |                             0110
               data_bit6 |                             1010 |                             0111
               data_bit7 |                             1011 |                             1000
               data_bit8 |                             1100 |                             1001
              parity_bit |                             1001 |                             1010
             frame_error |                             0011 |                             1101
               stop_bit1 |                             1000 |                             1011
               stop_bit2 |                             0111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_state_reg' using encoding 'sequential' in module 'axi_uart16550_v2_0_23_rx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               start_bit |                             0001 |                             0001
               data_bit1 |                             0010 |                             0010
               data_bit2 |                             0011 |                             0011
               data_bit3 |                             0100 |                             0100
               data_bit4 |                             0101 |                             0101
               data_bit5 |                             0110 |                             0110
               data_bit6 |                             0111 |                             0111
               data_bit7 |                             1000 |                             1000
               data_bit8 |                             1001 |                             1001
              parity_bit |                             1010 |                             1010
               stop_bit1 |                             1011 |                             1011
               stop_bit2 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transmit_state_reg' using encoding 'sequential' in module 'axi_uart16550_v2_0_23_tx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0001 |                               00
                 sm_read |                             0010 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_lite_ipif_v2_0_slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             empty_empty |                               00 |                               00
              empty_full |                               01 |                               01
              full_empty |                               10 |                               10
               full_full |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'axi_uart16550_v1_02_a_xuart_tx_load_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0101 |                             0000
               start_bit |                             0100 |                             0001
               data_bit1 |                             0110 |                             0010
               data_bit2 |                             0000 |                             0011
               data_bit3 |                             0001 |                             0100
               data_bit4 |                             0010 |                             0101
               data_bit5 |                             1101 |                             0110
               data_bit6 |                             1010 |                             0111
               data_bit7 |                             1011 |                             1000
               data_bit8 |                             1100 |                             1001
              parity_bit |                             1001 |                             1010
             frame_error |                             0011 |                             1101
               stop_bit1 |                             1000 |                             1011
               stop_bit2 |                             0111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_state_reg' using encoding 'sequential' in module 'axi_uart16550_v1_02_a_rx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               start_bit |                             0001 |                             0001
               data_bit1 |                             0010 |                             0010
               data_bit2 |                             0011 |                             0011
               data_bit3 |                             0100 |                             0100
               data_bit4 |                             0101 |                             0101
               data_bit5 |                             0110 |                             0110
               data_bit6 |                             0111 |                             0111
               data_bit7 |                             1000 |                             1000
               data_bit8 |                             1001 |                             1001
              parity_bit |                             1010 |                             1010
               stop_bit1 |                             1011 |                             1011
               stop_bit2 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transmit_state_reg' using encoding 'sequential' in module 'axi_uart16550_v1_02_a_tx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   setup |                              010 |                               01
                   write |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'dac_82002_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                            00001 |                              000
                   delay |                            00010 |                              001
               ext_count |                            00100 |                              011
                 trigger |                            01000 |                              100
                    idle |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ext_clk_detector_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           gen_level_irq |                               01 |                               01
                wait_ack |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg' using encoding 'sequential' in module 'intc_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_lite_ipif_v3_0_4_slave_attachment__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22702 ; free virtual = 34914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:33 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22678 ; free virtual = 34930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'proc_sys_reset_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:35 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22634 ; free virtual = 34895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:37 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22634 ; free virtual = 34880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/parallel_to_AXI_0/U0/gmem_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:43 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22600 ; free virtual = 34858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:45 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22604 ; free virtual = 34856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:45 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22603 ; free virtual = 34855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:46 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22593 ; free virtual = 34855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:46 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22593 ; free virtual = 34855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:46 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22596 ; free virtual = 34855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:46 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22596 ; free virtual = 34855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |sp7_cal3_ila_0_0               |         1|
|2     |sp7_cal3_vio_0_0               |         1|
|3     |sp7_cal3_vio_ZU_status_0       |         1|
|4     |sp7_cal3_vio_clk_pwr_enable_0  |         1|
|5     |sp7_cal3_mmcm_50Mhz_0          |         1|
|6     |sp7_cal3_proc_sys_reset_0_0    |         1|
|7     |sp7_cal3_proc_sys_reset_1_0    |         1|
|8     |sp7_cal3_vio_main_config_0     |         1|
|9     |sp7_cal3_util_ds_buf_0_1       |         1|
|10    |sp7_cal3_util_ds_buf_0_2       |         1|
|11    |sp7_cal3_clk_wiz_10_OCXO_0     |         1|
|12    |sp7_cal3_util_ds_buf_0_0       |         1|
|13    |sp7_cal3_util_gnss_clk_buf_0_0 |         1|
|14    |sp7_cal3_vio_clock_measures_0  |         1|
|15    |sp7_cal3_vio_PLL_config_0      |         1|
|16    |sp7_cal3_proc_sys_reset_0_1    |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |sp7_cal3_clk_wiz_10_OCXO     |     1|
|2     |sp7_cal3_ila_0               |     1|
|3     |sp7_cal3_mmcm_50Mhz          |     1|
|4     |sp7_cal3_proc_sys_reset_0    |     2|
|6     |sp7_cal3_proc_sys_reset_1    |     1|
|7     |sp7_cal3_util_ds_buf_0       |     3|
|10    |sp7_cal3_util_gnss_clk_buf_0 |     1|
|11    |sp7_cal3_vio_0               |     1|
|12    |sp7_cal3_vio_PLL_config      |     1|
|13    |sp7_cal3_vio_ZU_status       |     1|
|14    |sp7_cal3_vio_clk_pwr_enable  |     1|
|15    |sp7_cal3_vio_clock_measures  |     1|
|16    |sp7_cal3_vio_main_config     |     1|
|17    |BSCANE2                      |     1|
|18    |BUFG                         |     5|
|19    |CARRY4                       |   257|
|20    |DSP48E1                      |     3|
|23    |LUT1                         |   311|
|24    |LUT2                         |  1070|
|25    |LUT3                         |  1278|
|26    |LUT4                         |  1230|
|27    |LUT5                         |   993|
|28    |LUT6                         |  2535|
|30    |MMCME2_BASE                  |     1|
|31    |MULT_AND                     |     2|
|32    |MUXCY_L                      |   119|
|33    |MUXF7                        |    88|
|34    |MUXF8                        |     2|
|35    |ODDR                         |     1|
|36    |ODDR2                        |     1|
|37    |RAM16X1D                     |    32|
|38    |RAM32X1D                     |    64|
|39    |RAMB18E1                     |     4|
|41    |RAMB36E1                     |    35|
|44    |SRL16                        |     1|
|45    |SRL16E                       |   190|
|46    |SRLC16E                      |     8|
|47    |SRLC32E                      |    53|
|48    |STARTUPE2                    |     1|
|49    |XORCY                        |    67|
|50    |FD                           |    44|
|51    |FDCE                         |   243|
|52    |FDC                          |     1|
|53    |FDE                          |    64|
|54    |FDPE                         |     7|
|55    |FDR                          |    91|
|56    |FDRE                         |  8173|
|58    |FDS                          |     5|
|59    |FDSE                         |   528|
|60    |IBUF                         |    36|
|61    |IBUFG                        |     1|
|62    |IOBUF                        |     7|
|63    |OBUF                         |    48|
|64    |OBUFT                        |    29|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:46 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22596 ; free virtual = 34855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:01:41 . Memory (MB): peak = 3510.910 ; gain = 334.598 ; free physical = 22617 ; free virtual = 34874
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:01:47 . Memory (MB): peak = 3510.910 ; gain = 374.551 ; free physical = 22617 ; free virtual = 34875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.dcp' for cell 'sp7_cal3_i/mmcm_50Mhz'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/sp7_cal3_ila_0_0.dcp' for cell 'sp7_cal3_i/hier_SPI_regbank/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0.dcp' for cell 'sp7_cal3_i/hier_SPI_regbank/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0.dcp' for cell 'sp7_cal3_i/hier_ZU_status/vio_ZU_status'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0.dcp' for cell 'sp7_cal3_i/hier_ldo/vio_clk_pwr_enable'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0.dcp' for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0.dcp' for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0.dcp' for cell 'sp7_cal3_i/hier_0_vio/vio_main_config'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1.dcp' for cell 'sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2.dcp' for cell 'sp7_cal3_i/hier_LS_SPI_MISO_IOBUF/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0.dcp' for cell 'sp7_cal3_i/hier_clock_measurments/clk_wiz_10_OCXO'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0.dcp' for cell 'sp7_cal3_i/hier_clock_measurments/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0.dcp' for cell 'sp7_cal3_i/hier_clock_measurments/util_gnss_clk_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0.dcp' for cell 'sp7_cal3_i/hier_clock_measurments/vio_clock_measures'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0.dcp' for cell 'sp7_cal3_i/hier_pll/vio_PLL_config'
INFO: [Project 1-454] Reading design checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1.dcp' for cell 'sp7_cal3_i/hier_pwm/proc_sys_reset_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3510.910 ; gain = 0.000 ; free physical = 22679 ; free virtual = 34937
INFO: [Netlist 29-17] Analyzing 1131 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_time_ctrl_v1_00_a_0/U0/USER_LOGIC_I/IBUFG_inst' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_v1_02_a_0/U0/XUART_I_1/UART16550_I_1/NO_EXTERNAL_XIN.ODDR2_GEN.BAUD_FF' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C1' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_time_ctrl_v1_00_a_0/U0/USER_LOGIC_I/IBUFG_inst, from the path connected to top-level port: SP7_10MHZ_LVDS_CLK_IN_P 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'sp7_cal3_i/hier_clock_measurments/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'sp7_cal3_i/hier_clock_measurments/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'sp7_cal3_i/hier_clock_measurments/util_gnss_clk_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'sp7_cal3_i/hier_clock_measurments/util_gnss_clk_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: sp7_cal3_i/hier_0_vio/vio_main_config UUID: e6f061cd-cf87-5d86-b0b7-79bc986619ae 
INFO: [Chipscope 16-324] Core: sp7_cal3_i/hier_SPI_regbank/ila_0 UUID: 609815df-13c0-50cd-adc4-6f127588794a 
INFO: [Chipscope 16-324] Core: sp7_cal3_i/hier_SPI_regbank/vio_0 UUID: b35b85a3-a053-541f-8384-dd43d0f3040b 
INFO: [Chipscope 16-324] Core: sp7_cal3_i/hier_ZU_status/vio_ZU_status UUID: 683b8a8e-7468-5b4d-9409-2ad3ae642369 
INFO: [Chipscope 16-324] Core: sp7_cal3_i/hier_clock_measurments/vio_clock_measures UUID: a7f47b5a-8e04-55ff-b116-2d27eb15bd16 
INFO: [Chipscope 16-324] Core: sp7_cal3_i/hier_ldo/vio_clk_pwr_enable UUID: 06f01ddf-6527-5149-91df-66aefbed6510 
INFO: [Chipscope 16-324] Core: sp7_cal3_i/hier_pll/vio_PLL_config UUID: 4c279bc8-229c-5f40-9401-ad0a48cab6f7 
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_board.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/clk_wiz_10_OCXO/inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_board.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/clk_wiz_10_OCXO/inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/clk_wiz_10_OCXO/inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/clk_wiz_10_OCXO/inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'sp7_cal3_i/hier_SPI_regbank/ila_0/inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'sp7_cal3_i/hier_SPI_regbank/ila_0/inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'sp7_cal3_i/hier_SPI_regbank/ila_0/inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'sp7_cal3_i/hier_SPI_regbank/ila_0/inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_board.xdc] for cell 'sp7_cal3_i/mmcm_50Mhz/inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0_board.xdc] for cell 'sp7_cal3_i/mmcm_50Mhz/inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.xdc] for cell 'sp7_cal3_i/mmcm_50Mhz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.xdc:57]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.xdc] for cell 'sp7_cal3_i/mmcm_50Mhz/inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0_board.xdc] for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0_board.xdc] for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0.xdc] for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0.xdc] for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1_board.xdc] for cell 'sp7_cal3_i/hier_pwm/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1_board.xdc] for cell 'sp7_cal3_i/hier_pwm/proc_sys_reset_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1.xdc] for cell 'sp7_cal3_i/hier_pwm/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1.xdc] for cell 'sp7_cal3_i/hier_pwm/proc_sys_reset_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0_board.xdc] for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0_board.xdc] for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0.xdc] for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0.xdc] for cell 'sp7_cal3_i/hier_0_vio/proc_sys_reset_1/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_board.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0_board.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/util_ds_buf_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1_board.xdc] for cell 'sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1_board.xdc] for cell 'sp7_cal3_i/hier_50MHz_OUT/util_ds_buf_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2_board.xdc] for cell 'sp7_cal3_i/hier_LS_SPI_MISO_IOBUF/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2_board.xdc] for cell 'sp7_cal3_i/hier_LS_SPI_MISO_IOBUF/util_ds_buf_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_board.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/util_gnss_clk_buf_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0_board.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/util_gnss_clk_buf_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0.xdc] for cell 'sp7_cal3_i/hier_SPI_regbank/vio_0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0.xdc] for cell 'sp7_cal3_i/hier_SPI_regbank/vio_0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0.xdc] for cell 'sp7_cal3_i/hier_ldo/vio_clk_pwr_enable'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0.xdc] for cell 'sp7_cal3_i/hier_ldo/vio_clk_pwr_enable'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/vio_clock_measures'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/vio_clock_measures'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0.xdc] for cell 'sp7_cal3_i/hier_0_vio/vio_main_config'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0.xdc] for cell 'sp7_cal3_i/hier_0_vio/vio_main_config'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0.xdc] for cell 'sp7_cal3_i/hier_pll/vio_PLL_config'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0.xdc] for cell 'sp7_cal3_i/hier_pll/vio_PLL_config'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0.xdc] for cell 'sp7_cal3_i/hier_ZU_status/vio_ZU_status'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0.xdc] for cell 'sp7_cal3_i/hier_ZU_status/vio_ZU_status'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_mdm_1_0/hier_flash_microblaze_mdm_1_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_mdm_1_0/hier_flash_microblaze_mdm_1_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/mdm_1/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_clk_detect_start_0/hier_flash_microblaze_axi_clk_detect_start_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_clk_detect_start/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_clk_detect_start_0/hier_flash_microblaze_axi_clk_detect_start_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_clk_detect_start/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_clk_sel_reg_0/hier_flash_microblaze_axi_clk_sel_reg_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_clk_sel_reg/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_clk_sel_reg_0/hier_flash_microblaze_axi_clk_sel_reg_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_clk_sel_reg/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_flash_start_0/hier_flash_microblaze_axi_flash_start_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_flash_start/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_flash_start_0/hier_flash_microblaze_axi_flash_start_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_flash_start/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_uart16550_0_0/hier_flash_microblaze_axi_uart16550_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_uart16550_0_0/hier_flash_microblaze_axi_uart16550_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/axi_uart16550_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_proc_sys_reset_0_0/hier_flash_microblaze_proc_sys_reset_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_proc_sys_reset_0_0/hier_flash_microblaze_proc_sys_reset_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/proc_sys_reset_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_axi_intc_0/hier_flash_microblaze_microblaze_0_axi_intc_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_axi_intc_0/hier_flash_microblaze_microblaze_0_axi_intc_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_0/hier_flash_microblaze_microblaze_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_0/hier_flash_microblaze_microblaze_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_quad_spi_0_0/hier_flash_microblaze_axi_quad_spi_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_quad_spi_0_0/hier_flash_microblaze_axi_quad_spi_0_0.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/constraints/sp7_cal3.xdc]
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/constraints/sp7_cal3.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_ila_0_0/sp7_cal3_ila_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_mmcm_50Mhz_0/sp7_cal3_mmcm_50Mhz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_0/sp7_cal3_proc_sys_reset_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_0_1/sp7_cal3_proc_sys_reset_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_proc_sys_reset_1_0/sp7_cal3_proc_sys_reset_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_0/sp7_cal3_util_ds_buf_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_1/sp7_cal3_util_ds_buf_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_ds_buf_0_2/sp7_cal3_util_ds_buf_0_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_util_gnss_clk_buf_0_0/sp7_cal3_util_gnss_clk_buf_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_0_0/sp7_cal3_vio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clk_pwr_enable_0/sp7_cal3_vio_clk_pwr_enable_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_clock_measures_0/sp7_cal3_vio_clock_measures_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_main_config_0/sp7_cal3_vio_main_config_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_PLL_config_0/sp7_cal3_vio_PLL_config_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_vio_ZU_status_0/sp7_cal3_vio_ZU_status_0.dcp'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_late.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/clk_wiz_10_OCXO/inst'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_clk_wiz_10_OCXO_0/sp7_cal3_clk_wiz_10_OCXO_0_late.xdc] for cell 'sp7_cal3_i/hier_clock_measurments/clk_wiz_10_OCXO/inst'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_axi_intc_0/hier_flash_microblaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_microblaze_0_axi_intc_0/hier_flash_microblaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_microblaze/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_quad_spi_0_0/hier_flash_microblaze_axi_quad_spi_0_0_clocks.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/src/hier_flash_microblaze_axi_quad_spi_0_0/hier_flash_microblaze_axi_quad_spi_0_0_clocks.xdc] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_array_single_inst_40m96'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_array_single_inst_40m96'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_array_single_inst_10'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_array_single_inst_10'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_clock_measurments/clock_counter_0/xpm_cdc_single_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'sp7_cal3_i/hier_flash_microblaze_0/U0/hier_flash/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'sp7_cal3_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/data/sp7_cal3_application.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22658 ; free virtual = 34928
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 543 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 36 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 48 instances
  FD => FDRE: 44 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDE => FDRE: 64 instances
  FDR => FDRE: 91 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 5 instances
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  MULT_AND => LUT2: 2 instances
  ODDR2 => ODDR: 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
1266 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:55 . Memory (MB): peak = 3679.004 ; gain = 622.684 ; free physical = 22770 ; free virtual = 35041
# write_checkpoint -force $outputDir/post_synth
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22769 ; free virtual = 35041
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/output/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /home/bhashini/Desktop/spartan_p3_new/scripting/output/post_synth_power.rpt
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_io -file $outputDir/io_report.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22735 ; free virtual = 34996
# report_utilization -file $outputDir/post_synth_util.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22732 ; free virtual = 34994

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 172753aee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22732 ; free virtual = 34994

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22638 ; free virtual = 34951
Phase 1 Generate And Synthesize Debug Cores | Checksum: e21b3442

Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22638 ; free virtual = 34951

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: fd8d0467

Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22642 ; free virtual = 34957
INFO: [Opt 31-389] Phase Retarget created 454 cells and removed 689 cells
INFO: [Opt 31-1021] In phase Retarget, 193 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 9 load pin(s).
Phase 3 Constant propagation | Checksum: db3c618c

Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22642 ; free virtual = 34957
INFO: [Opt 31-389] Phase Constant propagation created 88 cells and removed 352 cells
INFO: [Opt 31-1021] In phase Constant propagation, 192 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: a63f56f7

Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22643 ; free virtual = 34956
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 1284 cells
INFO: [Opt 31-1021] In phase Sweep, 3375 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: ace7b8d1

Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22643 ; free virtual = 34956
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 15b3d1d56

Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22644 ; free virtual = 34955
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: f06df7d7

Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22644 ; free virtual = 34956
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 186 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             454  |             689  |                                            193  |
|  Constant propagation         |              88  |             352  |                                            192  |
|  Sweep                        |               5  |            1284  |                                           3375  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            186  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22645 ; free virtual = 34956
Ending Logic Optimization Task | Checksum: 107e4c2fe

Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 3679.004 ; gain = 0.000 ; free physical = 22645 ; free virtual = 34956

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 40 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 80
Ending PowerOpt Patch Enables Task | Checksum: 1138a6529

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22653 ; free virtual = 34943
Ending Power Optimization Task | Checksum: 1138a6529

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3889.066 ; gain = 210.062 ; free physical = 22667 ; free virtual = 34955

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1138a6529

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22667 ; free virtual = 34955

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22667 ; free virtual = 34955
Ending Netlist Obfuscation Task | Checksum: 14b2bf092

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22667 ; free virtual = 34955
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 3889.066 ; gain = 210.062 ; free physical = 22667 ; free virtual = 34955
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22655 ; free virtual = 34942
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bbec01fd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22655 ; free virtual = 34942
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22655 ; free virtual = 34942

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg (IBUF.O) is locked to IOB_X0Y26
	sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X1Y0
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 129f2ce72

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22653 ; free virtual = 34946

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 256a5c44a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22653 ; free virtual = 34937

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 256a5c44a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22651 ; free virtual = 34935
Phase 1 Placer Initialization | Checksum: 256a5c44a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22644 ; free virtual = 34936

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d5f29dfb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22617 ; free virtual = 34910

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 611 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 247 nets or cells. Created 0 new cell, deleted 247 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22605 ; free virtual = 34956

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            247  |                   247  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            247  |                   247  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 172d0019b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22601 ; free virtual = 34956
Phase 2.2 Global Placement Core | Checksum: 256d4bbe7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22594 ; free virtual = 34953
Phase 2 Global Placement | Checksum: 256d4bbe7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22595 ; free virtual = 34954

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16e0b5cd3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22592 ; free virtual = 34951

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cc8edda1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:13 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22667 ; free virtual = 35001

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18be1b8ea

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22667 ; free virtual = 35001

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14c57d59f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22664 ; free virtual = 34998

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 25779694f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22686 ; free virtual = 34968
Phase 3.5 Small Shape Detail Placement | Checksum: 25779694f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:17 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22686 ; free virtual = 34965

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 267ec1eed

Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22692 ; free virtual = 34963

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a6a2c16f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22692 ; free virtual = 34963
Phase 3 Detail Placement | Checksum: 1a6a2c16f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22689 ; free virtual = 34960

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13b7422e7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.391 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17a770d67

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22685 ; free virtual = 34954
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1905e333b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22685 ; free virtual = 34954
Phase 4.1.1.1 BUFG Insertion | Checksum: 13b7422e7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22684 ; free virtual = 34954
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.391. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1435dd387

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22684 ; free virtual = 34953
Phase 4.1 Post Commit Optimization | Checksum: 1435dd387

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22690 ; free virtual = 34955

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1435dd387

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22691 ; free virtual = 34957

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1435dd387

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22691 ; free virtual = 34956

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22691 ; free virtual = 34956
Phase 4.4 Final Placement Cleanup | Checksum: 1285b2f22

Time (s): cpu = 00:00:54 ; elapsed = 00:00:20 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22691 ; free virtual = 34956
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1285b2f22

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22690 ; free virtual = 34956
Ending Placer Task | Checksum: e61ba041

Time (s): cpu = 00:00:55 ; elapsed = 00:00:20 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22690 ; free virtual = 34956
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22702 ; free virtual = 34968
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22628 ; free virtual = 34926
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/output/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-23] Clock Placer Checks: Sub-optimal placement for a clock-capable IO pin and MMCM pair. 
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	sp7_cal3_i/mmcm_50Mhz/inst/clkin1_ibufg (IBUF.O) is locked to IOB_X0Y26
	sp7_cal3_i/mmcm_50Mhz/inst/mmcm_adv_inst (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X1Y0
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 503d0415 ConstDB: 0 ShapeSum: 95de9c2c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12b71c9d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22629 ; free virtual = 34884
Post Restoration Checksum: NetGraph: d258b7c5 NumContArr: 5919120d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12b71c9d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22626 ; free virtual = 34890

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12b71c9d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22597 ; free virtual = 34860

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12b71c9d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22597 ; free virtual = 34860
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2b115fdeb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22586 ; free virtual = 34846
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.414  | TNS=0.000  | WHS=-0.445 | THS=-620.088|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2964fb57a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22571 ; free virtual = 34845
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.414  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 27bbfffb8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22568 ; free virtual = 34841
Phase 2 Router Initialization | Checksum: 29d179b89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22568 ; free virtual = 34841

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0189663 %
  Global Horizontal Routing Utilization  = 0.0358617 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18274
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18272
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 205443066

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22553 ; free virtual = 34826

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1457
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.219  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1df7f93ad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22558 ; free virtual = 34832
Phase 4 Rip-up And Reroute | Checksum: 1df7f93ad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22558 ; free virtual = 34832

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b8f18a22

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22588 ; free virtual = 34862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.219  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 107bb7dfe

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22589 ; free virtual = 34862

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 107bb7dfe

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22589 ; free virtual = 34862
Phase 5 Delay and Skew Optimization | Checksum: 107bb7dfe

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22589 ; free virtual = 34862

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1751a2b50

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22858 ; free virtual = 35114
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.219  | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d281dcf1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22857 ; free virtual = 35114
Phase 6 Post Hold Fix | Checksum: 1d281dcf1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22857 ; free virtual = 35114

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.95906 %
  Global Horizontal Routing Utilization  = 11.3754 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 186687ce4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22857 ; free virtual = 35114

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 186687ce4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22857 ; free virtual = 35114

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19d01eaed

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22857 ; free virtual = 35114

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.219  | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19d01eaed

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22857 ; free virtual = 35114
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22897 ; free virtual = 35154

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22897 ; free virtual = 35154
# write_checkpoint -force $outputDir/post_route
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22857 ; free virtual = 35148
INFO: [Common 17-1381] The checkpoint '/home/bhashini/Desktop/spartan_p3_new/scripting/output/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /home/bhashini/Desktop/spartan_p3_new/scripting/output/post_route_power.rpt
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /home/bhashini/Desktop/spartan_p3_new/scripting/output/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bhashini/Desktop/spartan_p3_new/scripting/output/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/sp7_cal3_wrapper.bit
Command: write_bitstream -force /home/bhashini/Desktop/spartan_p3_new/scripting/output/sp7_cal3_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer sp7_cal3_i/hier_LS_SPI_MISO_IOBUF/io_buf_0/IOBUF_inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer sp7_cal3_i/io_buf_0/IOBUF_inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer spi_rtl_0_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC RTSTAT-10] No routable loads: 28 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, sp7_cal3_i/hier_pll/vio_PLL_config/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0], sp7_cal3_i/hier_pll/vio_PLL_config/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/probe_out3[0], sp7_cal3_i/hier_0_vio/vio_main_config/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[4].PROBE_OUT0_INST/probe_out4[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]... and (the first 15 of 26 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'sp7_cal3_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/bhashini/Desktop/spartan_p3_new/scripting/src/ip/sp7_cal3_hier_flash_microblaze_0_1/data/sp7_cal3_application.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
INFO: [Designutils 12-2357] To allow for correct fallback functionality the lower 8 bits of the value "00200000" specified by the "BITSTREAM.CONFIG.NEXT_CONFIG_ADDR" property are ignored. MultiBoot and fallback only work with 256 byte boundaries when "BITSTREAM.CONFIG.SPI_32BIT_ADDR Yes" is used to enable 32 bit SPI addressing. Please refer to Xilinx Answer Record 51337 for more information.
Creating bitmap...
Creating bitstream...
Writing bitstream /home/bhashini/Desktop/spartan_p3_new/scripting/output/sp7_cal3_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3889.066 ; gain = 0.000 ; free physical = 22813 ; free virtual = 35089
# write_debug_probes -force $outputDir/sp7_cal3_wrapper.ltx
WARNING: [Chipscope 16-155] Port probe_out0[0] on debug core vio_PLL_config is unconnected
WARNING: [Chipscope 16-155] Port probe_out3[0] on debug core vio_PLL_config is unconnected
# write_cfgmem -format bin -interface spix4 -size 8 -loadbit "up 0 $outputDir/sp7_cal3_wrapper.bit" -file $outputDir/sp7_cal3_wrapper.bin -force
Command: write_cfgmem -format bin -interface spix4 -size 8 -loadbit {up 0 /home/bhashini/Desktop/spartan_p3_new/scripting/output/sp7_cal3_wrapper.bit} -file /home/bhashini/Desktop/spartan_p3_new/scripting/output/sp7_cal3_wrapper.bin -force
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile /home/bhashini/Desktop/spartan_p3_new/scripting/output/sp7_cal3_wrapper.bit
Writing file /home/bhashini/Desktop/spartan_p3_new/scripting/output/sp7_cal3_wrapper.bin
Writing log file /home/bhashini/Desktop/spartan_p3_new/scripting/output/sp7_cal3_wrapper.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               8M
Start Address      0x00000000
End Address        0x007FFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0012F2CB    Feb 11 11:11:06 2025    /home/bhashini/Desktop/spartan_p3_new/scripting/output/sp7_cal3_wrapper.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 11:11:07 2025...
