;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB 300, 90
	SUB @127, 106
	SUB 300, 90
	SUB @127, 106
	SUB @127, 106
	ADD 210, 60
	SUB 10, 9
	SUB @0, @2
	MOV @6, @2
	MOV -1, <-20
	JMN 0, #0
	MOV @6, @2
	SUB @0, @2
	JMN 0, <-22
	ADD -1, <-20
	CMP @121, 106
	DJN -207, @-130
	SUB #0, @2
	MOV -1, <-20
	ADD -1, <-20
	SUB @121, 103
	DJN -207, @-130
	DJN -207, @-130
	CMP -207, <-120
	SPL 10, 9
	SLT @130, 9
	ADD 216, 66
	ADD @172, 106
	CMP -207, <-120
	SLT @172, 106
	JMN 0, <-22
	JMN 0, <-22
	ADD #-207, <-120
	JMN 0, <-22
	MOV -2, @-22
	SUB 12, @10
	SPL 500, <-622
	JMN 0, <-22
	JMN 0, <-22
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, <-22
