// Seed: 1802048318
module module_0 (
    id_1
);
  output wire id_1;
  id_2(
      id_1
  );
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always
    if (id_1 & -1) id_11 = -1;
    else id_8 <= id_11;
  module_0 modCall_1 (id_5);
endmodule
