0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sim_1/new/dd3_model.sv,1638425512,verilog,,C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/new/myDDR3.v,C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/new/dd3_model_parameters.vh;C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/imports/DDR3 SDRAM Verilog Model/1024Mb_ddr3_parameters.vh,ddr3_model1,,,../../../../project_dram_PHY.srcs/sources_1/imports/DDR3 SDRAM Verilog Model;../../../../project_dram_PHY.srcs/sources_1/new,,,,,
C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/imports/DDR3 SDRAM Verilog Model/1024Mb_ddr3_parameters.vh,1440087251,verilog,,,,,,,,,,,,
C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/new/dd3_model_parameters.vh,1632416680,verilog,,,,,,,,,,,,
C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/new/ddrcontroller_mem.v,1637817691,verilog,,,,ddrcontroller_mem,,,../../../../project_dram_PHY.srcs/sources_1/imports/DDR3 SDRAM Verilog Model;../../../../project_dram_PHY.srcs/sources_1/new,,,,,
C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/new/myDDR3.v,1638730875,verilog,,C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/new/ddrcontroller_mem.v,C:/Users/harshith/Desktop/Final_year_project/project_dram_PHY/project_dram_PHY.srcs/sources_1/new/dd3_model_parameters.vh,myDDR3;timer,,,../../../../project_dram_PHY.srcs/sources_1/imports/DDR3 SDRAM Verilog Model;../../../../project_dram_PHY.srcs/sources_1/new,,,,,
