============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  02:01:02 pm
  Module:                 ms_es_ordered_cas_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk)                 launch                                    0 R 
TOP
  genblk2.stoch2bin
    ctr
      countval_reg[0]/CLK                               0             0 R 
      countval_reg[0]/Q     DFFSR             1  1.5   10  +109     109 R 
      drc_bufs233/A                                          +0     109   
      drc_bufs233/Y         BUFX2             3 16.5   40   +55     164 R 
      g206/B                                                 +0     164   
      g206/YC               HAX1              1  8.2   47   +62     226 R 
      g203/C                                                 +0     226   
      g203/YC               FAX1              1  8.2   46   +74     299 R 
      g199/C                                                 +0     299   
      g199/YC               FAX1              1 12.7   67   +87     386 R 
      g2/A                                                   +0     386   
      g2/YS                 FAX1              1  2.8   21   +87     473 R 
      g193/A                                                 +0     473   
      g193/Y                MUX2X1            1  1.5   12   +23     496 F 
      g192/A                                                 +0     496   
      g192/Y                INVX1             1  2.0    0    +1     497 R 
      countval_reg[3]/D     DFFSR                            +0     497   
      countval_reg[3]/CLK   setup                       0   +70     567 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4383ps 
Start-point  : TOP/genblk2.stoch2bin/ctr/countval_reg[0]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[3]/D
