<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Fri Nov 22 05:20:50 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tw1 pong_impl_1_map.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk_in</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

[IGNORED:]create_clock -name {pll/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
create_generated_clock -name {clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>

Combinational Loops
-------------------
++++ Loop1
i11331_3_lut_4_lut/C	->	i11331_3_lut_4_lut/Z

++++ Loop2
i14438_3_lut_4_lut/C	->	i14438_3_lut_4_lut/Z

++++ Loop3
i11333_3_lut_4_lut/C	->	i11333_3_lut_4_lut/Z

++++ Loop4
score_two/i15011_4_lut/B	->	score_two/i15011_4_lut/Z

++++ Loop5
score_two/i24_4_lut/B	->	score_two/i24_4_lut/Z

++++ Loop6
score_two/i15029_4_lut/B	->	score_two/i15029_4_lut/Z

++++ Loop7
score_two/i14930_4_lut/B	->	score_two/i14930_4_lut/Z

++++ Loop8
score_two/i14926_4_lut/B	->	score_two/i14926_4_lut/Z

++++ Loop9
score_one/dot_display/dot32/i1_3_lut_4_lut_adj_863/D	->	score_one/dot_display/dot32/i1_3_lut_4_lut_adj_863/Z

++++ Loop10
score_two/i14_4_lut/B	->	score_two/i14_4_lut/Z

++++ Loop11
score_two/i15047_4_lut/B	->	score_two/i15047_4_lut/Z

++++ Loop12
score_two/i15022_4_lut/B	->	score_two/i15022_4_lut/Z

++++ Loop13
score_two/i14939_4_lut/B	->	score_two/i14939_4_lut/Z

++++ Loop14
score_two/i14937_4_lut/B	->	score_two/i14937_4_lut/Z

++++ Loop15
score_one/dot_display/dot32/i11451_3_lut_4_lut/D	->	score_one/dot_display/dot32/i11451_3_lut_4_lut/Z

++++ Loop16
score_one/dot_display/dot32/i11457_3_lut_4_lut/D	->	score_one/dot_display/dot32/i11457_3_lut_4_lut/Z

++++ Loop17
score_one/dot_display/dot32/i11459_3_lut_4_lut/D	->	score_one/dot_display/dot32/i11459_3_lut_4_lut/Z

++++ Loop18
score_two/i15015_4_lut/B	->	score_two/i15015_4_lut/Z

++++ Loop19
score_one/dot_display/dot32/i1_3_lut_4_lut_adj_864/D	->	score_one/dot_display/dot32/i1_3_lut_4_lut_adj_864/Z

++++ Loop20
score_two/i14995_4_lut/B	->	score_two/i14995_4_lut/Z

++++ Loop21
score_one/dot_display/dot32/i37963_3_lut_4_lut/D	->	score_one/dot_display/dot32/i37963_3_lut_4_lut/Z

++++ Loop22
score_one/dot_display/dot32/i37967_3_lut_4_lut/D	->	score_one/dot_display/dot32/i37967_3_lut_4_lut/Z

++++ Loop23
score_two/i14999_4_lut/B	->	score_two/i14999_4_lut/Z

++++ Loop24
score_two/i14941_4_lut/B	->	score_two/i14941_4_lut/Z

++++ Loop25
score_one/dot_display/dot32/i1_3_lut_4_lut/D	->	score_one/dot_display/dot32/i1_3_lut_4_lut/Z

++++ Loop26
score_two/i14923_4_lut/B	->	score_two/i14923_4_lut/Z

++++ Loop27
score_two/i14934_4_lut/B	->	score_two/i14934_4_lut/Z

++++ Loop28
score_two/i14986_4_lut/B	->	score_two/i14986_4_lut/Z

++++ Loop29
score_two/i14988_4_lut/B	->	score_two/i14988_4_lut/Z

++++ Loop30
score_two/i15004_4_lut/B	->	score_two/i15004_4_lut/Z

++++ Loop31
score_two/i14978_4_lut/B	->	score_two/i14978_4_lut/Z

++++ Loop32
score_one/dot_display/dot32/i14905_2_lut_3_lut_4_lut/D	->	score_one/dot_display/dot32/i14905_2_lut_3_lut_4_lut/Z

++++ Loop33
score_one/dot_display/dot32/i14932_2_lut_3_lut_4_lut/D	->	score_one/dot_display/dot32/i14932_2_lut_3_lut_4_lut/Z

++++ Loop34
score_one/i15208_4_lut/B	->	score_one/i15208_4_lut/Z

++++ Loop35
score_one/i23_3_lut_4_lut/A	->	score_one/i23_3_lut_4_lut/Z

++++ Loop36
score_one/i29_4_lut_adj_866/B	->	score_one/i29_4_lut_adj_866/Z

++++ Loop37
score_one/i28_3_lut_4_lut/A	->	score_one/i28_3_lut_4_lut/Z

++++ Loop38
score_one/i29_4_lut_adj_865/B	->	score_one/i29_4_lut_adj_865/Z

++++ Loop39
score/i13_3_lut_4_lut/B	->	score/i13_3_lut_4_lut/Z

++++ Loop40
score/i13_3_lut_4_lut_adj_873/B	->	score/i13_3_lut_4_lut_adj_873/Z

++++ Loop41
score_one/i11393_3_lut_4_lut/A	->	score_one/i11393_3_lut_4_lut/Z

++++ Loop42
score_one/i11399_3_lut_4_lut/A	->	score_one/i11399_3_lut_4_lut/Z

++++ Loop43
score_one/i11391_3_lut_4_lut/A	->	score_one/i11391_3_lut_4_lut/Z

++++ Loop44
score_one/i11397_3_lut_4_lut/A	->	score_one/i11397_3_lut_4_lut/Z

++++ Loop45
score/i13_3_lut_4_lut_adj_874/B	->	score/i13_3_lut_4_lut_adj_874/Z

++++ Loop46
score/i21_4_lut/B	->	score/i21_4_lut/Z

++++ Loop47
score_one/i15130_2_lut_3_lut_4_lut/A	->	score_one/i15130_2_lut_3_lut_4_lut/Z

++++ Loop48
score_one/i15170_4_lut/B	->	score_one/i15170_4_lut/Z

++++ Loop49
score_one/i15174_4_lut/B	->	score_one/i15174_4_lut/Z

++++ Loop50
score_one/i15129_4_lut/B	->	score_one/i15129_4_lut/Z

++++ Loop51
score_one/i14_4_lut_adj_867/B	->	score_one/i14_4_lut_adj_867/Z

++++ Loop52
score_one/i15256_4_lut/B	->	score_one/i15256_4_lut/Z

++++ Loop53
score_one/i29_4_lut_adj_869/B	->	score_one/i29_4_lut_adj_869/Z

++++ Loop54
score_one/i15124_4_lut/B	->	score_one/i15124_4_lut/Z

++++ Loop55
score_one/i15116_4_lut/B	->	score_one/i15116_4_lut/Z

++++ Loop56
score_one/i14_4_lut_adj_868/B	->	score_one/i14_4_lut_adj_868/Z

++++ Loop57
score_one/i15254_4_lut/B	->	score_one/i15254_4_lut/Z

++++ Loop58
score_one/i15178_4_lut/B	->	score_one/i15178_4_lut/Z

++++ Loop59
score_one/i29_4_lut/B	->	score_one/i29_4_lut/Z

++++ Loop60
score_one/i15094_2_lut_4_lut/A	->	score_one/i15094_2_lut_4_lut/Z

++++ Loop61
score_one/i15212_4_lut/B	->	score_one/i15212_4_lut/Z

++++ Loop62
score_one/i15224_4_lut/B	->	score_one/i15224_4_lut/Z

++++ Loop63
score_one/i14_4_lut/B	->	score_one/i14_4_lut/Z

++++ Loop64
paused_menu/i11341_3_lut_3_lut/A	->	paused_menu/i11341_3_lut_3_lut/Z

++++ Loop65
paused_menu/i1_3_lut/A	->	paused_menu/i1_3_lut/Z

++++ Loop66
paused_menu/i15270_2_lut_3_lut/A	->	paused_menu/i15270_2_lut_3_lut/Z

++++ Loop67
paused_menu/i11335_3_lut_3_lut/A	->	paused_menu/i11335_3_lut_3_lut/Z

++++ Loop68
paused_menu/i1_3_lut_adj_872/B	->	paused_menu/i1_3_lut_adj_872/Z

++++ Loop69
paused_menu/i12_3_lut/B	->	paused_menu/i12_3_lut/Z


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk_in"</big></U></B>

create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_in              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_in                            |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk_in              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "clk"</big></U></B>

create_generated_clock -name {clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          32.092 ns |         31.160 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_in                            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 2.11227%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {clk_in} -period 83.</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>3333333333333 [get_ports clk_in]</A>        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {clk} -sou</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>rce [get_pins {pll/lscc_pll_inst/u_PLL_</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>B/REFERENCECLK}] -multiply_by 67 -divid</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>e_by 32 [get_pins {pll/lscc_pll_inst/u_</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>PLL_B/OUTGLOBAL }] </A>                     |   39.800 ns |    7.708 ns |   18   |   32.092 ns |  31.160 MHz |       78       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
timer_clock__i2/D                        |    7.709 ns 
timer_clock__i3/D                        |    7.709 ns 
timer_clock__i4/D                        |    7.709 ns 
timer_clock__i5/D                        |    7.709 ns 
timer_clock__i6/D                        |    7.709 ns 
timer_clock__i7/D                        |    7.709 ns 
timer_clock__i12/D                       |    7.709 ns 
timer_clock__i13/D                       |    7.709 ns 
tick_c/D                                 |    7.709 ns 
timer_clock__i1/SR                       |    9.957 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {clk_in} -period 83.</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>3333333333333 [get_ports clk_in]</A>        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {clk} -sou</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>rce [get_pins {pll/lscc_pll_inst/u_PLL_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>B/REFERENCECLK}] -multiply_by 67 -divid</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>e_by 32 [get_pins {pll/lscc_pll_inst/u_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>PLL_B/OUTGLOBAL }] </A>                     |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       78       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
timer_clock__i0/D                        |    5.991 ns 
buzzer_i0/DO0                            |    5.991 ns 
buzzer_clock_1259__i0/D                  |    5.991 ns 
timer_clock__i1/D                        |    5.991 ns 
buzzer_clock_1259__i1/D                  |    5.991 ns 
buzzer_clock_1259__i2/D                  |    5.991 ns 
buzzer_clock_1259__i3/D                  |    5.991 ns 
buzzer_clock_1259__i9/D                  |    5.991 ns 
buzzer_clock_1259__i7/D                  |    5.991 ns 
buzzer_clock_1259__i8/D                  |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
buzzer_i0/PADDO                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
button_enter                            |                     input
player_two_down                         |                     input
player_two_up                           |                     input
player_one_up                           |                     input
player_one_down                         |                     input
buzzer                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
pos_y_i3                                |                  No Clock
pos_y_i4                                |                  No Clock
pos_y_i0                                |                  No Clock
pos_y_i5                                |                  No Clock
pos_y_i6                                |                  No Clock
pos_y_i1                                |                  No Clock
pos_y_i2                                |                  No Clock
accelerator_timer_1263__i7              |                  No Clock
accelerator_timer_1263__i3              |                  No Clock
accelerator_timer_1263__i4              |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                      1098
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
78 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timer_clock__i0/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.708 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               44.411

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                       31.893
-------------------------------------   ------
End-of-path arrival time( ns )          36.703

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_40/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/D",
        "phy_name":"SLICE_279/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_40/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_40/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_1/B1",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_1/CO1",
            "phy_name":"SLICE_40/COUT1"
        },
        "arrive":8.634,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126709",
            "phy_name":"n126709"
        },
        "arrive":10.709,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI0",
            "phy_name":"SLICE_28/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO0",
            "phy_name":"SLICE_28/COUT0"
        },
        "arrive":10.987,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145980",
            "phy_name":"n145980"
        },
        "arrive":10.987,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI1",
            "phy_name":"SLICE_28/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO1",
            "phy_name":"SLICE_28/COUT1"
        },
        "arrive":11.265,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126711",
            "phy_name":"n126711"
        },
        "arrive":13.340,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI0",
            "phy_name":"SLICE_27/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO0",
            "phy_name":"SLICE_27/COUT0"
        },
        "arrive":13.618,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145983",
            "phy_name":"n145983"
        },
        "arrive":13.618,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI1",
            "phy_name":"SLICE_27/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":13.896,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126713",
            "phy_name":"n126713"
        },
        "arrive":15.971,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":16.249,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145986",
            "phy_name":"n145986"
        },
        "arrive":16.249,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":16.527,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126715",
            "phy_name":"n126715"
        },
        "arrive":18.602,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":18.880,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145989",
            "phy_name":"n145989"
        },
        "arrive":18.880,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":19.158,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126717",
            "phy_name":"n126717"
        },
        "arrive":21.233,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":21.511,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145992",
            "phy_name":"n145992"
        },
        "arrive":21.511,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":21.789,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126719",
            "phy_name":"n126719"
        },
        "arrive":23.864,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI0",
            "phy_name":"SLICE_1/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO0",
            "phy_name":"SLICE_1/COUT0"
        },
        "arrive":24.142,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145995",
            "phy_name":"n145995"
        },
        "arrive":24.142,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI1",
            "phy_name":"SLICE_1/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO1",
            "phy_name":"SLICE_1/COUT1"
        },
        "arrive":24.420,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126721",
            "phy_name":"n126721"
        },
        "arrive":26.495,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_15/D0",
            "phy_name":"SLICE_0/D0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_15/S0",
            "phy_name":"SLICE_0/F0"
        },
        "arrive":26.972,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[13]",
            "phy_name":"timer_clock_14__N_43[13]"
        },
        "arrive":29.047,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_953/A",
            "phy_name":"SLICE_1842/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_953/Z",
            "phy_name":"SLICE_1842/F0"
        },
        "arrive":29.524,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_3495",
            "phy_name":"n4_adj_3495"
        },
        "arrive":31.599,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1438_4_lut/C",
            "phy_name":"SLICE_1841/C0"
        },
        "pin1":
        {
            "log_name":"i1438_4_lut/Z",
            "phy_name":"SLICE_1841/F0"
        },
        "arrive":32.076,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":34.151,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i90_2_lut/B",
            "phy_name":"SLICE_279/B0"
        },
        "pin1":
        {
            "log_name":"i90_2_lut/Z",
            "phy_name":"SLICE_279/F0"
        },
        "arrive":34.628,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n81",
            "phy_name":"n81"
        },
        "arrive":36.703,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         6.201  1       
timer_clock[0]                                            NET DELAY            2.075         8.276  1       
add_94_add_5_1/B1->add_94_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         8.634  2       
n126709                                                   NET DELAY            2.075        10.709  1       
add_94_add_5_3/CI0->add_94_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.987  2       
n145980                                                   NET DELAY            0.000        10.987  1       
add_94_add_5_3/CI1->add_94_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.265  2       
n126711                                                   NET DELAY            2.075        13.340  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.618  2       
n145983                                                   NET DELAY            0.000        13.618  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.896  2       
n126713                                                   NET DELAY            2.075        15.971  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.249  2       
n145986                                                   NET DELAY            0.000        16.249  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.527  2       
n126715                                                   NET DELAY            2.075        18.602  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        18.880  2       
n145989                                                   NET DELAY            0.000        18.880  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        19.158  2       
n126717                                                   NET DELAY            2.075        21.233  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.511  2       
n145992                                                   NET DELAY            0.000        21.511  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.789  2       
n126719                                                   NET DELAY            2.075        23.864  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.142  2       
n145995                                                   NET DELAY            0.000        24.142  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        24.420  2       
n126721                                                   NET DELAY            2.075        26.495  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE           D0_TO_F0_DELAY       0.477        26.972  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.075        29.047  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE           A0_TO_F0_DELAY       0.477        29.524  1       
n4_adj_3495                                               NET DELAY            2.075        31.599  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE           C0_TO_F0_DELAY       0.477        32.076  11      
timer_clock_14__N_58                                      NET DELAY            2.075        34.151  1       
i90_2_lut/B->i90_2_lut/Z                  SLICE           B0_TO_F0_DELAY       0.477        34.628  1       
n81                                                       NET DELAY            2.075        36.703  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/CK",
        "phy_name":"SLICE_279/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i13/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.708 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               44.411

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                       31.893
-------------------------------------   ------
End-of-path arrival time( ns )          36.703

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_40/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i13/D",
        "phy_name":"SLICE_257/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_40/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_40/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_1/B1",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_1/CO1",
            "phy_name":"SLICE_40/COUT1"
        },
        "arrive":8.634,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126709",
            "phy_name":"n126709"
        },
        "arrive":10.709,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI0",
            "phy_name":"SLICE_28/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO0",
            "phy_name":"SLICE_28/COUT0"
        },
        "arrive":10.987,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145980",
            "phy_name":"n145980"
        },
        "arrive":10.987,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI1",
            "phy_name":"SLICE_28/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO1",
            "phy_name":"SLICE_28/COUT1"
        },
        "arrive":11.265,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126711",
            "phy_name":"n126711"
        },
        "arrive":13.340,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI0",
            "phy_name":"SLICE_27/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO0",
            "phy_name":"SLICE_27/COUT0"
        },
        "arrive":13.618,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145983",
            "phy_name":"n145983"
        },
        "arrive":13.618,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI1",
            "phy_name":"SLICE_27/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":13.896,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126713",
            "phy_name":"n126713"
        },
        "arrive":15.971,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":16.249,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145986",
            "phy_name":"n145986"
        },
        "arrive":16.249,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":16.527,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126715",
            "phy_name":"n126715"
        },
        "arrive":18.602,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":18.880,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145989",
            "phy_name":"n145989"
        },
        "arrive":18.880,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":19.158,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126717",
            "phy_name":"n126717"
        },
        "arrive":21.233,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":21.511,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145992",
            "phy_name":"n145992"
        },
        "arrive":21.511,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":21.789,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126719",
            "phy_name":"n126719"
        },
        "arrive":23.864,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI0",
            "phy_name":"SLICE_1/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO0",
            "phy_name":"SLICE_1/COUT0"
        },
        "arrive":24.142,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145995",
            "phy_name":"n145995"
        },
        "arrive":24.142,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI1",
            "phy_name":"SLICE_1/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO1",
            "phy_name":"SLICE_1/COUT1"
        },
        "arrive":24.420,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126721",
            "phy_name":"n126721"
        },
        "arrive":26.495,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_15/D0",
            "phy_name":"SLICE_0/D0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_15/S0",
            "phy_name":"SLICE_0/F0"
        },
        "arrive":26.972,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[13]",
            "phy_name":"timer_clock_14__N_43[13]"
        },
        "arrive":29.047,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_953/A",
            "phy_name":"SLICE_1842/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_953/Z",
            "phy_name":"SLICE_1842/F0"
        },
        "arrive":29.524,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_3495",
            "phy_name":"n4_adj_3495"
        },
        "arrive":31.599,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1438_4_lut/C",
            "phy_name":"SLICE_1841/C0"
        },
        "pin1":
        {
            "log_name":"i1438_4_lut/Z",
            "phy_name":"SLICE_1841/F0"
        },
        "arrive":32.076,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":34.151,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i11204_2_lut/A",
            "phy_name":"SLICE_257/A0"
        },
        "pin1":
        {
            "log_name":"i11204_2_lut/Z",
            "phy_name":"SLICE_257/F0"
        },
        "arrive":34.628,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111844",
            "phy_name":"n111844"
        },
        "arrive":36.703,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         6.201  1       
timer_clock[0]                                            NET DELAY            2.075         8.276  1       
add_94_add_5_1/B1->add_94_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         8.634  2       
n126709                                                   NET DELAY            2.075        10.709  1       
add_94_add_5_3/CI0->add_94_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.987  2       
n145980                                                   NET DELAY            0.000        10.987  1       
add_94_add_5_3/CI1->add_94_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.265  2       
n126711                                                   NET DELAY            2.075        13.340  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.618  2       
n145983                                                   NET DELAY            0.000        13.618  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.896  2       
n126713                                                   NET DELAY            2.075        15.971  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.249  2       
n145986                                                   NET DELAY            0.000        16.249  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.527  2       
n126715                                                   NET DELAY            2.075        18.602  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        18.880  2       
n145989                                                   NET DELAY            0.000        18.880  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        19.158  2       
n126717                                                   NET DELAY            2.075        21.233  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.511  2       
n145992                                                   NET DELAY            0.000        21.511  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.789  2       
n126719                                                   NET DELAY            2.075        23.864  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.142  2       
n145995                                                   NET DELAY            0.000        24.142  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        24.420  2       
n126721                                                   NET DELAY            2.075        26.495  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE           D0_TO_F0_DELAY       0.477        26.972  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.075        29.047  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE           A0_TO_F0_DELAY       0.477        29.524  1       
n4_adj_3495                                               NET DELAY            2.075        31.599  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE           C0_TO_F0_DELAY       0.477        32.076  11      
timer_clock_14__N_58                                      NET DELAY            2.075        34.151  1       
i11204_2_lut/A->i11204_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        34.628  1       
n111844                                                   NET DELAY            2.075        36.703  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i13/CK",
        "phy_name":"SLICE_257/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i12/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.708 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               44.411

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                       31.893
-------------------------------------   ------
End-of-path arrival time( ns )          36.703

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_40/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i12/D",
        "phy_name":"SLICE_256/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_40/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_40/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_1/B1",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_1/CO1",
            "phy_name":"SLICE_40/COUT1"
        },
        "arrive":8.634,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126709",
            "phy_name":"n126709"
        },
        "arrive":10.709,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI0",
            "phy_name":"SLICE_28/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO0",
            "phy_name":"SLICE_28/COUT0"
        },
        "arrive":10.987,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145980",
            "phy_name":"n145980"
        },
        "arrive":10.987,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI1",
            "phy_name":"SLICE_28/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO1",
            "phy_name":"SLICE_28/COUT1"
        },
        "arrive":11.265,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126711",
            "phy_name":"n126711"
        },
        "arrive":13.340,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI0",
            "phy_name":"SLICE_27/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO0",
            "phy_name":"SLICE_27/COUT0"
        },
        "arrive":13.618,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145983",
            "phy_name":"n145983"
        },
        "arrive":13.618,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI1",
            "phy_name":"SLICE_27/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":13.896,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126713",
            "phy_name":"n126713"
        },
        "arrive":15.971,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":16.249,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145986",
            "phy_name":"n145986"
        },
        "arrive":16.249,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":16.527,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126715",
            "phy_name":"n126715"
        },
        "arrive":18.602,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":18.880,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145989",
            "phy_name":"n145989"
        },
        "arrive":18.880,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":19.158,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126717",
            "phy_name":"n126717"
        },
        "arrive":21.233,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":21.511,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145992",
            "phy_name":"n145992"
        },
        "arrive":21.511,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":21.789,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126719",
            "phy_name":"n126719"
        },
        "arrive":23.864,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI0",
            "phy_name":"SLICE_1/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO0",
            "phy_name":"SLICE_1/COUT0"
        },
        "arrive":24.142,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145995",
            "phy_name":"n145995"
        },
        "arrive":24.142,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI1",
            "phy_name":"SLICE_1/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO1",
            "phy_name":"SLICE_1/COUT1"
        },
        "arrive":24.420,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126721",
            "phy_name":"n126721"
        },
        "arrive":26.495,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_15/D0",
            "phy_name":"SLICE_0/D0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_15/S0",
            "phy_name":"SLICE_0/F0"
        },
        "arrive":26.972,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[13]",
            "phy_name":"timer_clock_14__N_43[13]"
        },
        "arrive":29.047,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_953/A",
            "phy_name":"SLICE_1842/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_953/Z",
            "phy_name":"SLICE_1842/F0"
        },
        "arrive":29.524,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_3495",
            "phy_name":"n4_adj_3495"
        },
        "arrive":31.599,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1438_4_lut/C",
            "phy_name":"SLICE_1841/C0"
        },
        "pin1":
        {
            "log_name":"i1438_4_lut/Z",
            "phy_name":"SLICE_1841/F0"
        },
        "arrive":32.076,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":34.151,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i11205_2_lut/A",
            "phy_name":"SLICE_256/A0"
        },
        "pin1":
        {
            "log_name":"i11205_2_lut/Z",
            "phy_name":"SLICE_256/F0"
        },
        "arrive":34.628,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111845",
            "phy_name":"n111845"
        },
        "arrive":36.703,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         6.201  1       
timer_clock[0]                                            NET DELAY            2.075         8.276  1       
add_94_add_5_1/B1->add_94_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         8.634  2       
n126709                                                   NET DELAY            2.075        10.709  1       
add_94_add_5_3/CI0->add_94_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.987  2       
n145980                                                   NET DELAY            0.000        10.987  1       
add_94_add_5_3/CI1->add_94_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.265  2       
n126711                                                   NET DELAY            2.075        13.340  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.618  2       
n145983                                                   NET DELAY            0.000        13.618  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.896  2       
n126713                                                   NET DELAY            2.075        15.971  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.249  2       
n145986                                                   NET DELAY            0.000        16.249  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.527  2       
n126715                                                   NET DELAY            2.075        18.602  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        18.880  2       
n145989                                                   NET DELAY            0.000        18.880  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        19.158  2       
n126717                                                   NET DELAY            2.075        21.233  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.511  2       
n145992                                                   NET DELAY            0.000        21.511  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.789  2       
n126719                                                   NET DELAY            2.075        23.864  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.142  2       
n145995                                                   NET DELAY            0.000        24.142  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        24.420  2       
n126721                                                   NET DELAY            2.075        26.495  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE           D0_TO_F0_DELAY       0.477        26.972  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.075        29.047  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE           A0_TO_F0_DELAY       0.477        29.524  1       
n4_adj_3495                                               NET DELAY            2.075        31.599  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE           C0_TO_F0_DELAY       0.477        32.076  11      
timer_clock_14__N_58                                      NET DELAY            2.075        34.151  1       
i11205_2_lut/A->i11205_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        34.628  1       
n111845                                                   NET DELAY            2.075        36.703  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i12/CK",
        "phy_name":"SLICE_256/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.708 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               44.411

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                       31.893
-------------------------------------   ------
End-of-path arrival time( ns )          36.703

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_40/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i7/D",
        "phy_name":"SLICE_251/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_40/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_40/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_1/B1",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_1/CO1",
            "phy_name":"SLICE_40/COUT1"
        },
        "arrive":8.634,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126709",
            "phy_name":"n126709"
        },
        "arrive":10.709,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI0",
            "phy_name":"SLICE_28/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO0",
            "phy_name":"SLICE_28/COUT0"
        },
        "arrive":10.987,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145980",
            "phy_name":"n145980"
        },
        "arrive":10.987,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI1",
            "phy_name":"SLICE_28/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO1",
            "phy_name":"SLICE_28/COUT1"
        },
        "arrive":11.265,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126711",
            "phy_name":"n126711"
        },
        "arrive":13.340,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI0",
            "phy_name":"SLICE_27/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO0",
            "phy_name":"SLICE_27/COUT0"
        },
        "arrive":13.618,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145983",
            "phy_name":"n145983"
        },
        "arrive":13.618,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI1",
            "phy_name":"SLICE_27/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":13.896,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126713",
            "phy_name":"n126713"
        },
        "arrive":15.971,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":16.249,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145986",
            "phy_name":"n145986"
        },
        "arrive":16.249,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":16.527,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126715",
            "phy_name":"n126715"
        },
        "arrive":18.602,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":18.880,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145989",
            "phy_name":"n145989"
        },
        "arrive":18.880,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":19.158,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126717",
            "phy_name":"n126717"
        },
        "arrive":21.233,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":21.511,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145992",
            "phy_name":"n145992"
        },
        "arrive":21.511,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":21.789,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126719",
            "phy_name":"n126719"
        },
        "arrive":23.864,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI0",
            "phy_name":"SLICE_1/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO0",
            "phy_name":"SLICE_1/COUT0"
        },
        "arrive":24.142,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145995",
            "phy_name":"n145995"
        },
        "arrive":24.142,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI1",
            "phy_name":"SLICE_1/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO1",
            "phy_name":"SLICE_1/COUT1"
        },
        "arrive":24.420,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126721",
            "phy_name":"n126721"
        },
        "arrive":26.495,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_15/D0",
            "phy_name":"SLICE_0/D0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_15/S0",
            "phy_name":"SLICE_0/F0"
        },
        "arrive":26.972,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[13]",
            "phy_name":"timer_clock_14__N_43[13]"
        },
        "arrive":29.047,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_953/A",
            "phy_name":"SLICE_1842/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_953/Z",
            "phy_name":"SLICE_1842/F0"
        },
        "arrive":29.524,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_3495",
            "phy_name":"n4_adj_3495"
        },
        "arrive":31.599,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1438_4_lut/C",
            "phy_name":"SLICE_1841/C0"
        },
        "pin1":
        {
            "log_name":"i1438_4_lut/Z",
            "phy_name":"SLICE_1841/F0"
        },
        "arrive":32.076,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":34.151,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i11210_2_lut/A",
            "phy_name":"SLICE_251/A0"
        },
        "pin1":
        {
            "log_name":"i11210_2_lut/Z",
            "phy_name":"SLICE_251/F0"
        },
        "arrive":34.628,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111850",
            "phy_name":"n111850"
        },
        "arrive":36.703,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         6.201  1       
timer_clock[0]                                            NET DELAY            2.075         8.276  1       
add_94_add_5_1/B1->add_94_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         8.634  2       
n126709                                                   NET DELAY            2.075        10.709  1       
add_94_add_5_3/CI0->add_94_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.987  2       
n145980                                                   NET DELAY            0.000        10.987  1       
add_94_add_5_3/CI1->add_94_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.265  2       
n126711                                                   NET DELAY            2.075        13.340  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.618  2       
n145983                                                   NET DELAY            0.000        13.618  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.896  2       
n126713                                                   NET DELAY            2.075        15.971  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.249  2       
n145986                                                   NET DELAY            0.000        16.249  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.527  2       
n126715                                                   NET DELAY            2.075        18.602  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        18.880  2       
n145989                                                   NET DELAY            0.000        18.880  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        19.158  2       
n126717                                                   NET DELAY            2.075        21.233  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.511  2       
n145992                                                   NET DELAY            0.000        21.511  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.789  2       
n126719                                                   NET DELAY            2.075        23.864  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.142  2       
n145995                                                   NET DELAY            0.000        24.142  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        24.420  2       
n126721                                                   NET DELAY            2.075        26.495  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE           D0_TO_F0_DELAY       0.477        26.972  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.075        29.047  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE           A0_TO_F0_DELAY       0.477        29.524  1       
n4_adj_3495                                               NET DELAY            2.075        31.599  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE           C0_TO_F0_DELAY       0.477        32.076  11      
timer_clock_14__N_58                                      NET DELAY            2.075        34.151  1       
i11210_2_lut/A->i11210_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        34.628  1       
n111850                                                   NET DELAY            2.075        36.703  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i7/CK",
        "phy_name":"SLICE_251/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.708 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               44.411

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                       31.893
-------------------------------------   ------
End-of-path arrival time( ns )          36.703

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_40/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i6/D",
        "phy_name":"SLICE_250/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_40/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_40/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_1/B1",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_1/CO1",
            "phy_name":"SLICE_40/COUT1"
        },
        "arrive":8.634,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126709",
            "phy_name":"n126709"
        },
        "arrive":10.709,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI0",
            "phy_name":"SLICE_28/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO0",
            "phy_name":"SLICE_28/COUT0"
        },
        "arrive":10.987,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145980",
            "phy_name":"n145980"
        },
        "arrive":10.987,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI1",
            "phy_name":"SLICE_28/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO1",
            "phy_name":"SLICE_28/COUT1"
        },
        "arrive":11.265,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126711",
            "phy_name":"n126711"
        },
        "arrive":13.340,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI0",
            "phy_name":"SLICE_27/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO0",
            "phy_name":"SLICE_27/COUT0"
        },
        "arrive":13.618,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145983",
            "phy_name":"n145983"
        },
        "arrive":13.618,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI1",
            "phy_name":"SLICE_27/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":13.896,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126713",
            "phy_name":"n126713"
        },
        "arrive":15.971,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":16.249,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145986",
            "phy_name":"n145986"
        },
        "arrive":16.249,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":16.527,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126715",
            "phy_name":"n126715"
        },
        "arrive":18.602,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":18.880,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145989",
            "phy_name":"n145989"
        },
        "arrive":18.880,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":19.158,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126717",
            "phy_name":"n126717"
        },
        "arrive":21.233,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":21.511,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145992",
            "phy_name":"n145992"
        },
        "arrive":21.511,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":21.789,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126719",
            "phy_name":"n126719"
        },
        "arrive":23.864,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI0",
            "phy_name":"SLICE_1/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO0",
            "phy_name":"SLICE_1/COUT0"
        },
        "arrive":24.142,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145995",
            "phy_name":"n145995"
        },
        "arrive":24.142,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI1",
            "phy_name":"SLICE_1/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO1",
            "phy_name":"SLICE_1/COUT1"
        },
        "arrive":24.420,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126721",
            "phy_name":"n126721"
        },
        "arrive":26.495,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_15/D0",
            "phy_name":"SLICE_0/D0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_15/S0",
            "phy_name":"SLICE_0/F0"
        },
        "arrive":26.972,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[13]",
            "phy_name":"timer_clock_14__N_43[13]"
        },
        "arrive":29.047,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_953/A",
            "phy_name":"SLICE_1842/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_953/Z",
            "phy_name":"SLICE_1842/F0"
        },
        "arrive":29.524,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_3495",
            "phy_name":"n4_adj_3495"
        },
        "arrive":31.599,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1438_4_lut/C",
            "phy_name":"SLICE_1841/C0"
        },
        "pin1":
        {
            "log_name":"i1438_4_lut/Z",
            "phy_name":"SLICE_1841/F0"
        },
        "arrive":32.076,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":34.151,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i11211_2_lut/A",
            "phy_name":"SLICE_250/A0"
        },
        "pin1":
        {
            "log_name":"i11211_2_lut/Z",
            "phy_name":"SLICE_250/F0"
        },
        "arrive":34.628,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111851",
            "phy_name":"n111851"
        },
        "arrive":36.703,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         6.201  1       
timer_clock[0]                                            NET DELAY            2.075         8.276  1       
add_94_add_5_1/B1->add_94_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         8.634  2       
n126709                                                   NET DELAY            2.075        10.709  1       
add_94_add_5_3/CI0->add_94_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.987  2       
n145980                                                   NET DELAY            0.000        10.987  1       
add_94_add_5_3/CI1->add_94_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.265  2       
n126711                                                   NET DELAY            2.075        13.340  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.618  2       
n145983                                                   NET DELAY            0.000        13.618  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.896  2       
n126713                                                   NET DELAY            2.075        15.971  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.249  2       
n145986                                                   NET DELAY            0.000        16.249  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.527  2       
n126715                                                   NET DELAY            2.075        18.602  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        18.880  2       
n145989                                                   NET DELAY            0.000        18.880  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        19.158  2       
n126717                                                   NET DELAY            2.075        21.233  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.511  2       
n145992                                                   NET DELAY            0.000        21.511  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.789  2       
n126719                                                   NET DELAY            2.075        23.864  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.142  2       
n145995                                                   NET DELAY            0.000        24.142  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        24.420  2       
n126721                                                   NET DELAY            2.075        26.495  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE           D0_TO_F0_DELAY       0.477        26.972  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.075        29.047  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE           A0_TO_F0_DELAY       0.477        29.524  1       
n4_adj_3495                                               NET DELAY            2.075        31.599  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE           C0_TO_F0_DELAY       0.477        32.076  11      
timer_clock_14__N_58                                      NET DELAY            2.075        34.151  1       
i11211_2_lut/A->i11211_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        34.628  1       
n111851                                                   NET DELAY            2.075        36.703  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i6/CK",
        "phy_name":"SLICE_250/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.708 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               44.411

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                       31.893
-------------------------------------   ------
End-of-path arrival time( ns )          36.703

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_40/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i5/D",
        "phy_name":"SLICE_249/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_40/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_40/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_1/B1",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_1/CO1",
            "phy_name":"SLICE_40/COUT1"
        },
        "arrive":8.634,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126709",
            "phy_name":"n126709"
        },
        "arrive":10.709,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI0",
            "phy_name":"SLICE_28/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO0",
            "phy_name":"SLICE_28/COUT0"
        },
        "arrive":10.987,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145980",
            "phy_name":"n145980"
        },
        "arrive":10.987,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI1",
            "phy_name":"SLICE_28/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO1",
            "phy_name":"SLICE_28/COUT1"
        },
        "arrive":11.265,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126711",
            "phy_name":"n126711"
        },
        "arrive":13.340,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI0",
            "phy_name":"SLICE_27/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO0",
            "phy_name":"SLICE_27/COUT0"
        },
        "arrive":13.618,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145983",
            "phy_name":"n145983"
        },
        "arrive":13.618,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI1",
            "phy_name":"SLICE_27/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":13.896,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126713",
            "phy_name":"n126713"
        },
        "arrive":15.971,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":16.249,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145986",
            "phy_name":"n145986"
        },
        "arrive":16.249,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":16.527,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126715",
            "phy_name":"n126715"
        },
        "arrive":18.602,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":18.880,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145989",
            "phy_name":"n145989"
        },
        "arrive":18.880,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":19.158,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126717",
            "phy_name":"n126717"
        },
        "arrive":21.233,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":21.511,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145992",
            "phy_name":"n145992"
        },
        "arrive":21.511,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":21.789,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126719",
            "phy_name":"n126719"
        },
        "arrive":23.864,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI0",
            "phy_name":"SLICE_1/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO0",
            "phy_name":"SLICE_1/COUT0"
        },
        "arrive":24.142,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145995",
            "phy_name":"n145995"
        },
        "arrive":24.142,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI1",
            "phy_name":"SLICE_1/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO1",
            "phy_name":"SLICE_1/COUT1"
        },
        "arrive":24.420,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126721",
            "phy_name":"n126721"
        },
        "arrive":26.495,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_15/D0",
            "phy_name":"SLICE_0/D0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_15/S0",
            "phy_name":"SLICE_0/F0"
        },
        "arrive":26.972,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[13]",
            "phy_name":"timer_clock_14__N_43[13]"
        },
        "arrive":29.047,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_953/A",
            "phy_name":"SLICE_1842/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_953/Z",
            "phy_name":"SLICE_1842/F0"
        },
        "arrive":29.524,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_3495",
            "phy_name":"n4_adj_3495"
        },
        "arrive":31.599,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1438_4_lut/C",
            "phy_name":"SLICE_1841/C0"
        },
        "pin1":
        {
            "log_name":"i1438_4_lut/Z",
            "phy_name":"SLICE_1841/F0"
        },
        "arrive":32.076,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":34.151,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i11212_2_lut/A",
            "phy_name":"SLICE_249/A0"
        },
        "pin1":
        {
            "log_name":"i11212_2_lut/Z",
            "phy_name":"SLICE_249/F0"
        },
        "arrive":34.628,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111852",
            "phy_name":"n111852"
        },
        "arrive":36.703,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         6.201  1       
timer_clock[0]                                            NET DELAY            2.075         8.276  1       
add_94_add_5_1/B1->add_94_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         8.634  2       
n126709                                                   NET DELAY            2.075        10.709  1       
add_94_add_5_3/CI0->add_94_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.987  2       
n145980                                                   NET DELAY            0.000        10.987  1       
add_94_add_5_3/CI1->add_94_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.265  2       
n126711                                                   NET DELAY            2.075        13.340  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.618  2       
n145983                                                   NET DELAY            0.000        13.618  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.896  2       
n126713                                                   NET DELAY            2.075        15.971  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.249  2       
n145986                                                   NET DELAY            0.000        16.249  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.527  2       
n126715                                                   NET DELAY            2.075        18.602  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        18.880  2       
n145989                                                   NET DELAY            0.000        18.880  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        19.158  2       
n126717                                                   NET DELAY            2.075        21.233  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.511  2       
n145992                                                   NET DELAY            0.000        21.511  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.789  2       
n126719                                                   NET DELAY            2.075        23.864  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.142  2       
n145995                                                   NET DELAY            0.000        24.142  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        24.420  2       
n126721                                                   NET DELAY            2.075        26.495  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE           D0_TO_F0_DELAY       0.477        26.972  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.075        29.047  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE           A0_TO_F0_DELAY       0.477        29.524  1       
n4_adj_3495                                               NET DELAY            2.075        31.599  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE           C0_TO_F0_DELAY       0.477        32.076  11      
timer_clock_14__N_58                                      NET DELAY            2.075        34.151  1       
i11212_2_lut/A->i11212_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        34.628  1       
n111852                                                   NET DELAY            2.075        36.703  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i5/CK",
        "phy_name":"SLICE_249/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.708 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               44.411

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                       31.893
-------------------------------------   ------
End-of-path arrival time( ns )          36.703

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_40/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i4/D",
        "phy_name":"SLICE_248/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_40/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_40/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_1/B1",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_1/CO1",
            "phy_name":"SLICE_40/COUT1"
        },
        "arrive":8.634,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126709",
            "phy_name":"n126709"
        },
        "arrive":10.709,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI0",
            "phy_name":"SLICE_28/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO0",
            "phy_name":"SLICE_28/COUT0"
        },
        "arrive":10.987,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145980",
            "phy_name":"n145980"
        },
        "arrive":10.987,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI1",
            "phy_name":"SLICE_28/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO1",
            "phy_name":"SLICE_28/COUT1"
        },
        "arrive":11.265,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126711",
            "phy_name":"n126711"
        },
        "arrive":13.340,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI0",
            "phy_name":"SLICE_27/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO0",
            "phy_name":"SLICE_27/COUT0"
        },
        "arrive":13.618,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145983",
            "phy_name":"n145983"
        },
        "arrive":13.618,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI1",
            "phy_name":"SLICE_27/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":13.896,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126713",
            "phy_name":"n126713"
        },
        "arrive":15.971,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":16.249,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145986",
            "phy_name":"n145986"
        },
        "arrive":16.249,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":16.527,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126715",
            "phy_name":"n126715"
        },
        "arrive":18.602,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":18.880,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145989",
            "phy_name":"n145989"
        },
        "arrive":18.880,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":19.158,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126717",
            "phy_name":"n126717"
        },
        "arrive":21.233,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":21.511,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145992",
            "phy_name":"n145992"
        },
        "arrive":21.511,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":21.789,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126719",
            "phy_name":"n126719"
        },
        "arrive":23.864,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI0",
            "phy_name":"SLICE_1/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO0",
            "phy_name":"SLICE_1/COUT0"
        },
        "arrive":24.142,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145995",
            "phy_name":"n145995"
        },
        "arrive":24.142,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI1",
            "phy_name":"SLICE_1/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO1",
            "phy_name":"SLICE_1/COUT1"
        },
        "arrive":24.420,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126721",
            "phy_name":"n126721"
        },
        "arrive":26.495,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_15/D0",
            "phy_name":"SLICE_0/D0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_15/S0",
            "phy_name":"SLICE_0/F0"
        },
        "arrive":26.972,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[13]",
            "phy_name":"timer_clock_14__N_43[13]"
        },
        "arrive":29.047,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_953/A",
            "phy_name":"SLICE_1842/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_953/Z",
            "phy_name":"SLICE_1842/F0"
        },
        "arrive":29.524,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_3495",
            "phy_name":"n4_adj_3495"
        },
        "arrive":31.599,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1438_4_lut/C",
            "phy_name":"SLICE_1841/C0"
        },
        "pin1":
        {
            "log_name":"i1438_4_lut/Z",
            "phy_name":"SLICE_1841/F0"
        },
        "arrive":32.076,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":34.151,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i11213_2_lut/A",
            "phy_name":"SLICE_248/A0"
        },
        "pin1":
        {
            "log_name":"i11213_2_lut/Z",
            "phy_name":"SLICE_248/F0"
        },
        "arrive":34.628,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111853",
            "phy_name":"n111853"
        },
        "arrive":36.703,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         6.201  1       
timer_clock[0]                                            NET DELAY            2.075         8.276  1       
add_94_add_5_1/B1->add_94_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         8.634  2       
n126709                                                   NET DELAY            2.075        10.709  1       
add_94_add_5_3/CI0->add_94_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.987  2       
n145980                                                   NET DELAY            0.000        10.987  1       
add_94_add_5_3/CI1->add_94_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.265  2       
n126711                                                   NET DELAY            2.075        13.340  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.618  2       
n145983                                                   NET DELAY            0.000        13.618  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.896  2       
n126713                                                   NET DELAY            2.075        15.971  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.249  2       
n145986                                                   NET DELAY            0.000        16.249  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.527  2       
n126715                                                   NET DELAY            2.075        18.602  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        18.880  2       
n145989                                                   NET DELAY            0.000        18.880  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        19.158  2       
n126717                                                   NET DELAY            2.075        21.233  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.511  2       
n145992                                                   NET DELAY            0.000        21.511  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.789  2       
n126719                                                   NET DELAY            2.075        23.864  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.142  2       
n145995                                                   NET DELAY            0.000        24.142  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        24.420  2       
n126721                                                   NET DELAY            2.075        26.495  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE           D0_TO_F0_DELAY       0.477        26.972  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.075        29.047  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE           A0_TO_F0_DELAY       0.477        29.524  1       
n4_adj_3495                                               NET DELAY            2.075        31.599  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE           C0_TO_F0_DELAY       0.477        32.076  11      
timer_clock_14__N_58                                      NET DELAY            2.075        34.151  1       
i11213_2_lut/A->i11213_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        34.628  1       
n111853                                                   NET DELAY            2.075        36.703  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i4/CK",
        "phy_name":"SLICE_248/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.708 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               44.411

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                       31.893
-------------------------------------   ------
End-of-path arrival time( ns )          36.703

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_40/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i3/D",
        "phy_name":"SLICE_247/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_40/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_40/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_1/B1",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_1/CO1",
            "phy_name":"SLICE_40/COUT1"
        },
        "arrive":8.634,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126709",
            "phy_name":"n126709"
        },
        "arrive":10.709,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI0",
            "phy_name":"SLICE_28/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO0",
            "phy_name":"SLICE_28/COUT0"
        },
        "arrive":10.987,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145980",
            "phy_name":"n145980"
        },
        "arrive":10.987,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI1",
            "phy_name":"SLICE_28/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO1",
            "phy_name":"SLICE_28/COUT1"
        },
        "arrive":11.265,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126711",
            "phy_name":"n126711"
        },
        "arrive":13.340,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI0",
            "phy_name":"SLICE_27/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO0",
            "phy_name":"SLICE_27/COUT0"
        },
        "arrive":13.618,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145983",
            "phy_name":"n145983"
        },
        "arrive":13.618,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI1",
            "phy_name":"SLICE_27/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":13.896,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126713",
            "phy_name":"n126713"
        },
        "arrive":15.971,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":16.249,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145986",
            "phy_name":"n145986"
        },
        "arrive":16.249,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":16.527,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126715",
            "phy_name":"n126715"
        },
        "arrive":18.602,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":18.880,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145989",
            "phy_name":"n145989"
        },
        "arrive":18.880,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":19.158,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126717",
            "phy_name":"n126717"
        },
        "arrive":21.233,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":21.511,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145992",
            "phy_name":"n145992"
        },
        "arrive":21.511,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":21.789,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126719",
            "phy_name":"n126719"
        },
        "arrive":23.864,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI0",
            "phy_name":"SLICE_1/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO0",
            "phy_name":"SLICE_1/COUT0"
        },
        "arrive":24.142,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145995",
            "phy_name":"n145995"
        },
        "arrive":24.142,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI1",
            "phy_name":"SLICE_1/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO1",
            "phy_name":"SLICE_1/COUT1"
        },
        "arrive":24.420,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126721",
            "phy_name":"n126721"
        },
        "arrive":26.495,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_15/D0",
            "phy_name":"SLICE_0/D0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_15/S0",
            "phy_name":"SLICE_0/F0"
        },
        "arrive":26.972,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[13]",
            "phy_name":"timer_clock_14__N_43[13]"
        },
        "arrive":29.047,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_953/A",
            "phy_name":"SLICE_1842/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_953/Z",
            "phy_name":"SLICE_1842/F0"
        },
        "arrive":29.524,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_3495",
            "phy_name":"n4_adj_3495"
        },
        "arrive":31.599,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1438_4_lut/C",
            "phy_name":"SLICE_1841/C0"
        },
        "pin1":
        {
            "log_name":"i1438_4_lut/Z",
            "phy_name":"SLICE_1841/F0"
        },
        "arrive":32.076,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":34.151,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i11214_2_lut/A",
            "phy_name":"SLICE_247/A0"
        },
        "pin1":
        {
            "log_name":"i11214_2_lut/Z",
            "phy_name":"SLICE_247/F0"
        },
        "arrive":34.628,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111854",
            "phy_name":"n111854"
        },
        "arrive":36.703,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         6.201  1       
timer_clock[0]                                            NET DELAY            2.075         8.276  1       
add_94_add_5_1/B1->add_94_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         8.634  2       
n126709                                                   NET DELAY            2.075        10.709  1       
add_94_add_5_3/CI0->add_94_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.987  2       
n145980                                                   NET DELAY            0.000        10.987  1       
add_94_add_5_3/CI1->add_94_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.265  2       
n126711                                                   NET DELAY            2.075        13.340  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.618  2       
n145983                                                   NET DELAY            0.000        13.618  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.896  2       
n126713                                                   NET DELAY            2.075        15.971  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.249  2       
n145986                                                   NET DELAY            0.000        16.249  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.527  2       
n126715                                                   NET DELAY            2.075        18.602  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        18.880  2       
n145989                                                   NET DELAY            0.000        18.880  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        19.158  2       
n126717                                                   NET DELAY            2.075        21.233  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.511  2       
n145992                                                   NET DELAY            0.000        21.511  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.789  2       
n126719                                                   NET DELAY            2.075        23.864  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.142  2       
n145995                                                   NET DELAY            0.000        24.142  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        24.420  2       
n126721                                                   NET DELAY            2.075        26.495  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE           D0_TO_F0_DELAY       0.477        26.972  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.075        29.047  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE           A0_TO_F0_DELAY       0.477        29.524  1       
n4_adj_3495                                               NET DELAY            2.075        31.599  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE           C0_TO_F0_DELAY       0.477        32.076  11      
timer_clock_14__N_58                                      NET DELAY            2.075        34.151  1       
i11214_2_lut/A->i11214_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        34.628  1       
n111854                                                   NET DELAY            2.075        36.703  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i3/CK",
        "phy_name":"SLICE_247/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.708 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               44.411

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                       31.893
-------------------------------------   ------
End-of-path arrival time( ns )          36.703

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_40/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i2/D",
        "phy_name":"SLICE_246/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_40/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_40/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_1/B1",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_1/CO1",
            "phy_name":"SLICE_40/COUT1"
        },
        "arrive":8.634,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126709",
            "phy_name":"n126709"
        },
        "arrive":10.709,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI0",
            "phy_name":"SLICE_28/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO0",
            "phy_name":"SLICE_28/COUT0"
        },
        "arrive":10.987,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145980",
            "phy_name":"n145980"
        },
        "arrive":10.987,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI1",
            "phy_name":"SLICE_28/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO1",
            "phy_name":"SLICE_28/COUT1"
        },
        "arrive":11.265,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126711",
            "phy_name":"n126711"
        },
        "arrive":13.340,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI0",
            "phy_name":"SLICE_27/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO0",
            "phy_name":"SLICE_27/COUT0"
        },
        "arrive":13.618,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145983",
            "phy_name":"n145983"
        },
        "arrive":13.618,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI1",
            "phy_name":"SLICE_27/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":13.896,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126713",
            "phy_name":"n126713"
        },
        "arrive":15.971,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":16.249,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145986",
            "phy_name":"n145986"
        },
        "arrive":16.249,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":16.527,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126715",
            "phy_name":"n126715"
        },
        "arrive":18.602,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":18.880,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145989",
            "phy_name":"n145989"
        },
        "arrive":18.880,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":19.158,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126717",
            "phy_name":"n126717"
        },
        "arrive":21.233,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":21.511,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145992",
            "phy_name":"n145992"
        },
        "arrive":21.511,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":21.789,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126719",
            "phy_name":"n126719"
        },
        "arrive":23.864,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI0",
            "phy_name":"SLICE_1/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO0",
            "phy_name":"SLICE_1/COUT0"
        },
        "arrive":24.142,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145995",
            "phy_name":"n145995"
        },
        "arrive":24.142,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI1",
            "phy_name":"SLICE_1/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO1",
            "phy_name":"SLICE_1/COUT1"
        },
        "arrive":24.420,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126721",
            "phy_name":"n126721"
        },
        "arrive":26.495,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_15/D0",
            "phy_name":"SLICE_0/D0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_15/S0",
            "phy_name":"SLICE_0/F0"
        },
        "arrive":26.972,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[13]",
            "phy_name":"timer_clock_14__N_43[13]"
        },
        "arrive":29.047,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_953/A",
            "phy_name":"SLICE_1842/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_953/Z",
            "phy_name":"SLICE_1842/F0"
        },
        "arrive":29.524,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_3495",
            "phy_name":"n4_adj_3495"
        },
        "arrive":31.599,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1438_4_lut/C",
            "phy_name":"SLICE_1841/C0"
        },
        "pin1":
        {
            "log_name":"i1438_4_lut/Z",
            "phy_name":"SLICE_1841/F0"
        },
        "arrive":32.076,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":34.151,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i11215_2_lut/A",
            "phy_name":"SLICE_246/A0"
        },
        "pin1":
        {
            "log_name":"i11215_2_lut/Z",
            "phy_name":"SLICE_246/F0"
        },
        "arrive":34.628,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n111855",
            "phy_name":"n111855"
        },
        "arrive":36.703,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         6.201  1       
timer_clock[0]                                            NET DELAY            2.075         8.276  1       
add_94_add_5_1/B1->add_94_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         8.634  2       
n126709                                                   NET DELAY            2.075        10.709  1       
add_94_add_5_3/CI0->add_94_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.987  2       
n145980                                                   NET DELAY            0.000        10.987  1       
add_94_add_5_3/CI1->add_94_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.265  2       
n126711                                                   NET DELAY            2.075        13.340  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.618  2       
n145983                                                   NET DELAY            0.000        13.618  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.896  2       
n126713                                                   NET DELAY            2.075        15.971  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.249  2       
n145986                                                   NET DELAY            0.000        16.249  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.527  2       
n126715                                                   NET DELAY            2.075        18.602  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        18.880  2       
n145989                                                   NET DELAY            0.000        18.880  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        19.158  2       
n126717                                                   NET DELAY            2.075        21.233  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.511  2       
n145992                                                   NET DELAY            0.000        21.511  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.789  2       
n126719                                                   NET DELAY            2.075        23.864  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.142  2       
n145995                                                   NET DELAY            0.000        24.142  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        24.420  2       
n126721                                                   NET DELAY            2.075        26.495  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE           D0_TO_F0_DELAY       0.477        26.972  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.075        29.047  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE           A0_TO_F0_DELAY       0.477        29.524  1       
n4_adj_3495                                               NET DELAY            2.075        31.599  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE           C0_TO_F0_DELAY       0.477        32.076  11      
timer_clock_14__N_58                                      NET DELAY            2.075        34.151  1       
i11215_2_lut/A->i11215_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        34.628  1       
n111855                                                   NET DELAY            2.075        36.703  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i2/CK",
        "phy_name":"SLICE_246/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 77.9% (route), 22.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 9.956 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               44.080

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                       29.314
-------------------------------------   ------
End-of-path arrival time( ns )          34.124

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_40/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/SR",
        "phy_name":"SLICE_40/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_40/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_40/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_1/B1",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_1/CO1",
            "phy_name":"SLICE_40/COUT1"
        },
        "arrive":8.634,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126709",
            "phy_name":"n126709"
        },
        "arrive":10.709,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI0",
            "phy_name":"SLICE_28/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO0",
            "phy_name":"SLICE_28/COUT0"
        },
        "arrive":10.987,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145980",
            "phy_name":"n145980"
        },
        "arrive":10.987,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/CI1",
            "phy_name":"SLICE_28/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/CO1",
            "phy_name":"SLICE_28/COUT1"
        },
        "arrive":11.265,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126711",
            "phy_name":"n126711"
        },
        "arrive":13.340,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI0",
            "phy_name":"SLICE_27/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO0",
            "phy_name":"SLICE_27/COUT0"
        },
        "arrive":13.618,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145983",
            "phy_name":"n145983"
        },
        "arrive":13.618,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_5/CI1",
            "phy_name":"SLICE_27/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_5/CO1",
            "phy_name":"SLICE_27/COUT1"
        },
        "arrive":13.896,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126713",
            "phy_name":"n126713"
        },
        "arrive":15.971,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI0",
            "phy_name":"SLICE_26/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO0",
            "phy_name":"SLICE_26/COUT0"
        },
        "arrive":16.249,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145986",
            "phy_name":"n145986"
        },
        "arrive":16.249,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_7/CI1",
            "phy_name":"SLICE_26/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_7/CO1",
            "phy_name":"SLICE_26/COUT1"
        },
        "arrive":16.527,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126715",
            "phy_name":"n126715"
        },
        "arrive":18.602,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":18.880,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145989",
            "phy_name":"n145989"
        },
        "arrive":18.880,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_9/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_9/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":19.158,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126717",
            "phy_name":"n126717"
        },
        "arrive":21.233,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":21.511,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145992",
            "phy_name":"n145992"
        },
        "arrive":21.511,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_11/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_11/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":21.789,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126719",
            "phy_name":"n126719"
        },
        "arrive":23.864,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI0",
            "phy_name":"SLICE_1/CIN0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO0",
            "phy_name":"SLICE_1/COUT0"
        },
        "arrive":24.142,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n145995",
            "phy_name":"n145995"
        },
        "arrive":24.142,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_13/CI1",
            "phy_name":"SLICE_1/CIN1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_13/CO1",
            "phy_name":"SLICE_1/COUT1"
        },
        "arrive":24.420,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n126721",
            "phy_name":"n126721"
        },
        "arrive":26.495,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_15/D0",
            "phy_name":"SLICE_0/D0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_15/S0",
            "phy_name":"SLICE_0/F0"
        },
        "arrive":26.972,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[13]",
            "phy_name":"timer_clock_14__N_43[13]"
        },
        "arrive":29.047,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_953/A",
            "phy_name":"SLICE_1842/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_953/Z",
            "phy_name":"SLICE_1842/F0"
        },
        "arrive":29.524,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4_adj_3495",
            "phy_name":"n4_adj_3495"
        },
        "arrive":31.599,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1438_4_lut/C",
            "phy_name":"SLICE_1841/C0"
        },
        "pin1":
        {
            "log_name":"i1438_4_lut/Z",
            "phy_name":"SLICE_1841/F0"
        },
        "arrive":32.049,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_58",
            "phy_name":"timer_clock_14__N_58"
        },
        "arrive":34.124,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY      1.391         6.201  1       
timer_clock[0]                                            NET DELAY            2.075         8.276  1       
add_94_add_5_1/B1->add_94_add_5_1/CO1     SLICE           B1_TO_COUT1_DELAY    0.358         8.634  2       
n126709                                                   NET DELAY            2.075        10.709  1       
add_94_add_5_3/CI0->add_94_add_5_3/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        10.987  2       
n145980                                                   NET DELAY            0.000        10.987  1       
add_94_add_5_3/CI1->add_94_add_5_3/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        11.265  2       
n126711                                                   NET DELAY            2.075        13.340  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        13.618  2       
n145983                                                   NET DELAY            0.000        13.618  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        13.896  2       
n126713                                                   NET DELAY            2.075        15.971  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        16.249  2       
n145986                                                   NET DELAY            0.000        16.249  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        16.527  2       
n126715                                                   NET DELAY            2.075        18.602  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        18.880  2       
n145989                                                   NET DELAY            0.000        18.880  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        19.158  2       
n126717                                                   NET DELAY            2.075        21.233  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        21.511  2       
n145992                                                   NET DELAY            0.000        21.511  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        21.789  2       
n126719                                                   NET DELAY            2.075        23.864  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE           CIN0_TO_COUT0_DELAY  0.278        24.142  2       
n145995                                                   NET DELAY            0.000        24.142  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE           CIN1_TO_COUT1_DELAY  0.278        24.420  2       
n126721                                                   NET DELAY            2.075        26.495  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE           D0_TO_F0_DELAY       0.477        26.972  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.075        29.047  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE           A0_TO_F0_DELAY       0.477        29.524  1       
n4_adj_3495                                               NET DELAY            2.075        31.599  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE           C0_TO_F0_DELAY       0.450        32.049  11      
timer_clock_14__N_58                                      NET DELAY            2.075        34.124  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
78 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count_1261__i0/Q
Path End         : vga_driver/v_count_1261__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                4.810

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count_1261__i0/CK",
        "phy_name":"SLICE_164/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count_1261__i0/Q",
        "phy_name":"SLICE_164/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count_1261__i0/D",
        "phy_name":"SLICE_164/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count_1261__i0/CK",
            "phy_name":"SLICE_164/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count_1261__i0/Q",
            "phy_name":"SLICE_164/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count_1261_add_4_1/C1",
            "phy_name":"SLICE_164/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count_1261_add_4_1/S1",
            "phy_name":"SLICE_164/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n35[0]",
            "phy_name":"vga_driver/n35[0]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/v_count_1261__i0/CK->vga_driver/v_count_1261__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  23      
pixel_row[0]                                              NET DELAY        2.075         8.276  1       
vga_driver/v_count_1261_add_4_1/C1->vga_driver/v_count_1261_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_driver/n35[0]                                         NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count_1261__i0/CK",
        "phy_name":"SLICE_164/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_1260__i0/Q
Path End         : vga_driver/h_count_1260__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                4.810

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_1260__i0/CK",
        "phy_name":"SLICE_158/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_1260__i0/Q",
        "phy_name":"SLICE_158/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_1260__i0/D",
        "phy_name":"SLICE_158/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_1260__i0/CK",
            "phy_name":"SLICE_158/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_1260__i0/Q",
            "phy_name":"SLICE_158/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[0]",
            "phy_name":"pixel_col[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_1260_add_4_1/C1",
            "phy_name":"SLICE_158/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_1260_add_4_1/S1",
            "phy_name":"SLICE_158/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[0]",
            "phy_name":"vga_driver/n45[0]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_1260__i0/CK->vga_driver/h_count_1260__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  23      
pixel_col[0]                                              NET DELAY        2.075         8.276  1       
vga_driver/h_count_1260_add_4_1/C1->vga_driver/h_count_1260_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_driver/n45[0]                                         NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_1260__i0/CK",
        "phy_name":"SLICE_158/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                4.810

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_40/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/D",
        "phy_name":"SLICE_40/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_40/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_40/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_1/B1",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_1/S1",
            "phy_name":"SLICE_40/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[0]",
            "phy_name":"timer_clock_14__N_43[0]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE           CLK_TO_Q1_DELAY  1.391         6.201  1       
timer_clock[0]                                            NET DELAY        2.075         8.276  1       
add_94_add_5_1/B1->add_94_add_5_1/S1      SLICE           B1_TO_F1_DELAY   0.450         8.726  1       
timer_clock_14__N_43[0]                                   NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_1259__i0/Q
Path End         : buzzer_clock_1259__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                4.810

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_1259__i0/CK",
        "phy_name":"SLICE_39/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_1259__i0/Q",
        "phy_name":"SLICE_39/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_1259__i0/D",
        "phy_name":"SLICE_39/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_1259__i0/CK",
            "phy_name":"SLICE_39/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_1259__i0/Q",
            "phy_name":"SLICE_39/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[0]",
            "phy_name":"buzzer_clock[0]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_1259_add_4_1/C1",
            "phy_name":"SLICE_39/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_1259_add_4_1/S1",
            "phy_name":"SLICE_39/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n55",
            "phy_name":"n55"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_1259__i0/CK->buzzer_clock_1259__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  2       
buzzer_clock[0]                                           NET DELAY        2.075         8.276  1       
buzzer_clock_1259_add_4_1/C1->buzzer_clock_1259_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
n55                                                       NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_1259__i0/CK",
        "phy_name":"SLICE_39/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count_1261__i1/Q
Path End         : vga_driver/v_count_1261__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                4.810

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count_1261__i1/CK",
        "phy_name":"SLICE_163/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count_1261__i1/Q",
        "phy_name":"SLICE_163/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count_1261__i1/D",
        "phy_name":"SLICE_163/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count_1261__i1/CK",
            "phy_name":"SLICE_163/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count_1261__i1/Q",
            "phy_name":"SLICE_163/Q0"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[1]",
            "phy_name":"pixel_row[1]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count_1261_add_4_3/C0",
            "phy_name":"SLICE_163/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count_1261_add_4_3/S0",
            "phy_name":"SLICE_163/F0"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n35[1]",
            "phy_name":"vga_driver/n35[1]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count_1261__i1/CK   vga_driver/v_count_1261__i2/CK}->vga_driver/v_count_1261__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  26      
pixel_row[1]                                              NET DELAY        2.075         8.276  1       
vga_driver/v_count_1261_add_4_3/C0->vga_driver/v_count_1261_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
vga_driver/n35[1]                                         NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count_1261__i1/CK",
        "phy_name":"SLICE_163/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_1260__i1/Q
Path End         : vga_driver/h_count_1260__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                4.810

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_1260__i1/CK",
        "phy_name":"SLICE_157/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_1260__i1/Q",
        "phy_name":"SLICE_157/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_1260__i1/D",
        "phy_name":"SLICE_157/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_1260__i1/CK",
            "phy_name":"SLICE_157/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_1260__i1/Q",
            "phy_name":"SLICE_157/Q0"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_1260_add_4_3/C0",
            "phy_name":"SLICE_157/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_1260_add_4_3/S0",
            "phy_name":"SLICE_157/F0"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[1]",
            "phy_name":"vga_driver/n45[1]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_1260__i1/CK   vga_driver/h_count_1260__i2/CK}->vga_driver/h_count_1260__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  28      
pixel_col[1]                                              NET DELAY        2.075         8.276  1       
vga_driver/h_count_1260_add_4_3/C0->vga_driver/h_count_1260_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
vga_driver/n45[1]                                         NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_1260__i1/CK",
        "phy_name":"SLICE_157/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_1259__i1/Q
Path End         : buzzer_clock_1259__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                4.810

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_1259__i1/CK",
        "phy_name":"SLICE_38/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_1259__i1/Q",
        "phy_name":"SLICE_38/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_1259__i1/D",
        "phy_name":"SLICE_38/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_1259__i1/CK",
            "phy_name":"SLICE_38/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_1259__i1/Q",
            "phy_name":"SLICE_38/Q0"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[1]",
            "phy_name":"buzzer_clock[1]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_1259_add_4_3/C0",
            "phy_name":"SLICE_38/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_1259_add_4_3/S0",
            "phy_name":"SLICE_38/F0"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n54",
            "phy_name":"n54"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_1259__i1/CK   buzzer_clock_1259__i2/CK}->buzzer_clock_1259__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  2       
buzzer_clock[1]                                           NET DELAY        2.075         8.276  1       
buzzer_clock_1259_add_4_3/C0->buzzer_clock_1259_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.726  1       
n54                                                       NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_1259__i1/CK",
        "phy_name":"SLICE_38/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i1/Q
Path End         : timer_clock__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                4.810

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i1/CK",
        "phy_name":"SLICE_28/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i1/Q",
        "phy_name":"SLICE_28/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i1/D",
        "phy_name":"SLICE_28/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i1/CK",
            "phy_name":"SLICE_28/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i1/Q",
            "phy_name":"SLICE_28/Q0"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[1]",
            "phy_name":"timer_clock[1]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_94_add_5_3/B0",
            "phy_name":"SLICE_28/B0"
        },
        "pin1":
        {
            "log_name":"add_94_add_5_3/S0",
            "phy_name":"SLICE_28/F0"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_43[1]",
            "phy_name":"timer_clock_14__N_43[1]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock__i1/CK->timer_clock__i1/Q     SLICE           CLK_TO_Q0_DELAY  1.391         6.201  1       
timer_clock[1]                                            NET DELAY        2.075         8.276  1       
add_94_add_5_3/B0->add_94_add_5_3/S0      SLICE           B0_TO_F0_DELAY   0.450         8.726  1       
timer_clock_14__N_43[1]                                   NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i1/CK",
        "phy_name":"SLICE_28/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_1259__i3/Q
Path End         : buzzer_i0/DO0
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                4.810

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_1259__i3/CK",
        "phy_name":"SLICE_37/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_1259__i3/Q",
        "phy_name":"SLICE_37/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_i0/DO0",
        "phy_name":"buzzer_i0/DO0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_1259__i3/CK",
            "phy_name":"SLICE_37/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_1259__i3/Q",
            "phy_name":"SLICE_37/Q0"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[3]",
            "phy_name":"buzzer_clock[3]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i9_4_lut/D",
            "phy_name":"SLICE_1520/D0"
        },
        "pin1":
        {
            "log_name":"i9_4_lut/Z",
            "phy_name":"SLICE_1520/F0"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock_9__N_97",
            "phy_name":"buzzer_clock_9__N_97"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_1259__i3/CK   buzzer_clock_1259__i4/CK}->buzzer_clock_1259__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.201  2       
buzzer_clock[3]                                           NET DELAY        2.075         8.276  1       
i9_4_lut/D->i9_4_lut/Z                    SLICE           D0_TO_F0_DELAY   0.450         8.726  3       
buzzer_clock_9__N_97                                      NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_i0/OUTCLK",
        "phy_name":"buzzer_i0/OUTCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count_1261__i2/Q
Path End         : vga_driver/v_count_1261__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 4.810
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                4.810

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                4.810
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          10.801

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count_1261__i1/CK",
        "phy_name":"SLICE_163/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count_1261__i2/Q",
        "phy_name":"SLICE_163/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count_1261__i2/D",
        "phy_name":"SLICE_163/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count_1261__i2/CK",
            "phy_name":"SLICE_163/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count_1261__i2/Q",
            "phy_name":"SLICE_163/Q1"
        },
        "arrive":6.201,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[2]",
            "phy_name":"pixel_row[2]"
        },
        "arrive":8.276,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count_1261_add_4_3/C1",
            "phy_name":"SLICE_163/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count_1261_add_4_3/S1",
            "phy_name":"SLICE_163/F1"
        },
        "arrive":8.726,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n35[2]",
            "phy_name":"vga_driver/n35[2]"
        },
        "arrive":10.801,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count_1261__i1/CK   vga_driver/v_count_1261__i2/CK}->vga_driver/v_count_1261__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         6.201  32      
pixel_row[2]                                              NET DELAY        2.075         8.276  1       
vga_driver/v_count_1261_add_4_3/C1->vga_driver/v_count_1261_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.726  1       
vga_driver/n35[2]                                         NET DELAY        2.075        10.801  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"clk_in",
        "phy_name":"clk_in"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count_1261__i1/CK",
        "phy_name":"SLICE_163/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in",
            "phy_name":"clk_in"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"clk_in_pad.bb_inst/B",
            "phy_name":"clk_in_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"clk_in_pad.bb_inst/O",
            "phy_name":"clk_in_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":2.585,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.585,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.735,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.810,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  35      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  35      
clk                                                       NET DELAY             2.075         4.810  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Floor Planner";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical View";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 0;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      console.log(url);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

