{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622475351960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622475351967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 31 16:35:51 2021 " "Processing started: Mon May 31 16:35:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622475351967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475351967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM_2P_DEMO -c RAM_2P_DEMO " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM_2P_DEMO -c RAM_2P_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475351967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622475352600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622475352600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2p_16_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_2p_16_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_2P_16_8-v1 " "Found design unit 1: RAM_2P_16_8-v1" {  } { { "RAM_2P_16_8.vhd" "" { Text "C:/LSD/Aula_10/Parte_3/RAM_2P_16_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622475369502 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_2P_16_8 " "Found entity 1: RAM_2P_16_8" {  } { { "RAM_2P_16_8.vhd" "" { Text "C:/LSD/Aula_10/Parte_3/RAM_2P_16_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622475369502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475369502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2p_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_2p_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_2P_DEMO-shell " "Found design unit 1: RAM_2P_DEMO-shell" {  } { { "RAM_2P_DEMO.vhd" "" { Text "C:/LSD/Aula_10/Parte_3/RAM_2P_DEMO.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622475369514 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_2P_DEMO " "Found entity 1: RAM_2P_DEMO" {  } { { "RAM_2P_DEMO.vhd" "" { Text "C:/LSD/Aula_10/Parte_3/RAM_2P_DEMO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622475369514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475369514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM_2P_DEMO " "Elaborating entity \"RAM_2P_DEMO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622475369549 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 5 RAM_2P_DEMO.vhd(18) " "VHDL expression error at RAM_2P_DEMO.vhd(18): expression has 4 elements, but must have 5 elements" {  } { { "RAM_2P_DEMO.vhd" "" { Text "C:/LSD/Aula_10/Parte_3/RAM_2P_DEMO.vhd" 18 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1622475369551 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "writeAddress RAM_2P_DEMO.vhd(15) " "VHDL error at RAM_2P_DEMO.vhd(15): formal port or parameter \"writeAddress\" must have actual or default value" {  } { { "RAM_2P_DEMO.vhd" "" { Text "C:/LSD/Aula_10/Parte_3/RAM_2P_DEMO.vhd" 15 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1622475369551 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622475369551 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622475369712 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 31 16:36:09 2021 " "Processing ended: Mon May 31 16:36:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622475369712 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622475369712 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622475369712 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622475369712 ""}
