// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft_top_fftStage_6 (
        fftOutData_local2_dout,
        fftOutData_local2_empty_n,
        fftOutData_local2_read,
        outD_0_din,
        outD_0_full_n,
        outD_0_write,
        outD_1_din,
        outD_1_full_n,
        outD_1_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [63:0] fftOutData_local2_dout;
input   fftOutData_local2_empty_n;
output   fftOutData_local2_read;
output  [31:0] outD_0_din;
input   outD_0_full_n;
output   outD_0_write;
output  [31:0] outD_1_din;
input   outD_1_full_n;
output   outD_1_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    fftStageKernelS2S_6_U0_ap_start;
wire    fftStageKernelS2S_6_U0_ap_done;
wire    fftStageKernelS2S_6_U0_ap_continue;
wire    fftStageKernelS2S_6_U0_ap_idle;
wire    fftStageKernelS2S_6_U0_ap_ready;
wire    fftStageKernelS2S_6_U0_fftOutData_local2_read;
wire   [63:0] fftStageKernelS2S_6_U0_fftOutData_local_din;
wire    fftStageKernelS2S_6_U0_fftOutData_local_write;
wire    streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_start;
wire    streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_done;
wire    streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_continue;
wire    streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_idle;
wire    streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_ready;
wire    streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_fftOutData_local_read;
wire   [63:0] streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_fftOutData_local2_din;
wire    streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_fftOutData_local2_write;
reg    ap_sync_reg_streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_start;
wire    fftStage_7_U0_fftOutData_local2_read;
wire   [31:0] fftStage_7_U0_outD_0_din;
wire    fftStage_7_U0_outD_0_write;
wire   [31:0] fftStage_7_U0_outD_1_din;
wire    fftStage_7_U0_outD_1_write;
wire    fftStage_7_U0_ap_start;
wire    fftStage_7_U0_ap_done;
wire    fftStage_7_U0_ap_ready;
wire    fftStage_7_U0_ap_idle;
wire    fftStage_7_U0_ap_continue;
reg    ap_sync_reg_fftStage_7_U0_ap_start;
wire    fftOutData_local_full_n;
wire   [63:0] fftOutData_local_dout;
wire    fftOutData_local_empty_n;
wire   [3:0] fftOutData_local_num_data_valid;
wire   [3:0] fftOutData_local_fifo_cap;
wire    fftOutData_local21_full_n;
wire   [63:0] fftOutData_local21_dout;
wire    fftOutData_local21_empty_n;
wire   [3:0] fftOutData_local21_num_data_valid;
wire   [3:0] fftOutData_local21_fifo_cap;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_start = 1'b0;
#0 ap_sync_reg_fftStage_7_U0_ap_start = 1'b0;
end

fft_top_fftStageKernelS2S_6 fftStageKernelS2S_6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fftStageKernelS2S_6_U0_ap_start),
    .ap_done(fftStageKernelS2S_6_U0_ap_done),
    .ap_continue(fftStageKernelS2S_6_U0_ap_continue),
    .ap_idle(fftStageKernelS2S_6_U0_ap_idle),
    .ap_ready(fftStageKernelS2S_6_U0_ap_ready),
    .fftOutData_local2_dout(fftOutData_local2_dout),
    .fftOutData_local2_empty_n(fftOutData_local2_empty_n),
    .fftOutData_local2_read(fftStageKernelS2S_6_U0_fftOutData_local2_read),
    .fftOutData_local2_num_data_valid(4'd0),
    .fftOutData_local2_fifo_cap(4'd0),
    .fftOutData_local_din(fftStageKernelS2S_6_U0_fftOutData_local_din),
    .fftOutData_local_full_n(fftOutData_local_full_n),
    .fftOutData_local_write(fftStageKernelS2S_6_U0_fftOutData_local_write),
    .fftOutData_local_num_data_valid(fftOutData_local_num_data_valid),
    .fftOutData_local_fifo_cap(fftOutData_local_fifo_cap)
);

fft_top_streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_s streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_start),
    .ap_done(streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_done),
    .ap_continue(streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_continue),
    .ap_idle(streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_idle),
    .ap_ready(streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_ready),
    .fftOutData_local_dout(fftOutData_local_dout),
    .fftOutData_local_empty_n(fftOutData_local_empty_n),
    .fftOutData_local_read(streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_fftOutData_local_read),
    .fftOutData_local_num_data_valid(fftOutData_local_num_data_valid),
    .fftOutData_local_fifo_cap(fftOutData_local_fifo_cap),
    .fftOutData_local2_din(streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_fftOutData_local2_din),
    .fftOutData_local2_full_n(fftOutData_local21_full_n),
    .fftOutData_local2_write(streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_fftOutData_local2_write),
    .fftOutData_local2_num_data_valid(fftOutData_local21_num_data_valid),
    .fftOutData_local2_fifo_cap(fftOutData_local21_fifo_cap)
);

fft_top_fftStage_7 fftStage_7_U0(
    .fftOutData_local2_dout(fftOutData_local21_dout),
    .fftOutData_local2_empty_n(fftOutData_local21_empty_n),
    .fftOutData_local2_read(fftStage_7_U0_fftOutData_local2_read),
    .outD_0_din(fftStage_7_U0_outD_0_din),
    .outD_0_full_n(outD_0_full_n),
    .outD_0_write(fftStage_7_U0_outD_0_write),
    .outD_1_din(fftStage_7_U0_outD_1_din),
    .outD_1_full_n(outD_1_full_n),
    .outD_1_write(fftStage_7_U0_outD_1_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(fftStage_7_U0_ap_start),
    .ap_done(fftStage_7_U0_ap_done),
    .ap_ready(fftStage_7_U0_ap_ready),
    .ap_idle(fftStage_7_U0_ap_idle),
    .ap_continue(fftStage_7_U0_ap_continue)
);

fft_top_fifo_w64_d8_D_x8 fftOutData_local_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(fftStageKernelS2S_6_U0_fftOutData_local_din),
    .if_full_n(fftOutData_local_full_n),
    .if_write(fftStageKernelS2S_6_U0_fftOutData_local_write),
    .if_dout(fftOutData_local_dout),
    .if_empty_n(fftOutData_local_empty_n),
    .if_read(streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_fftOutData_local_read),
    .if_num_data_valid(fftOutData_local_num_data_valid),
    .if_fifo_cap(fftOutData_local_fifo_cap)
);

fft_top_fifo_w64_d8_D_x8 fftOutData_local21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_fftOutData_local2_din),
    .if_full_n(fftOutData_local21_full_n),
    .if_write(streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_fftOutData_local2_write),
    .if_dout(fftOutData_local21_dout),
    .if_empty_n(fftOutData_local21_empty_n),
    .if_read(fftStage_7_U0_fftOutData_local2_read),
    .if_num_data_valid(fftOutData_local21_num_data_valid),
    .if_fifo_cap(fftOutData_local21_fifo_cap)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_fftStage_7_U0_ap_start <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            ap_sync_reg_fftStage_7_U0_ap_start <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_start <= 1'b0;
    end else begin
        if ((ap_start == 1'b1)) begin
            ap_sync_reg_streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_start <= 1'b1;
        end
    end
end

assign ap_done = fftStage_7_U0_ap_done;

assign ap_idle = (streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_idle & fftStage_7_U0_ap_idle & fftStageKernelS2S_6_U0_ap_idle);

assign ap_ready = fftStageKernelS2S_6_U0_ap_ready;

assign fftOutData_local2_read = fftStageKernelS2S_6_U0_fftOutData_local2_read;

assign fftStageKernelS2S_6_U0_ap_continue = 1'b1;

assign fftStageKernelS2S_6_U0_ap_start = ap_start;

assign fftStage_7_U0_ap_continue = ap_continue;

assign fftStage_7_U0_ap_start = (ap_sync_reg_fftStage_7_U0_ap_start | ap_start);

assign outD_0_din = fftStage_7_U0_outD_0_din;

assign outD_0_write = fftStage_7_U0_outD_0_write;

assign outD_1_din = fftStage_7_U0_outD_1_din;

assign outD_1_write = fftStage_7_U0_outD_1_write;

assign streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_continue = 1'b1;

assign streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_start = (ap_sync_reg_streamingDataCommutor_complex_ap_fixed_16_10_5_3_0_U0_ap_start | ap_start);

endmodule //fft_top_fftStage_6
