<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 8192 has been inferred" OldID="for.inc.store.9," ID="outseq" BundleName="gmem1" VarName="out" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" LoopName="VITIS_LOOP_23_1" ParentFunc="write_result(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][1])" Length="8192" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 65536 has been inferred" OldID="for.inc.load.24, for.inc.load.29, for.inc.load.34, for.inc.load.39, for.inc.load.44, for.inc.load.49, for.inc.load.54, for.inc.load.59," ID="inseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" LoopName="VITIS_LOOP_8_1" ParentFunc="read_input(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][8])" Length="65536" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 8192 x 16bit words has been widened by 32: 256 x 512bit words" OldID="outseq," ID="wseq" BundleName="gmem1" VarName="out" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" LoopName="VITIS_LOOP_23_1" ParentFunc="write_result(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][1])" Length="256" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 65536 x 16bit words has been widened by 8: 8192 x 128bit words" OldID="inseq," ID="wseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" LoopName="VITIS_LOOP_8_1" ParentFunc="read_input(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][8])" Length="8192" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 8192 x 128bit words has been widened by 4: 2048 x 512bit words" OldID="wseq," ID="wseq1" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" LoopName="VITIS_LOOP_8_1" ParentFunc="read_input(ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (&amp;) [8192][8])" Length="2048" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:8:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2048 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="2048" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:23:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="256" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

