{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 14:24:51 2023 " "Info: Processing started: Sun Aug 27 14:24:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "UART_Receiver:u1\|shift_reg\[3\] " "Warning: Node \"UART_Receiver:u1\|shift_reg\[3\]\" is a latch" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UART_Receiver:u1\|shift_reg\[4\] " "Warning: Node \"UART_Receiver:u1\|shift_reg\[4\]\" is a latch" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UART_Receiver:u1\|shift_reg\[1\] " "Warning: Node \"UART_Receiver:u1\|shift_reg\[1\]\" is a latch" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UART_Receiver:u1\|bit_counter\[2\] " "Warning: Node \"UART_Receiver:u1\|bit_counter\[2\]\" is a latch" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UART_Receiver:u1\|bit_counter\[0\] " "Warning: Node \"UART_Receiver:u1\|bit_counter\[0\]\" is a latch" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UART_Receiver:u1\|bit_counter\[1\] " "Warning: Node \"UART_Receiver:u1\|bit_counter\[1\]\" is a latch" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UART_Receiver:u1\|shift_reg\[2\] " "Warning: Node \"UART_Receiver:u1\|shift_reg\[2\]\" is a latch" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UART_Receiver:u1\|shift_reg\[0\] " "Warning: Node \"UART_Receiver:u1\|shift_reg\[0\]\" is a latch" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UART_Receiver:u1\|shift_reg\[5\] " "Warning: Node \"UART_Receiver:u1\|shift_reg\[5\]\" is a latch" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "UART_Receiver:u1\|shift_reg\[6\] " "Warning: Node \"UART_Receiver:u1\|shift_reg\[6\]\" is a latch" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sys_clk " "Info: Assuming node \"sys_clk\" is an undefined clock" {  } { { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "UART_Receiver:u1\|bit_counter~0 " "Info: Detected gated clock \"UART_Receiver:u1\|bit_counter~0\" as buffer" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_Receiver:u1\|bit_counter~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_Receiver:u1\|state.CHECK_PARITY " "Info: Detected ripple clock \"UART_Receiver:u1\|state.CHECK_PARITY\" as buffer" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_Receiver:u1\|state.CHECK_PARITY" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_Receiver:u1\|state.CHECK_STOP " "Info: Detected ripple clock \"UART_Receiver:u1\|state.CHECK_STOP\" as buffer" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_Receiver:u1\|state.CHECK_STOP" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_Receiver:u1\|state.RECEIVE " "Info: Detected ripple clock \"UART_Receiver:u1\|state.RECEIVE\" as buffer" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_Receiver:u1\|state.RECEIVE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sys_clk register UART_Receiver:u1\|shift_reg\[2\] register UART_Receiver:u1\|state.WAIT_START 94.79 MHz 10.55 ns Internal " "Info: Clock \"sys_clk\" has Internal fmax of 94.79 MHz between source register \"UART_Receiver:u1\|shift_reg\[2\]\" and destination register \"UART_Receiver:u1\|state.WAIT_START\" (period= 10.55 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.861 ns + Longest register register " "Info: + Longest register to register delay is 1.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_Receiver:u1\|shift_reg\[2\] 1 REG LCCOMB_X1_Y10_N16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y10_N16; Fanout = 3; REG Node = 'UART_Receiver:u1\|shift_reg\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_Receiver:u1|shift_reg[2] } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.366 ns) 0.660 ns UART_Receiver:u1\|always1~1 2 COMB LCCOMB_X1_Y10_N4 2 " "Info: 2: + IC(0.294 ns) + CELL(0.366 ns) = 0.660 ns; Loc. = LCCOMB_X1_Y10_N4; Fanout = 2; COMB Node = 'UART_Receiver:u1\|always1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { UART_Receiver:u1|shift_reg[2] UART_Receiver:u1|always1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 0.928 ns UART_Receiver:u1\|always1~0 3 COMB LCCOMB_X1_Y10_N8 1 " "Info: 3: + IC(0.215 ns) + CELL(0.053 ns) = 0.928 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'UART_Receiver:u1\|always1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { UART_Receiver:u1|always1~1 UART_Receiver:u1|always1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.272 ns) 1.446 ns UART_Receiver:u1\|Selector0~0 4 COMB LCCOMB_X1_Y10_N20 1 " "Info: 4: + IC(0.246 ns) + CELL(0.272 ns) = 1.446 ns; Loc. = LCCOMB_X1_Y10_N20; Fanout = 1; COMB Node = 'UART_Receiver:u1\|Selector0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { UART_Receiver:u1|always1~0 UART_Receiver:u1|Selector0~0 } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 1.706 ns UART_Receiver:u1\|state.WAIT_START~1 5 COMB LCCOMB_X1_Y10_N10 1 " "Info: 5: + IC(0.207 ns) + CELL(0.053 ns) = 1.706 ns; Loc. = LCCOMB_X1_Y10_N10; Fanout = 1; COMB Node = 'UART_Receiver:u1\|state.WAIT_START~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { UART_Receiver:u1|Selector0~0 UART_Receiver:u1|state.WAIT_START~1 } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.861 ns UART_Receiver:u1\|state.WAIT_START 6 REG LCFF_X1_Y10_N11 2 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 1.861 ns; Loc. = LCFF_X1_Y10_N11; Fanout = 2; REG Node = 'UART_Receiver:u1\|state.WAIT_START'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UART_Receiver:u1|state.WAIT_START~1 UART_Receiver:u1|state.WAIT_START } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.899 ns ( 48.31 % ) " "Info: Total cell delay = 0.899 ns ( 48.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.962 ns ( 51.69 % ) " "Info: Total interconnect delay = 0.962 ns ( 51.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { UART_Receiver:u1|shift_reg[2] UART_Receiver:u1|always1~1 UART_Receiver:u1|always1~0 UART_Receiver:u1|Selector0~0 UART_Receiver:u1|state.WAIT_START~1 UART_Receiver:u1|state.WAIT_START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.861 ns" { UART_Receiver:u1|shift_reg[2] {} UART_Receiver:u1|always1~1 {} UART_Receiver:u1|always1~0 {} UART_Receiver:u1|Selector0~0 {} UART_Receiver:u1|state.WAIT_START~1 {} UART_Receiver:u1|state.WAIT_START {} } { 0.000ns 0.294ns 0.215ns 0.246ns 0.207ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.324 ns - Smallest " "Info: - Smallest clock skew is -3.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.099 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 2.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sys_clk 1 CLK PIN_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.618 ns) 2.099 ns UART_Receiver:u1\|state.WAIT_START 2 REG LCFF_X1_Y10_N11 2 " "Info: 2: + IC(0.617 ns) + CELL(0.618 ns) = 2.099 ns; Loc. = LCFF_X1_Y10_N11; Fanout = 2; REG Node = 'UART_Receiver:u1\|state.WAIT_START'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { sys_clk UART_Receiver:u1|state.WAIT_START } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 70.61 % ) " "Info: Total cell delay = 1.482 ns ( 70.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.617 ns ( 29.39 % ) " "Info: Total interconnect delay = 0.617 ns ( 29.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { sys_clk UART_Receiver:u1|state.WAIT_START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.WAIT_START {} } { 0.000ns 0.000ns 0.617ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 5.423 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 5.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sys_clk 1 CLK PIN_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.712 ns) 2.487 ns UART_Receiver:u1\|state.RECEIVE 2 REG LCFF_X6_Y10_N21 7 " "Info: 2: + IC(0.911 ns) + CELL(0.712 ns) = 2.487 ns; Loc. = LCFF_X6_Y10_N21; Fanout = 7; REG Node = 'UART_Receiver:u1\|state.RECEIVE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { sys_clk UART_Receiver:u1|state.RECEIVE } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.000 ns) 4.446 ns UART_Receiver:u1\|state.RECEIVE~clkctrl 3 COMB CLKCTRL_G7 7 " "Info: 3: + IC(1.959 ns) + CELL(0.000 ns) = 4.446 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'UART_Receiver:u1\|state.RECEIVE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { UART_Receiver:u1|state.RECEIVE UART_Receiver:u1|state.RECEIVE~clkctrl } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.053 ns) 5.423 ns UART_Receiver:u1\|shift_reg\[2\] 4 REG LCCOMB_X1_Y10_N16 3 " "Info: 4: + IC(0.924 ns) + CELL(0.053 ns) = 5.423 ns; Loc. = LCCOMB_X1_Y10_N16; Fanout = 3; REG Node = 'UART_Receiver:u1\|shift_reg\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { UART_Receiver:u1|state.RECEIVE~clkctrl UART_Receiver:u1|shift_reg[2] } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 30.04 % ) " "Info: Total cell delay = 1.629 ns ( 30.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.794 ns ( 69.96 % ) " "Info: Total interconnect delay = 3.794 ns ( 69.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { sys_clk UART_Receiver:u1|state.RECEIVE UART_Receiver:u1|state.RECEIVE~clkctrl UART_Receiver:u1|shift_reg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.RECEIVE {} UART_Receiver:u1|state.RECEIVE~clkctrl {} UART_Receiver:u1|shift_reg[2] {} } { 0.000ns 0.000ns 0.911ns 1.959ns 0.924ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { sys_clk UART_Receiver:u1|state.WAIT_START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.WAIT_START {} } { 0.000ns 0.000ns 0.617ns } { 0.000ns 0.864ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { sys_clk UART_Receiver:u1|state.RECEIVE UART_Receiver:u1|state.RECEIVE~clkctrl UART_Receiver:u1|shift_reg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.RECEIVE {} UART_Receiver:u1|state.RECEIVE~clkctrl {} UART_Receiver:u1|shift_reg[2] {} } { 0.000ns 0.000ns 0.911ns 1.959ns 0.924ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { UART_Receiver:u1|shift_reg[2] UART_Receiver:u1|always1~1 UART_Receiver:u1|always1~0 UART_Receiver:u1|Selector0~0 UART_Receiver:u1|state.WAIT_START~1 UART_Receiver:u1|state.WAIT_START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.861 ns" { UART_Receiver:u1|shift_reg[2] {} UART_Receiver:u1|always1~1 {} UART_Receiver:u1|always1~0 {} UART_Receiver:u1|Selector0~0 {} UART_Receiver:u1|state.WAIT_START~1 {} UART_Receiver:u1|state.WAIT_START {} } { 0.000ns 0.294ns 0.215ns 0.246ns 0.207ns 0.000ns } { 0.000ns 0.366ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { sys_clk UART_Receiver:u1|state.WAIT_START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.WAIT_START {} } { 0.000ns 0.000ns 0.617ns } { 0.000ns 0.864ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.423 ns" { sys_clk UART_Receiver:u1|state.RECEIVE UART_Receiver:u1|state.RECEIVE~clkctrl UART_Receiver:u1|shift_reg[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.423 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.RECEIVE {} UART_Receiver:u1|state.RECEIVE~clkctrl {} UART_Receiver:u1|shift_reg[2] {} } { 0.000ns 0.000ns 0.911ns 1.959ns 0.924ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "sys_clk 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"sys_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "UART_Receiver:u1\|state.RECEIVE UART_Receiver:u1\|bit_counter\[2\] sys_clk 1.644 ns " "Info: Found hold time violation between source  pin or register \"UART_Receiver:u1\|state.RECEIVE\" and destination pin or register \"UART_Receiver:u1\|bit_counter\[2\]\" for clock \"sys_clk\" (Hold time is 1.644 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.465 ns + Largest " "Info: + Largest clock skew is 2.465 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 4.858 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 4.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sys_clk 1 CLK PIN_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.712 ns) 2.193 ns UART_Receiver:u1\|state.CHECK_STOP 2 REG LCFF_X1_Y10_N13 3 " "Info: 2: + IC(0.617 ns) + CELL(0.712 ns) = 2.193 ns; Loc. = LCFF_X1_Y10_N13; Fanout = 3; REG Node = 'UART_Receiver:u1\|state.CHECK_STOP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { sys_clk UART_Receiver:u1|state.CHECK_STOP } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.225 ns) 2.646 ns UART_Receiver:u1\|bit_counter~0 3 COMB LCCOMB_X1_Y10_N6 1 " "Info: 3: + IC(0.228 ns) + CELL(0.225 ns) = 2.646 ns; Loc. = LCCOMB_X1_Y10_N6; Fanout = 1; COMB Node = 'UART_Receiver:u1\|bit_counter~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.453 ns" { UART_Receiver:u1|state.CHECK_STOP UART_Receiver:u1|bit_counter~0 } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.000 ns) 3.892 ns UART_Receiver:u1\|bit_counter~0clkctrl 4 COMB CLKCTRL_G1 3 " "Info: 4: + IC(1.246 ns) + CELL(0.000 ns) = 3.892 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = 'UART_Receiver:u1\|bit_counter~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { UART_Receiver:u1|bit_counter~0 UART_Receiver:u1|bit_counter~0clkctrl } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.053 ns) 4.858 ns UART_Receiver:u1\|bit_counter\[2\] 5 REG LCCOMB_X6_Y10_N16 3 " "Info: 5: + IC(0.913 ns) + CELL(0.053 ns) = 4.858 ns; Loc. = LCCOMB_X6_Y10_N16; Fanout = 3; REG Node = 'UART_Receiver:u1\|bit_counter\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { UART_Receiver:u1|bit_counter~0clkctrl UART_Receiver:u1|bit_counter[2] } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 38.16 % ) " "Info: Total cell delay = 1.854 ns ( 38.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.004 ns ( 61.84 % ) " "Info: Total interconnect delay = 3.004 ns ( 61.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.858 ns" { sys_clk UART_Receiver:u1|state.CHECK_STOP UART_Receiver:u1|bit_counter~0 UART_Receiver:u1|bit_counter~0clkctrl UART_Receiver:u1|bit_counter[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.858 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.CHECK_STOP {} UART_Receiver:u1|bit_counter~0 {} UART_Receiver:u1|bit_counter~0clkctrl {} UART_Receiver:u1|bit_counter[2] {} } { 0.000ns 0.000ns 0.617ns 0.228ns 1.246ns 0.913ns } { 0.000ns 0.864ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.393 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to source register is 2.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sys_clk 1 CLK PIN_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.618 ns) 2.393 ns UART_Receiver:u1\|state.RECEIVE 2 REG LCFF_X6_Y10_N21 7 " "Info: 2: + IC(0.911 ns) + CELL(0.618 ns) = 2.393 ns; Loc. = LCFF_X6_Y10_N21; Fanout = 7; REG Node = 'UART_Receiver:u1\|state.RECEIVE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { sys_clk UART_Receiver:u1|state.RECEIVE } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 61.93 % ) " "Info: Total cell delay = 1.482 ns ( 61.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns ( 38.07 % ) " "Info: Total interconnect delay = 0.911 ns ( 38.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { sys_clk UART_Receiver:u1|state.RECEIVE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.393 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.RECEIVE {} } { 0.000ns 0.000ns 0.911ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.858 ns" { sys_clk UART_Receiver:u1|state.CHECK_STOP UART_Receiver:u1|bit_counter~0 UART_Receiver:u1|bit_counter~0clkctrl UART_Receiver:u1|bit_counter[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.858 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.CHECK_STOP {} UART_Receiver:u1|bit_counter~0 {} UART_Receiver:u1|bit_counter~0clkctrl {} UART_Receiver:u1|bit_counter[2] {} } { 0.000ns 0.000ns 0.617ns 0.228ns 1.246ns 0.913ns } { 0.000ns 0.864ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { sys_clk UART_Receiver:u1|state.RECEIVE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.393 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.RECEIVE {} } { 0.000ns 0.000ns 0.911ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.727 ns - Shortest register register " "Info: - Shortest register to register delay is 0.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_Receiver:u1\|state.RECEIVE 1 REG LCFF_X6_Y10_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y10_N21; Fanout = 7; REG Node = 'UART_Receiver:u1\|state.RECEIVE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_Receiver:u1|state.RECEIVE } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 0.291 ns UART_Receiver:u1\|Selector7~0 2 COMB LCCOMB_X6_Y10_N18 1 " "Info: 2: + IC(0.238 ns) + CELL(0.053 ns) = 0.291 ns; Loc. = LCCOMB_X6_Y10_N18; Fanout = 1; COMB Node = 'UART_Receiver:u1\|Selector7~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { UART_Receiver:u1|state.RECEIVE UART_Receiver:u1|Selector7~0 } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.225 ns) 0.727 ns UART_Receiver:u1\|bit_counter\[2\] 3 REG LCCOMB_X6_Y10_N16 3 " "Info: 3: + IC(0.211 ns) + CELL(0.225 ns) = 0.727 ns; Loc. = LCCOMB_X6_Y10_N16; Fanout = 3; REG Node = 'UART_Receiver:u1\|bit_counter\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { UART_Receiver:u1|Selector7~0 UART_Receiver:u1|bit_counter[2] } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 38.24 % ) " "Info: Total cell delay = 0.278 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.449 ns ( 61.76 % ) " "Info: Total interconnect delay = 0.449 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { UART_Receiver:u1|state.RECEIVE UART_Receiver:u1|Selector7~0 UART_Receiver:u1|bit_counter[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.727 ns" { UART_Receiver:u1|state.RECEIVE {} UART_Receiver:u1|Selector7~0 {} UART_Receiver:u1|bit_counter[2] {} } { 0.000ns 0.238ns 0.211ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.858 ns" { sys_clk UART_Receiver:u1|state.CHECK_STOP UART_Receiver:u1|bit_counter~0 UART_Receiver:u1|bit_counter~0clkctrl UART_Receiver:u1|bit_counter[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.858 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.CHECK_STOP {} UART_Receiver:u1|bit_counter~0 {} UART_Receiver:u1|bit_counter~0clkctrl {} UART_Receiver:u1|bit_counter[2] {} } { 0.000ns 0.000ns 0.617ns 0.228ns 1.246ns 0.913ns } { 0.000ns 0.864ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { sys_clk UART_Receiver:u1|state.RECEIVE } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.393 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.RECEIVE {} } { 0.000ns 0.000ns 0.911ns } { 0.000ns 0.864ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { UART_Receiver:u1|state.RECEIVE UART_Receiver:u1|Selector7~0 UART_Receiver:u1|bit_counter[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.727 ns" { UART_Receiver:u1|state.RECEIVE {} UART_Receiver:u1|Selector7~0 {} UART_Receiver:u1|bit_counter[2] {} } { 0.000ns 0.238ns 0.211ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UART_Receiver:u1\|state.WAIT_START rx sys_clk 4.415 ns register " "Info: tsu for register \"UART_Receiver:u1\|state.WAIT_START\" (data pin = \"rx\", clock pin = \"sys_clk\") is 4.415 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.424 ns + Longest pin register " "Info: + Longest pin to register delay is 6.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns rx 1 PIN PIN_U16 5 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 5; PIN Node = 'rx'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.060 ns) + CELL(0.346 ns) 5.223 ns UART_Receiver:u1\|always1~1 2 COMB LCCOMB_X1_Y10_N4 2 " "Info: 2: + IC(4.060 ns) + CELL(0.346 ns) = 5.223 ns; Loc. = LCCOMB_X1_Y10_N4; Fanout = 2; COMB Node = 'UART_Receiver:u1\|always1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.406 ns" { rx UART_Receiver:u1|always1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 5.491 ns UART_Receiver:u1\|always1~0 3 COMB LCCOMB_X1_Y10_N8 1 " "Info: 3: + IC(0.215 ns) + CELL(0.053 ns) = 5.491 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'UART_Receiver:u1\|always1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { UART_Receiver:u1|always1~1 UART_Receiver:u1|always1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.272 ns) 6.009 ns UART_Receiver:u1\|Selector0~0 4 COMB LCCOMB_X1_Y10_N20 1 " "Info: 4: + IC(0.246 ns) + CELL(0.272 ns) = 6.009 ns; Loc. = LCCOMB_X1_Y10_N20; Fanout = 1; COMB Node = 'UART_Receiver:u1\|Selector0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { UART_Receiver:u1|always1~0 UART_Receiver:u1|Selector0~0 } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 6.269 ns UART_Receiver:u1\|state.WAIT_START~1 5 COMB LCCOMB_X1_Y10_N10 1 " "Info: 5: + IC(0.207 ns) + CELL(0.053 ns) = 6.269 ns; Loc. = LCCOMB_X1_Y10_N10; Fanout = 1; COMB Node = 'UART_Receiver:u1\|state.WAIT_START~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { UART_Receiver:u1|Selector0~0 UART_Receiver:u1|state.WAIT_START~1 } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.424 ns UART_Receiver:u1\|state.WAIT_START 6 REG LCFF_X1_Y10_N11 2 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 6.424 ns; Loc. = LCFF_X1_Y10_N11; Fanout = 2; REG Node = 'UART_Receiver:u1\|state.WAIT_START'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UART_Receiver:u1|state.WAIT_START~1 UART_Receiver:u1|state.WAIT_START } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.696 ns ( 26.40 % ) " "Info: Total cell delay = 1.696 ns ( 26.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.728 ns ( 73.60 % ) " "Info: Total interconnect delay = 4.728 ns ( 73.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.424 ns" { rx UART_Receiver:u1|always1~1 UART_Receiver:u1|always1~0 UART_Receiver:u1|Selector0~0 UART_Receiver:u1|state.WAIT_START~1 UART_Receiver:u1|state.WAIT_START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.424 ns" { rx {} rx~combout {} UART_Receiver:u1|always1~1 {} UART_Receiver:u1|always1~0 {} UART_Receiver:u1|Selector0~0 {} UART_Receiver:u1|state.WAIT_START~1 {} UART_Receiver:u1|state.WAIT_START {} } { 0.000ns 0.000ns 4.060ns 0.215ns 0.246ns 0.207ns 0.000ns } { 0.000ns 0.817ns 0.346ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.099 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 2.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sys_clk 1 CLK PIN_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.618 ns) 2.099 ns UART_Receiver:u1\|state.WAIT_START 2 REG LCFF_X1_Y10_N11 2 " "Info: 2: + IC(0.617 ns) + CELL(0.618 ns) = 2.099 ns; Loc. = LCFF_X1_Y10_N11; Fanout = 2; REG Node = 'UART_Receiver:u1\|state.WAIT_START'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { sys_clk UART_Receiver:u1|state.WAIT_START } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 70.61 % ) " "Info: Total cell delay = 1.482 ns ( 70.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.617 ns ( 29.39 % ) " "Info: Total interconnect delay = 0.617 ns ( 29.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { sys_clk UART_Receiver:u1|state.WAIT_START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.WAIT_START {} } { 0.000ns 0.000ns 0.617ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.424 ns" { rx UART_Receiver:u1|always1~1 UART_Receiver:u1|always1~0 UART_Receiver:u1|Selector0~0 UART_Receiver:u1|state.WAIT_START~1 UART_Receiver:u1|state.WAIT_START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.424 ns" { rx {} rx~combout {} UART_Receiver:u1|always1~1 {} UART_Receiver:u1|always1~0 {} UART_Receiver:u1|Selector0~0 {} UART_Receiver:u1|state.WAIT_START~1 {} UART_Receiver:u1|state.WAIT_START {} } { 0.000ns 0.000ns 4.060ns 0.215ns 0.246ns 0.207ns 0.000ns } { 0.000ns 0.817ns 0.346ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { sys_clk UART_Receiver:u1|state.WAIT_START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.099 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.WAIT_START {} } { 0.000ns 0.000ns 0.617ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk data_out\[1\] UART_Receiver:u1\|shift_reg\[1\] 9.918 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"data_out\[1\]\" through register \"UART_Receiver:u1\|shift_reg\[1\]\" is 9.918 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 5.422 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 5.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sys_clk 1 CLK PIN_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.712 ns) 2.487 ns UART_Receiver:u1\|state.RECEIVE 2 REG LCFF_X6_Y10_N21 7 " "Info: 2: + IC(0.911 ns) + CELL(0.712 ns) = 2.487 ns; Loc. = LCFF_X6_Y10_N21; Fanout = 7; REG Node = 'UART_Receiver:u1\|state.RECEIVE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { sys_clk UART_Receiver:u1|state.RECEIVE } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.000 ns) 4.446 ns UART_Receiver:u1\|state.RECEIVE~clkctrl 3 COMB CLKCTRL_G7 7 " "Info: 3: + IC(1.959 ns) + CELL(0.000 ns) = 4.446 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'UART_Receiver:u1\|state.RECEIVE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { UART_Receiver:u1|state.RECEIVE UART_Receiver:u1|state.RECEIVE~clkctrl } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.053 ns) 5.422 ns UART_Receiver:u1\|shift_reg\[1\] 4 REG LCCOMB_X1_Y10_N18 4 " "Info: 4: + IC(0.923 ns) + CELL(0.053 ns) = 5.422 ns; Loc. = LCCOMB_X1_Y10_N18; Fanout = 4; REG Node = 'UART_Receiver:u1\|shift_reg\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { UART_Receiver:u1|state.RECEIVE~clkctrl UART_Receiver:u1|shift_reg[1] } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 30.04 % ) " "Info: Total cell delay = 1.629 ns ( 30.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.793 ns ( 69.96 % ) " "Info: Total interconnect delay = 3.793 ns ( 69.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.422 ns" { sys_clk UART_Receiver:u1|state.RECEIVE UART_Receiver:u1|state.RECEIVE~clkctrl UART_Receiver:u1|shift_reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.422 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.RECEIVE {} UART_Receiver:u1|state.RECEIVE~clkctrl {} UART_Receiver:u1|shift_reg[1] {} } { 0.000ns 0.000ns 0.911ns 1.959ns 0.923ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.496 ns + Longest register pin " "Info: + Longest register to pin delay is 4.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_Receiver:u1\|shift_reg\[1\] 1 REG LCCOMB_X1_Y10_N18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y10_N18; Fanout = 4; REG Node = 'UART_Receiver:u1\|shift_reg\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_Receiver:u1|shift_reg[1] } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(2.144 ns) 4.496 ns data_out\[1\] 2 PIN PIN_N2 0 " "Info: 2: + IC(2.352 ns) + CELL(2.144 ns) = 4.496 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'data_out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.496 ns" { UART_Receiver:u1|shift_reg[1] data_out[1] } "NODE_NAME" } } { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 47.69 % ) " "Info: Total cell delay = 2.144 ns ( 47.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.352 ns ( 52.31 % ) " "Info: Total interconnect delay = 2.352 ns ( 52.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.496 ns" { UART_Receiver:u1|shift_reg[1] data_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.496 ns" { UART_Receiver:u1|shift_reg[1] {} data_out[1] {} } { 0.000ns 2.352ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.422 ns" { sys_clk UART_Receiver:u1|state.RECEIVE UART_Receiver:u1|state.RECEIVE~clkctrl UART_Receiver:u1|shift_reg[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.422 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.RECEIVE {} UART_Receiver:u1|state.RECEIVE~clkctrl {} UART_Receiver:u1|shift_reg[1] {} } { 0.000ns 0.000ns 0.911ns 1.959ns 0.923ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.496 ns" { UART_Receiver:u1|shift_reg[1] data_out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.496 ns" { UART_Receiver:u1|shift_reg[1] {} data_out[1] {} } { 0.000ns 2.352ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rx ready 10.535 ns Longest " "Info: Longest tpd from source pin \"rx\" to destination pin \"ready\" is 10.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns rx 1 PIN PIN_U16 5 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 5; PIN Node = 'rx'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.131 ns) + CELL(0.366 ns) 5.314 ns UART_Receiver:u1\|ready~3 2 COMB LCCOMB_X1_Y10_N0 1 " "Info: 2: + IC(4.131 ns) + CELL(0.366 ns) = 5.314 ns; Loc. = LCCOMB_X1_Y10_N0; Fanout = 1; COMB Node = 'UART_Receiver:u1\|ready~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { rx UART_Receiver:u1|ready~3 } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.175 ns) + CELL(2.046 ns) 10.535 ns ready 3 PIN PIN_C9 0 " "Info: 3: + IC(3.175 ns) + CELL(2.046 ns) = 10.535 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'ready'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.221 ns" { UART_Receiver:u1|ready~3 ready } "NODE_NAME" } } { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.229 ns ( 30.65 % ) " "Info: Total cell delay = 3.229 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.306 ns ( 69.35 % ) " "Info: Total interconnect delay = 7.306 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.535 ns" { rx UART_Receiver:u1|ready~3 ready } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.535 ns" { rx {} rx~combout {} UART_Receiver:u1|ready~3 {} ready {} } { 0.000ns 0.000ns 4.131ns 3.175ns } { 0.000ns 0.817ns 0.366ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UART_Receiver:u1\|shift_reg\[0\] rx sys_clk 0.269 ns register " "Info: th for register \"UART_Receiver:u1\|shift_reg\[0\]\" (data pin = \"rx\", clock pin = \"sys_clk\") is 0.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 5.421 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 5.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sys_clk 1 CLK PIN_N22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 4; CLK Node = 'sys_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.712 ns) 2.487 ns UART_Receiver:u1\|state.RECEIVE 2 REG LCFF_X6_Y10_N21 7 " "Info: 2: + IC(0.911 ns) + CELL(0.712 ns) = 2.487 ns; Loc. = LCFF_X6_Y10_N21; Fanout = 7; REG Node = 'UART_Receiver:u1\|state.RECEIVE'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { sys_clk UART_Receiver:u1|state.RECEIVE } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.000 ns) 4.446 ns UART_Receiver:u1\|state.RECEIVE~clkctrl 3 COMB CLKCTRL_G7 7 " "Info: 3: + IC(1.959 ns) + CELL(0.000 ns) = 4.446 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'UART_Receiver:u1\|state.RECEIVE~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { UART_Receiver:u1|state.RECEIVE UART_Receiver:u1|state.RECEIVE~clkctrl } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.053 ns) 5.421 ns UART_Receiver:u1\|shift_reg\[0\] 4 REG LCCOMB_X1_Y10_N24 3 " "Info: 4: + IC(0.922 ns) + CELL(0.053 ns) = 5.421 ns; Loc. = LCCOMB_X1_Y10_N24; Fanout = 3; REG Node = 'UART_Receiver:u1\|shift_reg\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { UART_Receiver:u1|state.RECEIVE~clkctrl UART_Receiver:u1|shift_reg[0] } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 30.05 % ) " "Info: Total cell delay = 1.629 ns ( 30.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.792 ns ( 69.95 % ) " "Info: Total interconnect delay = 3.792 ns ( 69.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.421 ns" { sys_clk UART_Receiver:u1|state.RECEIVE UART_Receiver:u1|state.RECEIVE~clkctrl UART_Receiver:u1|shift_reg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.421 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.RECEIVE {} UART_Receiver:u1|state.RECEIVE~clkctrl {} UART_Receiver:u1|shift_reg[0] {} } { 0.000ns 0.000ns 0.911ns 1.959ns 0.922ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.152 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns rx 1 PIN PIN_U16 5 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U16; Fanout = 5; PIN Node = 'rx'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "TopLevel.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/TopLevel.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.107 ns) + CELL(0.228 ns) 5.152 ns UART_Receiver:u1\|shift_reg\[0\] 2 REG LCCOMB_X1_Y10_N24 3 " "Info: 2: + IC(4.107 ns) + CELL(0.228 ns) = 5.152 ns; Loc. = LCCOMB_X1_Y10_N24; Fanout = 3; REG Node = 'UART_Receiver:u1\|shift_reg\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.335 ns" { rx UART_Receiver:u1|shift_reg[0] } "NODE_NAME" } } { "UART_Receiver.v" "" { Text "C:/Users/Iman/Downloads/Reposetories/CE203-DigitalSystemsDesign-Lab/Practice/Practice 7/Code/UART_Receiver.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.045 ns ( 20.28 % ) " "Info: Total cell delay = 1.045 ns ( 20.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.107 ns ( 79.72 % ) " "Info: Total interconnect delay = 4.107 ns ( 79.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.152 ns" { rx UART_Receiver:u1|shift_reg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.152 ns" { rx {} rx~combout {} UART_Receiver:u1|shift_reg[0] {} } { 0.000ns 0.000ns 4.107ns } { 0.000ns 0.817ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.421 ns" { sys_clk UART_Receiver:u1|state.RECEIVE UART_Receiver:u1|state.RECEIVE~clkctrl UART_Receiver:u1|shift_reg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.421 ns" { sys_clk {} sys_clk~combout {} UART_Receiver:u1|state.RECEIVE {} UART_Receiver:u1|state.RECEIVE~clkctrl {} UART_Receiver:u1|shift_reg[0] {} } { 0.000ns 0.000ns 0.911ns 1.959ns 0.922ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.053ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.152 ns" { rx UART_Receiver:u1|shift_reg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.152 ns" { rx {} rx~combout {} UART_Receiver:u1|shift_reg[0] {} } { 0.000ns 0.000ns 4.107ns } { 0.000ns 0.817ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 27 14:24:51 2023 " "Info: Processing ended: Sun Aug 27 14:24:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
