

================================================================
== Vivado HLS Report for 'MatrixBackPropagatio'
================================================================
* Date:           Thu May 11 11:35:01 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  106|  106|  106|  106|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  105|  105|        35|          -|          -|     3|    no    |
        | + Loop 1.1  |   33|   33|        11|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     66|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     77|    -|
|Register         |        -|      -|     126|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     474|    854|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fmul_32cud_U80  |forw_back_fmul_32cud  |        0|      3|  143|  321|    0|
    |forw_back_fsub_32mb6_U79  |forw_back_fsub_32mb6  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln125_fu_134_p2   |     +    |      0|  0|  15|           5|           5|
    |i_fu_94_p2            |     +    |      0|  0|  10|           2|           1|
    |j_fu_128_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln125_fu_112_p2   |     -    |      0|  0|  15|           5|           5|
    |icmp_ln123_fu_88_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln124_fu_122_p2  |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  66|          18|          16|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  59|         14|    1|         14|
    |i_0_reg_53  |   9|          2|    2|          4|
    |j_0_reg_64  |   9|          2|    2|          4|
    +------------+----+-----------+-----+-----------+
    |Total       |  77|         18|    5|         22|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  13|   0|   13|          0|
    |i_0_reg_53                  |   2|   0|    2|          0|
    |i_reg_157                   |   2|   0|    2|          0|
    |j_0_reg_64                  |   2|   0|    2|          0|
    |j_reg_170                   |   2|   0|    2|          0|
    |output_matrix_addr_reg_175  |   4|   0|    4|          0|
    |output_matrix_load_reg_195  |  32|   0|   32|          0|
    |sub_ln125_reg_162           |   5|   0|    5|          0|
    |tmp_reg_190                 |  32|   0|   32|          0|
    |tmp_s_reg_200               |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 126|   0|  126|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | MatrixBackPropagatio | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | MatrixBackPropagatio | return value |
|ap_start                |  in |    1| ap_ctrl_hs | MatrixBackPropagatio | return value |
|ap_done                 | out |    1| ap_ctrl_hs | MatrixBackPropagatio | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | MatrixBackPropagatio | return value |
|ap_ready                | out |    1| ap_ctrl_hs | MatrixBackPropagatio | return value |
|input_matrix_address0   | out |    4|  ap_memory |     input_matrix     |     array    |
|input_matrix_ce0        | out |    1|  ap_memory |     input_matrix     |     array    |
|input_matrix_q0         |  in |   32|  ap_memory |     input_matrix     |     array    |
|output_matrix_address0  | out |    4|  ap_memory |     output_matrix    |     array    |
|output_matrix_ce0       | out |    1|  ap_memory |     output_matrix    |     array    |
|output_matrix_we0       | out |    1|  ap_memory |     output_matrix    |     array    |
|output_matrix_d0        | out |   32|  ap_memory |     output_matrix    |     array    |
|output_matrix_q0        |  in |   32|  ap_memory |     output_matrix    |     array    |
|lr                      |  in |   32|   ap_none  |          lr          |    scalar    |
+------------------------+-----+-----+------------+----------------------+--------------+

