{"vcs1":{"timestamp_begin":1765863395.905528770, "rt":5.37, "ut":3.44, "st":0.36}}
{"vcselab":{"timestamp_begin":1765863401.312298823, "rt":2.14, "ut":0.69, "st":0.05}}
{"link":{"timestamp_begin":1765863403.478511741, "rt":0.30, "ut":0.17, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765863395.769280945}
{"VCS_COMP_START_TIME": 1765863395.769280945}
{"VCS_COMP_END_TIME": 1765863403.847430288}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +define+FUNCTIONAL+SIM+GL +notimingchecks hkspi_tb.v +incdir+../synthesis/output +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/verilog/tsl18cio250/zero +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/verilog/vcs_sim_model -o simv"}
{"vcs1": {"peak_mem": 431888}}
{"vcselab": {"peak_mem": 258292}}
