
****** PlanAhead v13.1
  **** Build 117799 by hdbuild on Thu Feb 17 11:38:00 PST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-Licensing 3] Your PlanAhead license expires in -404 day(s)
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\13.1x\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\13.1x\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\13.1x\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
start_gui -source D:/BENSI/LedManipul/pa.fromHdl.tcl
starting gui ...
# create_project -name LedManipul -dir "D:/BENSI/LedManipul/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [C:\Xilinx\13.1x\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:\Xilinx\13.1x\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:\Xilinx\13.1x\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:\Xilinx\13.1x\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:\Xilinx\13.1x\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:\Xilinx\13.1x\ISE_DS\ISE\data\projnav\templates\ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top ProgLed $srcset
# set_param project.paUcfFile  "ProgLed.ucf"
# set hdlfile [add_files [list {ProgLed.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# add_files "ProgLed.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
INFO: [PlanAhead-58] Using the Verific elaboration engine
Parsing VHDL file "C:\Xilinx\13.1x\ISE_DS\PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing package <attributes>.
Parsing VHDL file "C:\Xilinx\13.1x\ISE_DS\PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing package <attributes>.
Parsing VHDL file "D:\BENSI\LedManipul\ProgLed.vhd" into library work
Parsing entity <ProgLed>.
Parsing architecture <Behavioral> of entity <progled>.
WARNING: [HDL-1369] Possible infinite loop; process does not have a wait statement [D:\BENSI\LedManipul\ProgLed.vhd:44]

Elaborating entity <ProgLed> (architecture <Behavioral>) from library <work>.
Removing all analyzed parse trees
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/13.1x/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/13.1x/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
INFO: [HD-ArchReader 13] Loading package pin functions from C:/Xilinx/13.1x/ISE_DS/PlanAhead/parts/xilinx/spartan6/PinFunctions.xml...
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/13.1x/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/13.1x/ISE_DS/PlanAhead/./parts/xilinx/spartan6/IOStandards.xml
INFO: [HD-ArchReader 12] Loading device configuration modes from C:/Xilinx/13.1x/ISE_DS/PlanAhead/parts/xilinx/spartan6/ConfigModes.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/13.1x/ISE_DS/PlanAhead/./parts/xilinx/spartan6/drc.xml
INFO: [HD-LIB 0] Reading timing library C:/Xilinx/13.1x/ISE_DS/PlanAhead/./parts/xilinx/spartan6/spartan6.lib .
INFO: [HD-LIB 1] Done reading timing library C:/Xilinx/13.1x/ISE_DS/PlanAhead/./parts/xilinx/spartan6/spartan6.lib .
Parsing UCF File [D:\BENSI\LedManipul\ProgLed.ucf]
Finished Parsing UCF File [D:\BENSI\LedManipul\ProgLed.ucf]
Time (s): 6.855w
Time (s): 8.151w
exit
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
