<stg><name>relu.2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:0  %data_31_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_31_V_read)

]]></Node>
<StgValue><ssdm name="data_31_V_read_2"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:1  %data_30_V_read31 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_30_V_read)

]]></Node>
<StgValue><ssdm name="data_30_V_read31"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:2  %data_29_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_29_V_read)

]]></Node>
<StgValue><ssdm name="data_29_V_read_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:3  %data_28_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_28_V_read)

]]></Node>
<StgValue><ssdm name="data_28_V_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:4  %data_27_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_27_V_read)

]]></Node>
<StgValue><ssdm name="data_27_V_read_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:5  %data_26_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_26_V_read)

]]></Node>
<StgValue><ssdm name="data_26_V_read_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:6  %data_25_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_25_V_read)

]]></Node>
<StgValue><ssdm name="data_25_V_read_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:7  %data_24_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_24_V_read)

]]></Node>
<StgValue><ssdm name="data_24_V_read_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:8  %data_23_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_23_V_read)

]]></Node>
<StgValue><ssdm name="data_23_V_read_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:9  %data_22_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_22_V_read)

]]></Node>
<StgValue><ssdm name="data_22_V_read_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:10  %data_21_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_21_V_read)

]]></Node>
<StgValue><ssdm name="data_21_V_read_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:11  %data_20_V_read21 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_20_V_read)

]]></Node>
<StgValue><ssdm name="data_20_V_read21"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:12  %data_19_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_19_V_read)

]]></Node>
<StgValue><ssdm name="data_19_V_read_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:13  %data_18_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_18_V_read)

]]></Node>
<StgValue><ssdm name="data_18_V_read_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:14  %data_17_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_17_V_read)

]]></Node>
<StgValue><ssdm name="data_17_V_read_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:15  %data_16_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_16_V_read)

]]></Node>
<StgValue><ssdm name="data_16_V_read_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:16  %data_15_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:17  %data_14_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:18  %data_13_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_13_V_read)

]]></Node>
<StgValue><ssdm name="data_13_V_read_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:19  %data_12_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:20  %data_11_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:21  %data_10_V_read11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:22  %data_9_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:23  %data_8_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:24  %data_7_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:25  %data_6_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:26  %data_5_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:27  %data_4_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:28  %data_3_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:29  %data_2_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:30  %data_1_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:31  %data_0_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_31:32  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_31:33  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_31:34  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:35  %icmp_ln1494 = icmp sgt i16 %data_0_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:36  %trunc_ln746 = trunc i16 %data_0_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:37  %trunc_ln = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:38  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:39  %p_Result_8 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_0_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:40  %icmp_ln785 = icmp ne i5 %p_Result_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:41  %or_ln785 = or i1 %tmp_65, %icmp_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:42  %select_ln785 = select i1 %or_ln785, i12 -1, i12 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln785"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:43  %select_ln1494 = select i1 %icmp_ln1494, i12 %select_ln785, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:44  %zext_ln1494 = zext i12 %select_ln1494 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:45  %icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:46  %trunc_ln746_64 = trunc i16 %data_1_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_64"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:47  %trunc_ln746_s = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_64, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:48  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:49  %p_Result_8_1 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_1_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:50  %icmp_ln785_1 = icmp ne i5 %p_Result_8_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:51  %or_ln785_1 = or i1 %tmp_66, %icmp_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:52  %select_ln785_16 = select i1 %or_ln785_1, i12 -1, i12 %trunc_ln746_s

]]></Node>
<StgValue><ssdm name="select_ln785_16"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:53  %select_ln1494_64 = select i1 %icmp_ln1494_1, i12 %select_ln785_16, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_64"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:54  %zext_ln1494_31 = zext i12 %select_ln1494_64 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_31"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:55  %icmp_ln1494_2 = icmp sgt i16 %data_2_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:56  %trunc_ln746_65 = trunc i16 %data_2_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_65"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:57  %trunc_ln746_1 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_65, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:58  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:59  %p_Result_8_2 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_2_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:60  %icmp_ln785_2 = icmp ne i5 %p_Result_8_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:61  %or_ln785_2 = or i1 %tmp_67, %icmp_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:62  %select_ln785_17 = select i1 %or_ln785_2, i12 -1, i12 %trunc_ln746_1

]]></Node>
<StgValue><ssdm name="select_ln785_17"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:63  %select_ln1494_65 = select i1 %icmp_ln1494_2, i12 %select_ln785_17, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_65"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:64  %zext_ln1494_32 = zext i12 %select_ln1494_65 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_32"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:65  %icmp_ln1494_3 = icmp sgt i16 %data_3_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:66  %trunc_ln746_66 = trunc i16 %data_3_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_66"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:67  %trunc_ln746_2 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_66, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:68  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:69  %p_Result_8_3 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_3_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:70  %icmp_ln785_3 = icmp ne i5 %p_Result_8_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_3"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:71  %or_ln785_3 = or i1 %tmp_68, %icmp_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:72  %select_ln785_18 = select i1 %or_ln785_3, i12 -1, i12 %trunc_ln746_2

]]></Node>
<StgValue><ssdm name="select_ln785_18"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:73  %select_ln1494_66 = select i1 %icmp_ln1494_3, i12 %select_ln785_18, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_66"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:74  %zext_ln1494_33 = zext i12 %select_ln1494_66 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_33"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:75  %icmp_ln1494_4 = icmp sgt i16 %data_4_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:76  %trunc_ln746_67 = trunc i16 %data_4_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_67"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_4" val="0"/>
<literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:77  %trunc_ln746_3 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_67, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:78  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_4_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:79  %p_Result_8_4 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_4_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_4"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:80  %icmp_ln785_4 = icmp ne i5 %p_Result_8_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_4"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:81  %or_ln785_4 = or i1 %tmp_69, %icmp_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln785_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:82  %select_ln785_19 = select i1 %or_ln785_4, i12 -1, i12 %trunc_ln746_3

]]></Node>
<StgValue><ssdm name="select_ln785_19"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:83  %select_ln1494_67 = select i1 %icmp_ln1494_4, i12 %select_ln785_19, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_67"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:84  %zext_ln1494_34 = zext i12 %select_ln1494_67 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_34"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:85  %icmp_ln1494_5 = icmp sgt i16 %data_5_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:86  %trunc_ln746_68 = trunc i16 %data_5_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_68"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_5" val="0"/>
<literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:87  %trunc_ln746_4 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_68, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_4"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:88  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_5_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:89  %p_Result_8_5 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_5_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_5"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:90  %icmp_ln785_5 = icmp ne i5 %p_Result_8_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_5"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:91  %or_ln785_5 = or i1 %tmp_70, %icmp_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln785_5"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:92  %select_ln785_20 = select i1 %or_ln785_5, i12 -1, i12 %trunc_ln746_4

]]></Node>
<StgValue><ssdm name="select_ln785_20"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:93  %select_ln1494_68 = select i1 %icmp_ln1494_5, i12 %select_ln785_20, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_68"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:94  %zext_ln1494_35 = zext i12 %select_ln1494_68 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_35"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:95  %icmp_ln1494_6 = icmp sgt i16 %data_6_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:96  %trunc_ln746_69 = trunc i16 %data_6_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_69"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:97  %trunc_ln746_5 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_69, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_5"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:98  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:99  %p_Result_8_6 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_6_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_6"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:100  %icmp_ln785_6 = icmp ne i5 %p_Result_8_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_6"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:101  %or_ln785_6 = or i1 %tmp_71, %icmp_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_6"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:102  %select_ln785_21 = select i1 %or_ln785_6, i12 -1, i12 %trunc_ln746_5

]]></Node>
<StgValue><ssdm name="select_ln785_21"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:103  %select_ln1494_69 = select i1 %icmp_ln1494_6, i12 %select_ln785_21, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_69"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:104  %zext_ln1494_36 = zext i12 %select_ln1494_69 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_36"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:105  %icmp_ln1494_7 = icmp sgt i16 %data_7_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:106  %trunc_ln746_70 = trunc i16 %data_7_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_70"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:107  %trunc_ln746_6 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_70, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_6"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:108  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:109  %p_Result_8_7 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_7_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_7"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:110  %icmp_ln785_7 = icmp ne i5 %p_Result_8_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_7"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:111  %or_ln785_7 = or i1 %tmp_72, %icmp_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln785_7"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:112  %select_ln785_22 = select i1 %or_ln785_7, i12 -1, i12 %trunc_ln746_6

]]></Node>
<StgValue><ssdm name="select_ln785_22"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:113  %select_ln1494_70 = select i1 %icmp_ln1494_7, i12 %select_ln785_22, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_70"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:114  %zext_ln1494_37 = zext i12 %select_ln1494_70 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_37"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:115  %icmp_ln1494_8 = icmp sgt i16 %data_8_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:116  %trunc_ln746_71 = trunc i16 %data_8_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_71"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:117  %trunc_ln746_7 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_71, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_7"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:118  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:119  %p_Result_8_8 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_8_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_8"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:120  %icmp_ln785_8 = icmp ne i5 %p_Result_8_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_8"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:121  %or_ln785_8 = or i1 %tmp_73, %icmp_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln785_8"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:122  %select_ln785_23 = select i1 %or_ln785_8, i12 -1, i12 %trunc_ln746_7

]]></Node>
<StgValue><ssdm name="select_ln785_23"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:123  %select_ln1494_71 = select i1 %icmp_ln1494_8, i12 %select_ln785_23, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_71"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:124  %zext_ln1494_38 = zext i12 %select_ln1494_71 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_38"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:125  %icmp_ln1494_9 = icmp sgt i16 %data_9_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:126  %trunc_ln746_72 = trunc i16 %data_9_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_72"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:127  %trunc_ln746_8 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_72, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_8"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:128  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:129  %p_Result_8_9 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_9_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_9"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:130  %icmp_ln785_9 = icmp ne i5 %p_Result_8_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_9"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:131  %or_ln785_9 = or i1 %tmp_74, %icmp_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln785_9"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:132  %select_ln785_24 = select i1 %or_ln785_9, i12 -1, i12 %trunc_ln746_8

]]></Node>
<StgValue><ssdm name="select_ln785_24"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:133  %select_ln1494_72 = select i1 %icmp_ln1494_9, i12 %select_ln785_24, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_72"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:134  %zext_ln1494_39 = zext i12 %select_ln1494_72 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_39"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:135  %icmp_ln1494_10 = icmp sgt i16 %data_10_V_read11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:136  %trunc_ln746_73 = trunc i16 %data_10_V_read11 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_73"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:137  %trunc_ln746_9 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_73, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_9"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:138  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read11, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:139  %p_Result_8_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_10_V_read11, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_s"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:140  %icmp_ln785_10 = icmp ne i5 %p_Result_8_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_10"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:141  %or_ln785_10 = or i1 %tmp_75, %icmp_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln785_10"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:142  %select_ln785_25 = select i1 %or_ln785_10, i12 -1, i12 %trunc_ln746_9

]]></Node>
<StgValue><ssdm name="select_ln785_25"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:143  %select_ln1494_73 = select i1 %icmp_ln1494_10, i12 %select_ln785_25, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_73"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:144  %zext_ln1494_40 = zext i12 %select_ln1494_73 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_40"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:145  %icmp_ln1494_11 = icmp sgt i16 %data_11_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:146  %trunc_ln746_74 = trunc i16 %data_11_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_74"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:147  %trunc_ln746_10 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_74, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_10"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:148  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:149  %p_Result_8_10 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_11_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_10"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:150  %icmp_ln785_11 = icmp ne i5 %p_Result_8_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_11"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:151  %or_ln785_11 = or i1 %tmp_76, %icmp_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln785_11"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:152  %select_ln785_26 = select i1 %or_ln785_11, i12 -1, i12 %trunc_ln746_10

]]></Node>
<StgValue><ssdm name="select_ln785_26"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:153  %select_ln1494_74 = select i1 %icmp_ln1494_11, i12 %select_ln785_26, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_74"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:154  %zext_ln1494_41 = zext i12 %select_ln1494_74 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_41"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:155  %icmp_ln1494_12 = icmp sgt i16 %data_12_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:156  %trunc_ln746_75 = trunc i16 %data_12_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_75"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:157  %trunc_ln746_11 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_75, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_11"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:158  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:159  %p_Result_8_11 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_12_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_11"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:160  %icmp_ln785_12 = icmp ne i5 %p_Result_8_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_12"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:161  %or_ln785_12 = or i1 %tmp_77, %icmp_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln785_12"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:162  %select_ln785_27 = select i1 %or_ln785_12, i12 -1, i12 %trunc_ln746_11

]]></Node>
<StgValue><ssdm name="select_ln785_27"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:163  %select_ln1494_75 = select i1 %icmp_ln1494_12, i12 %select_ln785_27, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_75"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:164  %zext_ln1494_42 = zext i12 %select_ln1494_75 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_42"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:165  %icmp_ln1494_13 = icmp sgt i16 %data_13_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:166  %trunc_ln746_76 = trunc i16 %data_13_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_76"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_13" val="0"/>
<literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:167  %trunc_ln746_12 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_76, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_12"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:168  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_13_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:169  %p_Result_8_12 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_13_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_12"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:170  %icmp_ln785_13 = icmp ne i5 %p_Result_8_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_13"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:171  %or_ln785_13 = or i1 %tmp_78, %icmp_ln785_13

]]></Node>
<StgValue><ssdm name="or_ln785_13"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:172  %select_ln785_28 = select i1 %or_ln785_13, i12 -1, i12 %trunc_ln746_12

]]></Node>
<StgValue><ssdm name="select_ln785_28"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:173  %select_ln1494_76 = select i1 %icmp_ln1494_13, i12 %select_ln785_28, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_76"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:174  %zext_ln1494_43 = zext i12 %select_ln1494_76 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_43"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:175  %icmp_ln1494_14 = icmp sgt i16 %data_14_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:176  %trunc_ln746_77 = trunc i16 %data_14_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_77"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:177  %trunc_ln746_13 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_77, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_13"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:178  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:179  %p_Result_8_13 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_14_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_13"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:180  %icmp_ln785_14 = icmp ne i5 %p_Result_8_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_14"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:181  %or_ln785_14 = or i1 %tmp_79, %icmp_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln785_14"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:182  %select_ln785_29 = select i1 %or_ln785_14, i12 -1, i12 %trunc_ln746_13

]]></Node>
<StgValue><ssdm name="select_ln785_29"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:183  %select_ln1494_77 = select i1 %icmp_ln1494_14, i12 %select_ln785_29, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_77"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:184  %zext_ln1494_44 = zext i12 %select_ln1494_77 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_44"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:185  %icmp_ln1494_15 = icmp sgt i16 %data_15_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:186  %trunc_ln746_78 = trunc i16 %data_15_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_78"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:187  %trunc_ln746_14 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_78, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_14"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:188  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:189  %p_Result_8_14 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_15_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_14"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:190  %icmp_ln785_15 = icmp ne i5 %p_Result_8_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_15"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:191  %or_ln785_15 = or i1 %tmp_80, %icmp_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln785_15"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:192  %select_ln785_30 = select i1 %or_ln785_15, i12 -1, i12 %trunc_ln746_14

]]></Node>
<StgValue><ssdm name="select_ln785_30"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:193  %select_ln1494_78 = select i1 %icmp_ln1494_15, i12 %select_ln785_30, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_78"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:194  %zext_ln1494_45 = zext i12 %select_ln1494_78 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_45"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:195  %icmp_ln1494_16 = icmp sgt i16 %data_16_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:196  %trunc_ln746_79 = trunc i16 %data_16_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_79"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_16" val="0"/>
<literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:197  %trunc_ln746_15 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_79, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_15"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:198  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_16_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:199  %p_Result_8_15 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_16_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_15"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:200  %icmp_ln785_16 = icmp ne i5 %p_Result_8_15, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_16"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:201  %or_ln785_16 = or i1 %tmp_81, %icmp_ln785_16

]]></Node>
<StgValue><ssdm name="or_ln785_16"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:202  %select_ln785_31 = select i1 %or_ln785_16, i12 -1, i12 %trunc_ln746_15

]]></Node>
<StgValue><ssdm name="select_ln785_31"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:203  %select_ln1494_79 = select i1 %icmp_ln1494_16, i12 %select_ln785_31, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_79"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:204  %zext_ln1494_46 = zext i12 %select_ln1494_79 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_46"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:205  %icmp_ln1494_17 = icmp sgt i16 %data_17_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:206  %trunc_ln746_80 = trunc i16 %data_17_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_80"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_17" val="0"/>
<literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:207  %trunc_ln746_16 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_80, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_16"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:208  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_17_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:209  %p_Result_8_16 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_17_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_16"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:210  %icmp_ln785_17 = icmp ne i5 %p_Result_8_16, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_17"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:211  %or_ln785_17 = or i1 %tmp_82, %icmp_ln785_17

]]></Node>
<StgValue><ssdm name="or_ln785_17"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:212  %select_ln785_32 = select i1 %or_ln785_17, i12 -1, i12 %trunc_ln746_16

]]></Node>
<StgValue><ssdm name="select_ln785_32"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:213  %select_ln1494_80 = select i1 %icmp_ln1494_17, i12 %select_ln785_32, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_80"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:214  %zext_ln1494_47 = zext i12 %select_ln1494_80 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_47"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:215  %icmp_ln1494_18 = icmp sgt i16 %data_18_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:216  %trunc_ln746_81 = trunc i16 %data_18_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_81"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_18" val="0"/>
<literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:217  %trunc_ln746_17 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_81, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_17"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:218  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_18_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:219  %p_Result_8_17 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_18_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_17"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:220  %icmp_ln785_18 = icmp ne i5 %p_Result_8_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_18"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:221  %or_ln785_18 = or i1 %tmp_83, %icmp_ln785_18

]]></Node>
<StgValue><ssdm name="or_ln785_18"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:222  %select_ln785_33 = select i1 %or_ln785_18, i12 -1, i12 %trunc_ln746_17

]]></Node>
<StgValue><ssdm name="select_ln785_33"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:223  %select_ln1494_81 = select i1 %icmp_ln1494_18, i12 %select_ln785_33, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_81"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:224  %zext_ln1494_48 = zext i12 %select_ln1494_81 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_48"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:225  %icmp_ln1494_19 = icmp sgt i16 %data_19_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_19"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:226  %trunc_ln746_82 = trunc i16 %data_19_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_82"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_19" val="0"/>
<literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:227  %trunc_ln746_18 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_82, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_18"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:228  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_19_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:229  %p_Result_8_18 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_19_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_18"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:230  %icmp_ln785_19 = icmp ne i5 %p_Result_8_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_19"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:231  %or_ln785_19 = or i1 %tmp_84, %icmp_ln785_19

]]></Node>
<StgValue><ssdm name="or_ln785_19"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:232  %select_ln785_34 = select i1 %or_ln785_19, i12 -1, i12 %trunc_ln746_18

]]></Node>
<StgValue><ssdm name="select_ln785_34"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:233  %select_ln1494_82 = select i1 %icmp_ln1494_19, i12 %select_ln785_34, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_82"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:234  %zext_ln1494_49 = zext i12 %select_ln1494_82 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_49"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:235  %icmp_ln1494_20 = icmp sgt i16 %data_20_V_read21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_20"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_20" val="0"/>
<literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:236  %trunc_ln746_83 = trunc i16 %data_20_V_read21 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_83"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_20" val="0"/>
<literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:237  %trunc_ln746_19 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_83, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_19"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:238  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_20_V_read21, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:239  %p_Result_8_19 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_20_V_read21, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_19"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:240  %icmp_ln785_20 = icmp ne i5 %p_Result_8_19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_20"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:241  %or_ln785_20 = or i1 %tmp_85, %icmp_ln785_20

]]></Node>
<StgValue><ssdm name="or_ln785_20"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:242  %select_ln785_35 = select i1 %or_ln785_20, i12 -1, i12 %trunc_ln746_19

]]></Node>
<StgValue><ssdm name="select_ln785_35"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:243  %select_ln1494_83 = select i1 %icmp_ln1494_20, i12 %select_ln785_35, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_83"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:244  %zext_ln1494_50 = zext i12 %select_ln1494_83 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_50"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:245  %icmp_ln1494_21 = icmp sgt i16 %data_21_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_21"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_21" val="0"/>
<literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:246  %trunc_ln746_84 = trunc i16 %data_21_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_84"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_21" val="0"/>
<literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:247  %trunc_ln746_20 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_84, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_20"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:248  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_21_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:249  %p_Result_8_20 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_21_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_20"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:250  %icmp_ln785_21 = icmp ne i5 %p_Result_8_20, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_21"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:251  %or_ln785_21 = or i1 %tmp_86, %icmp_ln785_21

]]></Node>
<StgValue><ssdm name="or_ln785_21"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:252  %select_ln785_36 = select i1 %or_ln785_21, i12 -1, i12 %trunc_ln746_20

]]></Node>
<StgValue><ssdm name="select_ln785_36"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:253  %select_ln1494_84 = select i1 %icmp_ln1494_21, i12 %select_ln785_36, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_84"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:254  %zext_ln1494_51 = zext i12 %select_ln1494_84 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_51"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:255  %icmp_ln1494_22 = icmp sgt i16 %data_22_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_22"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_22" val="0"/>
<literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:256  %trunc_ln746_85 = trunc i16 %data_22_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_85"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_22" val="0"/>
<literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:257  %trunc_ln746_21 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_85, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_21"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:258  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_22_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:259  %p_Result_8_21 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_22_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_21"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:260  %icmp_ln785_22 = icmp ne i5 %p_Result_8_21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_22"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:261  %or_ln785_22 = or i1 %tmp_87, %icmp_ln785_22

]]></Node>
<StgValue><ssdm name="or_ln785_22"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:262  %select_ln785_37 = select i1 %or_ln785_22, i12 -1, i12 %trunc_ln746_21

]]></Node>
<StgValue><ssdm name="select_ln785_37"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:263  %select_ln1494_85 = select i1 %icmp_ln1494_22, i12 %select_ln785_37, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_85"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:264  %zext_ln1494_52 = zext i12 %select_ln1494_85 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_52"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:265  %icmp_ln1494_23 = icmp sgt i16 %data_23_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_23"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_23" val="0"/>
<literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:266  %trunc_ln746_86 = trunc i16 %data_23_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_86"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_23" val="0"/>
<literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:267  %trunc_ln746_22 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_86, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_22"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:268  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_23_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:269  %p_Result_8_22 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_23_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_22"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:270  %icmp_ln785_23 = icmp ne i5 %p_Result_8_22, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_23"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:271  %or_ln785_23 = or i1 %tmp_88, %icmp_ln785_23

]]></Node>
<StgValue><ssdm name="or_ln785_23"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:272  %select_ln785_38 = select i1 %or_ln785_23, i12 -1, i12 %trunc_ln746_22

]]></Node>
<StgValue><ssdm name="select_ln785_38"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:273  %select_ln1494_86 = select i1 %icmp_ln1494_23, i12 %select_ln785_38, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_86"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:274  %zext_ln1494_53 = zext i12 %select_ln1494_86 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_53"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:275  %icmp_ln1494_24 = icmp sgt i16 %data_24_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_24"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_24" val="0"/>
<literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:276  %trunc_ln746_87 = trunc i16 %data_24_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_87"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_24" val="0"/>
<literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:277  %trunc_ln746_23 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_87, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_23"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:278  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_24_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:279  %p_Result_8_23 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_24_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_23"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:280  %icmp_ln785_24 = icmp ne i5 %p_Result_8_23, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_24"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:281  %or_ln785_24 = or i1 %tmp_89, %icmp_ln785_24

]]></Node>
<StgValue><ssdm name="or_ln785_24"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:282  %select_ln785_39 = select i1 %or_ln785_24, i12 -1, i12 %trunc_ln746_23

]]></Node>
<StgValue><ssdm name="select_ln785_39"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:283  %select_ln1494_87 = select i1 %icmp_ln1494_24, i12 %select_ln785_39, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_87"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:284  %zext_ln1494_54 = zext i12 %select_ln1494_87 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_54"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:285  %icmp_ln1494_25 = icmp sgt i16 %data_25_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_25"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_25" val="0"/>
<literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:286  %trunc_ln746_88 = trunc i16 %data_25_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_88"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_25" val="0"/>
<literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:287  %trunc_ln746_24 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_88, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_24"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:288  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_25_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:289  %p_Result_8_24 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_25_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_24"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:290  %icmp_ln785_25 = icmp ne i5 %p_Result_8_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_25"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:291  %or_ln785_25 = or i1 %tmp_90, %icmp_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln785_25"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:292  %select_ln785_40 = select i1 %or_ln785_25, i12 -1, i12 %trunc_ln746_24

]]></Node>
<StgValue><ssdm name="select_ln785_40"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:293  %select_ln1494_88 = select i1 %icmp_ln1494_25, i12 %select_ln785_40, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_88"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:294  %zext_ln1494_55 = zext i12 %select_ln1494_88 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_55"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:295  %icmp_ln1494_26 = icmp sgt i16 %data_26_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_26"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_26" val="0"/>
<literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:296  %trunc_ln746_89 = trunc i16 %data_26_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_89"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_26" val="0"/>
<literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:297  %trunc_ln746_25 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_89, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_25"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:298  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_26_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:299  %p_Result_8_25 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_26_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_25"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:300  %icmp_ln785_26 = icmp ne i5 %p_Result_8_25, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_26"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:301  %or_ln785_26 = or i1 %tmp_91, %icmp_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln785_26"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:302  %select_ln785_41 = select i1 %or_ln785_26, i12 -1, i12 %trunc_ln746_25

]]></Node>
<StgValue><ssdm name="select_ln785_41"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:303  %select_ln1494_89 = select i1 %icmp_ln1494_26, i12 %select_ln785_41, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_89"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:304  %zext_ln1494_56 = zext i12 %select_ln1494_89 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_56"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:305  %icmp_ln1494_27 = icmp sgt i16 %data_27_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_27"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_27" val="0"/>
<literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:306  %trunc_ln746_90 = trunc i16 %data_27_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_90"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_27" val="0"/>
<literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:307  %trunc_ln746_26 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_90, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_26"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:308  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_27_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:309  %p_Result_8_26 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_27_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_26"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:310  %icmp_ln785_27 = icmp ne i5 %p_Result_8_26, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_27"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:311  %or_ln785_27 = or i1 %tmp_92, %icmp_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln785_27"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:312  %select_ln785_42 = select i1 %or_ln785_27, i12 -1, i12 %trunc_ln746_26

]]></Node>
<StgValue><ssdm name="select_ln785_42"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:313  %select_ln1494_90 = select i1 %icmp_ln1494_27, i12 %select_ln785_42, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_90"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:314  %zext_ln1494_57 = zext i12 %select_ln1494_90 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_57"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:315  %icmp_ln1494_28 = icmp sgt i16 %data_28_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_28"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_28" val="0"/>
<literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:316  %trunc_ln746_91 = trunc i16 %data_28_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_91"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_28" val="0"/>
<literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:317  %trunc_ln746_27 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_91, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_27"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:318  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_28_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:319  %p_Result_8_27 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_28_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_27"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:320  %icmp_ln785_28 = icmp ne i5 %p_Result_8_27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_28"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:321  %or_ln785_28 = or i1 %tmp_93, %icmp_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln785_28"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:322  %select_ln785_43 = select i1 %or_ln785_28, i12 -1, i12 %trunc_ln746_27

]]></Node>
<StgValue><ssdm name="select_ln785_43"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:323  %select_ln1494_91 = select i1 %icmp_ln1494_28, i12 %select_ln785_43, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_91"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:324  %zext_ln1494_58 = zext i12 %select_ln1494_91 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_58"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:325  %icmp_ln1494_29 = icmp sgt i16 %data_29_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_29"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_29" val="0"/>
<literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:326  %trunc_ln746_92 = trunc i16 %data_29_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_92"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_29" val="0"/>
<literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:327  %trunc_ln746_28 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_92, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_28"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:328  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_29_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:329  %p_Result_8_28 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_29_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_28"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:330  %icmp_ln785_29 = icmp ne i5 %p_Result_8_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_29"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:331  %or_ln785_29 = or i1 %tmp_94, %icmp_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln785_29"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:332  %select_ln785_44 = select i1 %or_ln785_29, i12 -1, i12 %trunc_ln746_28

]]></Node>
<StgValue><ssdm name="select_ln785_44"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:333  %select_ln1494_92 = select i1 %icmp_ln1494_29, i12 %select_ln785_44, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_92"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:334  %zext_ln1494_59 = zext i12 %select_ln1494_92 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_59"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:335  %icmp_ln1494_30 = icmp sgt i16 %data_30_V_read31, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_30"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_30" val="0"/>
<literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:336  %trunc_ln746_93 = trunc i16 %data_30_V_read31 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_93"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_30" val="0"/>
<literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:337  %trunc_ln746_29 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_93, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_29"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:338  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_30_V_read31, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:339  %p_Result_8_29 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_30_V_read31, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_29"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:340  %icmp_ln785_30 = icmp ne i5 %p_Result_8_29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_30"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:341  %or_ln785_30 = or i1 %tmp_95, %icmp_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln785_30"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:342  %select_ln785_45 = select i1 %or_ln785_30, i12 -1, i12 %trunc_ln746_29

]]></Node>
<StgValue><ssdm name="select_ln785_45"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:343  %select_ln1494_93 = select i1 %icmp_ln1494_30, i12 %select_ln785_45, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_93"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:344  %zext_ln1494_60 = zext i12 %select_ln1494_93 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_60"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_31:345  %icmp_ln1494_31 = icmp sgt i16 %data_31_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_31"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_31" val="0"/>
<literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="16">
<![CDATA[
hls_label_31:346  %trunc_ln746_94 = trunc i16 %data_31_V_read_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln746_94"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln785_31" val="0"/>
<literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
hls_label_31:347  %trunc_ln746_30 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %trunc_ln746_94, i2 0)

]]></Node>
<StgValue><ssdm name="trunc_ln746_30"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_31:348  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_31_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:349  %p_Result_8_30 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_31_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_8_30"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_31:350  %icmp_ln785_31 = icmp ne i5 %p_Result_8_30, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_31"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_31:351  %or_ln785_31 = or i1 %tmp_96, %icmp_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln785_31"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:352  %select_ln785_46 = select i1 %or_ln785_31, i12 -1, i12 %trunc_ln746_30

]]></Node>
<StgValue><ssdm name="select_ln785_46"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_31:353  %select_ln1494_94 = select i1 %icmp_ln1494_31, i12 %select_ln785_46, i12 0

]]></Node>
<StgValue><ssdm name="select_ln1494_94"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="13" op_0_bw="12">
<![CDATA[
hls_label_31:354  %zext_ln1494_61 = zext i12 %select_ln1494_94 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1494_61"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:355  %mrv = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } undef, i13 %zext_ln1494, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:356  %mrv_1 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv, i13 %zext_ln1494_31, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:357  %mrv_2 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_1, i13 %zext_ln1494_32, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:358  %mrv_3 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_2, i13 %zext_ln1494_33, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:359  %mrv_4 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_3, i13 %zext_ln1494_34, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:360  %mrv_5 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_4, i13 %zext_ln1494_35, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:361  %mrv_6 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_5, i13 %zext_ln1494_36, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:362  %mrv_7 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_6, i13 %zext_ln1494_37, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:363  %mrv_8 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_7, i13 %zext_ln1494_38, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:364  %mrv_9 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_8, i13 %zext_ln1494_39, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:365  %mrv_10 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_9, i13 %zext_ln1494_40, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:366  %mrv_11 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_10, i13 %zext_ln1494_41, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:367  %mrv_12 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_11, i13 %zext_ln1494_42, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:368  %mrv_13 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_12, i13 %zext_ln1494_43, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:369  %mrv_14 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_13, i13 %zext_ln1494_44, 14

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:370  %mrv_s = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_14, i13 %zext_ln1494_45, 15

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:371  %mrv_15 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_s, i13 %zext_ln1494_46, 16

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:372  %mrv_16 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_15, i13 %zext_ln1494_47, 17

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:373  %mrv_17 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_16, i13 %zext_ln1494_48, 18

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:374  %mrv_18 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_17, i13 %zext_ln1494_49, 19

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:375  %mrv_19 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_18, i13 %zext_ln1494_50, 20

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:376  %mrv_20 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_19, i13 %zext_ln1494_51, 21

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:377  %mrv_21 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_20, i13 %zext_ln1494_52, 22

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:378  %mrv_22 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_21, i13 %zext_ln1494_53, 23

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:379  %mrv_23 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_22, i13 %zext_ln1494_54, 24

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:380  %mrv_24 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_23, i13 %zext_ln1494_55, 25

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:381  %mrv_25 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_24, i13 %zext_ln1494_56, 26

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:382  %mrv_26 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_25, i13 %zext_ln1494_57, 27

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:383  %mrv_27 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_26, i13 %zext_ln1494_58, 28

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:384  %mrv_28 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_27, i13 %zext_ln1494_59, 29

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:385  %mrv_29 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_28, i13 %zext_ln1494_60, 30

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="416" op_0_bw="416" op_1_bw="13">
<![CDATA[
hls_label_31:386  %mrv_30 = insertvalue { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_29, i13 %zext_ln1494_61, 31

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="416">
<![CDATA[
hls_label_31:387  ret { i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13, i13 } %mrv_30

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
