#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 17 22:43:42 2020
# Process ID: 19040
# Current directory: E:/Projects/stm32 readout/uart trigger
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8172 E:\Projects\stm32 readout\uart trigger\uart trigger.xpr
# Log file: E:/Projects/stm32 readout/uart trigger/vivado.log
# Journal file: E:/Projects/stm32 readout/uart trigger\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Projects/stm32 readout/uart trigger/uart trigger.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_clkgen_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj uart_clkgen_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_clkgen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen_tb
ERROR: [VRFC 10-2989] 'i' is not declared [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_clkgen_tb.v:56]
ERROR: [VRFC 10-2865] module 'uart_clkgen_tb' ignored due to previous errors [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_1/new/uart_clkgen_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 17 22:49:20 2020...
