/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 288 160)
	(text "vgaController" (rect 5 0 58 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 10 12)(font "Arial" ))
		(text "rst" (rect 21 43 31 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "mem_in[3..0][31..0]" (rect 0 0 76 12)(font "Arial" ))
		(text "mem_in[3..0][31..0]" (rect 21 59 97 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "cpu_rdy[4..0]" (rect 0 0 55 12)(font "Arial" ))
		(text "cpu_rdy[4..0]" (rect 21 75 76 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 272 32)
		(output)
		(text "mem_rd_en[3..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "mem_rd_en[3..0]" (rect 181 27 251 39)(font "Arial" ))
		(line (pt 272 32)(pt 256 32)(line_width 3))
	)
	(port
		(pt 272 48)
		(output)
		(text "mem_out[0..0][2..0]" (rect 0 0 79 12)(font "Arial" ))
		(text "mem_out[0..0][2..0]" (rect 172 43 251 55)(font "Arial" ))
		(line (pt 272 48)(pt 256 48)(line_width 3))
	)
	(port
		(pt 272 64)
		(output)
		(text "mem_wr_x_addr[7..0]" (rect 0 0 90 12)(font "Arial" ))
		(text "mem_wr_x_addr[7..0]" (rect 161 59 251 71)(font "Arial" ))
		(line (pt 272 64)(pt 256 64)(line_width 3))
	)
	(port
		(pt 272 80)
		(output)
		(text "mem_wr_y_addr[6..0]" (rect 0 0 92 12)(font "Arial" ))
		(text "mem_wr_y_addr[6..0]" (rect 159 75 251 87)(font "Arial" ))
		(line (pt 272 80)(pt 256 80)(line_width 3))
	)
	(port
		(pt 272 96)
		(output)
		(text "mem_wr_en" (rect 0 0 51 12)(font "Arial" ))
		(text "mem_wr_en" (rect 200 91 251 103)(font "Arial" ))
		(line (pt 272 96)(pt 256 96)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 256 128)(line_width 1))
	)
)
