============================================================
   Tang Dynasty, V4.4.433
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.4.433/bin/td.exe
   Built at =   17:57:18 Feb 26 2019
   Run by =     Administrator
   Run Date =   Tue May 14 13:38:14 2019

   Run on =     JSB-C
============================================================
RUN-1002 : start command "open_project LCD_8080ToRGB.al"
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "import_device ef2_1.db -package EF2L15LG100B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :        done        |        P76        |    gpio    
ARC-1001 :        initn       |        P77        |    gpio    
ARC-1001 :      programn      |        P81        |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P94/P90/P91/P95  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db LCD_8080ToRGB_pr.db"
RUN-1001 : Importing design generated by Tang Dynasty, V4.4.433.
RUN-1001 : Database version number 46108.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
GUI-5004 WARNING: i8080_RST has not been assigned location ...
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' remains unconnected for this instance in source/TOP.v(90)
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' remains unconnected for this instance in source/TOP.v(74)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(74) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(74) / pin "J80_Data[7]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(74) / pin "J80_Data[6]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(74) / pin "J80_Data[5]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(74) / pin "J80_Data[4]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(74) / pin "J80_Data[3]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(74) / pin "J80_Data[2]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(74) / pin "J80_Data[1]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(74) / pin "J80_Data[0]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(74) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(74) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "i8080_RD" in source/TOP.v(12)
SYN-5014 WARNING: the net's pin: pin "i8080_RD" in source/TOP.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 27 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 575/41 useful/useless nets, 437/37 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 40 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 245 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 530/14 useful/useless nets, 392/45 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 520/2 useful/useless nets, 382/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 520/0 useful/useless nets, 382/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Gate Statistics
#Basic gates          199
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               0
  #MX21                40
  #FADD                 0
  #DFF                115
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            150

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |84     |115    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54; "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16;   IOSTANDARD = LVCOMS33 "
USR-1002 : set_pin_assignment pin_name assignment -help -h
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; "
USR-6010 WARNING: ADC constraints: pin i8080_RST has no constraint.
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 46 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 559/19 useful/useless nets, 434/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 558/0 useful/useless nets, 433/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 679/0 useful/useless nets, 554/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 678/0 useful/useless nets, 553/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1084/0 useful/useless nets, 959/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 167 (3.00), #lev = 5 (3.34)
SYN-3001 : Mapper mapped 363 instances into 173 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 889/0 useful/useless nets, 764/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 115 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 173 LUT to BLE ...
SYN-4008 : Packed 173 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 173/412 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  545   out of   1520   35.86%
#reg                  115   out of   1520    7.57%
#le                   545
  #lut only           430   out of    545   78.90%
  #reg only             0   out of    545    0.00%
  #lut&reg            115   out of    545   21.10%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |545   |545   |115   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.706310s wall, 0.639604s user + 0.218401s system = 0.858005s CPU (50.3%)

RUN-1004 : used memory is 128 MB, reserved memory is 99 MB, peak memory is 151 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 327 instances
RUN-1001 : 153 mslices, 121 lslices, 46 pads, 2 brams, 0 dsps
RUN-1001 : There are total 538 nets
RUN-1001 : 388 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 325 instances, 274 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 1815, tnet num: 536, tinst num: 325, tnode num: 2066, tedge num: 2985.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 130 clock pins, and constraint 251 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.057439s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (108.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 60705.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 36045.1, overlap = 2.25
PHY-3002 : Step(2): len = 23653, overlap = 4.5
PHY-3002 : Step(3): len = 17038.8, overlap = 7
PHY-3002 : Step(4): len = 12787.7, overlap = 8.75
PHY-3002 : Step(5): len = 10541.8, overlap = 9.5
PHY-3002 : Step(6): len = 9204.3, overlap = 11.75
PHY-3002 : Step(7): len = 8322.2, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.35681e-05
PHY-3002 : Step(8): len = 8620.5, overlap = 11.75
PHY-3002 : Step(9): len = 8974.4, overlap = 9.5
PHY-3002 : Step(10): len = 9331.7, overlap = 8.25
PHY-3002 : Step(11): len = 8480, overlap = 8.5
PHY-3002 : Step(12): len = 8059.8, overlap = 8.75
PHY-3002 : Step(13): len = 7900, overlap = 9
PHY-3002 : Step(14): len = 8084.4, overlap = 9.25
PHY-3002 : Step(15): len = 8113.2, overlap = 9.25
PHY-3002 : Step(16): len = 8128.9, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.71363e-05
PHY-3002 : Step(17): len = 8285.6, overlap = 7.75
PHY-3002 : Step(18): len = 8285.6, overlap = 7.75
PHY-3002 : Step(19): len = 8139.7, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001857s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.09967e-06
PHY-3002 : Step(20): len = 8879.2, overlap = 9.5
PHY-3002 : Step(21): len = 8879.2, overlap = 9.5
PHY-3002 : Step(22): len = 8803.3, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.19933e-06
PHY-3002 : Step(23): len = 8776.7, overlap = 9.75
PHY-3002 : Step(24): len = 8765.1, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.39866e-06
PHY-3002 : Step(25): len = 8760.4, overlap = 9.75
PHY-3002 : Step(26): len = 8760.3, overlap = 9.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.59915e-06
PHY-3002 : Step(27): len = 8782.5, overlap = 26.75
PHY-3002 : Step(28): len = 8782.5, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.51983e-05
PHY-3002 : Step(29): len = 8830.1, overlap = 27
PHY-3002 : Step(30): len = 8867.5, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.98344e-05
PHY-3002 : Step(31): len = 9173.6, overlap = 25.75
PHY-3002 : Step(32): len = 9233.6, overlap = 25.75
PHY-3002 : Step(33): len = 9551.5, overlap = 25.5
PHY-3002 : Step(34): len = 9653.1, overlap = 25
PHY-3002 : Step(35): len = 9866.4, overlap = 25
PHY-3002 : Step(36): len = 9713.6, overlap = 24.5
PHY-3002 : Step(37): len = 9708.9, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.96688e-05
PHY-3002 : Step(38): len = 10049, overlap = 24.5
PHY-3002 : Step(39): len = 10331.3, overlap = 24.25
PHY-3002 : Step(40): len = 10646.2, overlap = 23.5
PHY-3002 : Step(41): len = 10799, overlap = 23.25
PHY-3002 : Step(42): len = 10889.6, overlap = 23.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000119338
PHY-3002 : Step(43): len = 11244, overlap = 22.5
PHY-3002 : Step(44): len = 12031.3, overlap = 20.25
PHY-3002 : Step(45): len = 12113, overlap = 20.25
PHY-3002 : Step(46): len = 11964.4, overlap = 21.5
PHY-3002 : Step(47): len = 11791.9, overlap = 21
PHY-3002 : Step(48): len = 11757, overlap = 21
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000195942
PHY-3002 : Step(49): len = 12326.6, overlap = 20.75
PHY-3002 : Step(50): len = 12730.8, overlap = 21.25
PHY-3002 : Step(51): len = 12909.4, overlap = 21
PHY-3002 : Step(52): len = 12900.7, overlap = 21
PHY-3002 : Step(53): len = 12825.4, overlap = 22.5
PHY-3002 : Step(54): len = 12806.2, overlap = 23
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000343524
PHY-3002 : Step(55): len = 13197.5, overlap = 21
PHY-3002 : Step(56): len = 13287.6, overlap = 21
PHY-3002 : Step(57): len = 13672.1, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013327s wall, 0.000000s user + 0.046800s system = 0.046800s CPU (351.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00074569
PHY-3002 : Step(58): len = 15789.9, overlap = 7.25
PHY-3002 : Step(59): len = 15737.6, overlap = 8
PHY-3002 : Step(60): len = 15749.4, overlap = 8.5
PHY-3002 : Step(61): len = 15757.3, overlap = 8.5
PHY-3002 : Step(62): len = 15624.1, overlap = 10
PHY-3002 : Step(63): len = 15613.9, overlap = 10
PHY-3002 : Step(64): len = 15644.2, overlap = 8.5
PHY-3002 : Step(65): len = 15623.3, overlap = 8.5
PHY-3002 : Step(66): len = 15575.8, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00149138
PHY-3002 : Step(67): len = 15763.2, overlap = 9.25
PHY-3002 : Step(68): len = 15831.1, overlap = 9.25
PHY-3002 : Step(69): len = 15854.5, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00298276
PHY-3002 : Step(70): len = 15931, overlap = 8.75
PHY-3002 : Step(71): len = 16024.8, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002634s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16232.8, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 750 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 16338.8, Over = 0
RUN-1003 : finish command "place" in  1.147257s wall, 1.107607s user + 0.624004s system = 1.731611s CPU (150.9%)

RUN-1004 : used memory is 142 MB, reserved memory is 113 MB, peak memory is 151 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 199 to 177
PHY-1001 : Pin misalignment score is improved from 177 to 177
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 181 to 181
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.168972s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (83.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 327 instances
RUN-1001 : 153 mslices, 121 lslices, 46 pads, 2 brams, 0 dsps
RUN-1001 : There are total 538 nets
RUN-1001 : 388 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19560, over cnt = 48(0%), over = 69, worst = 4
PHY-1002 : len = 19728, over cnt = 16(0%), over = 24, worst = 3
PHY-1002 : len = 19784, over cnt = 15(0%), over = 19, worst = 2
PHY-1002 : len = 20088, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 1815, tnet num: 536, tinst num: 325, tnode num: 2066, tedge num: 2985.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 130 clock pins, and constraint 251 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.173923s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (98.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.028420s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (109.8%)

PHY-1002 : len = 3792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.576885s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (102.8%)

PHY-1002 : len = 17208, over cnt = 49(0%), over = 51, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.300470s wall, 0.312002s user + 0.015600s system = 0.327602s CPU (109.0%)

PHY-1002 : len = 16664, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.111174s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (98.2%)

PHY-1002 : len = 16624, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.107751s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (101.3%)

PHY-1002 : len = 16616, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.057934s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (134.6%)

PHY-1002 : len = 16616, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.034927s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (134.0%)

PHY-1002 : len = 16616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.307988s wall, 0.452403s user + 0.015600s system = 0.468003s CPU (152.0%)

PHY-1002 : len = 36064, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36064
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.572720s wall, 3.697224s user + 0.109201s system = 3.806424s CPU (106.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.988893s wall, 4.024826s user + 0.124801s system = 4.149627s CPU (104.0%)

RUN-1004 : used memory is 185 MB, reserved memory is 157 MB, peak memory is 268 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    46
  #input               14
  #output              32
  #inout                0

Utilization Statistics
#lut                  545   out of   1520   35.86%
#reg                  115   out of   1520    7.57%
#le                   545
  #lut only           430   out of    545   78.90%
  #reg only             0   out of    545    0.00%
  #lut&reg            115   out of    545   21.10%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   46   out of     75   61.33%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 327
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 538, pip num: 3653
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 393 valid insts, and 13333 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.438426s wall, 3.416422s user + 0.046800s system = 3.463222s CPU (240.8%)

RUN-1004 : used memory is 190 MB, reserved memory is 161 MB, peak memory is 268 MB
GUI-5004 WARNING: i8080_RST has not been assigned location ...
GUI-8402 ERROR: Find error at 'IOSTANDARD = LVCOMS33'.
GUI-5004 WARNING: i8080_RST has not been assigned location ...
GUI-8402 ERROR: Find error at 'IOSTANDARD = LVCOMS33'.
GUI-5004 WARNING: i8080_RST has not been assigned location ...
GUI-5004 WARNING: i8080_RST has not been assigned location ...
GUI-5004 WARNING: i8080_RST has not been assigned location ...
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_CLK' remains unconnected for this instance in source/TOP.v(89)
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-5007 WARNING: input port 'J80_CLK' remains unconnected for this instance in source/TOP.v(73)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(73) / pin "J80_CLK"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(73) / pin "J80_Data[7]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(73) / pin "J80_Data[6]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(73) / pin "J80_Data[5]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(73) / pin "J80_Data[4]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(73) / pin "J80_Data[3]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(73) / pin "J80_Data[2]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(73) / pin "J80_Data[1]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(73) / pin "J80_Data[0]"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(73) / pin "J80_RS"
SYN-5011 WARNING: Undriven pin: model "TOP" / inst "U4" in source/TOP.v(73) / pin "J80_We"
SYN-5013 WARNING: Undriven net: model "TOP" / net "i8080_RD" in source/TOP.v(11)
SYN-5014 WARNING: the net's pin: pin "i8080_RD" in source/TOP.v(11)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 27 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 574/41 useful/useless nets, 437/37 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 40 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 245 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 529/14 useful/useless nets, 392/45 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 519/2 useful/useless nets, 382/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1032 : 519/0 useful/useless nets, 382/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               13
  #output              32
  #inout                0

Gate Statistics
#Basic gates          199
  #and                 30
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               0
  #MX21                40
  #FADD                 0
  #DFF                115
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               6
#MACRO_MUX            150

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |84     |115    |30     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 558/18 useful/useless nets, 433/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 557/0 useful/useless nets, 432/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 678/0 useful/useless nets, 553/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 101 better
SYN-2501 : Optimize round 2
SYN-1032 : 677/0 useful/useless nets, 552/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1083/0 useful/useless nets, 958/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 167 (3.00), #lev = 5 (3.34)
SYN-3001 : Mapper mapped 363 instances into 173 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 888/0 useful/useless nets, 763/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 115 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 173 LUT to BLE ...
SYN-4008 : Packed 173 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 58 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 173/411 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               13
  #output              32
  #inout                0

Utilization Statistics
#lut                  545   out of   1520   35.86%
#reg                  115   out of   1520    7.57%
#le                   545
  #lut only           430   out of    545   78.90%
  #reg only             0   out of    545    0.00%
  #lut&reg            115   out of    545   21.10%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |545   |545   |115   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 326 instances
RUN-1001 : 153 mslices, 121 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 537 nets
RUN-1001 : 387 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 324 instances, 274 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1813, tnet num: 535, tinst num: 324, tnode num: 2064, tedge num: 2984.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 130 clock pins, and constraint 251 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.051182s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (182.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 60373.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(72): len = 34509.3, overlap = 4.5
PHY-3002 : Step(73): len = 22402.1, overlap = 4.5
PHY-3002 : Step(74): len = 16303.1, overlap = 5.75
PHY-3002 : Step(75): len = 12545.9, overlap = 8
PHY-3002 : Step(76): len = 10199.1, overlap = 8.75
PHY-3002 : Step(77): len = 9044.1, overlap = 10.75
PHY-3002 : Step(78): len = 8143.5, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.17274e-05
PHY-3002 : Step(79): len = 8352.5, overlap = 12.5
PHY-3002 : Step(80): len = 8562.9, overlap = 10
PHY-3002 : Step(81): len = 8636.4, overlap = 8.75
PHY-3002 : Step(82): len = 8517.5, overlap = 9.5
PHY-3002 : Step(83): len = 8219.8, overlap = 9.5
PHY-3002 : Step(84): len = 8167.6, overlap = 10
PHY-3002 : Step(85): len = 8089.9, overlap = 10
PHY-3002 : Step(86): len = 8000, overlap = 9.5
PHY-3002 : Step(87): len = 7983.3, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.34549e-05
PHY-3002 : Step(88): len = 8106.7, overlap = 9.25
PHY-3002 : Step(89): len = 8185.7, overlap = 7
PHY-3002 : Step(90): len = 8185.7, overlap = 7
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00012691
PHY-3002 : Step(91): len = 8449.5, overlap = 6.75
PHY-3002 : Step(92): len = 8449.5, overlap = 6.75
PHY-3002 : Step(93): len = 8307.5, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001601s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.78439e-06
PHY-3002 : Step(94): len = 8897.3, overlap = 8.5
PHY-3002 : Step(95): len = 8887.9, overlap = 8.5
PHY-3002 : Step(96): len = 8825.9, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.56878e-06
PHY-3002 : Step(97): len = 8777.1, overlap = 9.5
PHY-3002 : Step(98): len = 8772.2, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11376e-05
PHY-3002 : Step(99): len = 8771.8, overlap = 9.5
PHY-3002 : Step(100): len = 8773.8, overlap = 9.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.64609e-06
PHY-3002 : Step(101): len = 8813.1, overlap = 27
PHY-3002 : Step(102): len = 8842.4, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.72922e-05
PHY-3002 : Step(103): len = 8901.9, overlap = 26.75
PHY-3002 : Step(104): len = 8901.9, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.8765e-05
PHY-3002 : Step(105): len = 9322, overlap = 26
PHY-3002 : Step(106): len = 9385.5, overlap = 26
PHY-3002 : Step(107): len = 9608.1, overlap = 25.25
PHY-3002 : Step(108): len = 9671.4, overlap = 25
PHY-3002 : Step(109): len = 9808, overlap = 25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.75301e-05
PHY-3002 : Step(110): len = 10080.7, overlap = 24.75
PHY-3002 : Step(111): len = 10159.8, overlap = 24.75
PHY-3002 : Step(112): len = 10321, overlap = 24.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00011506
PHY-3002 : Step(113): len = 11090, overlap = 23.25
PHY-3002 : Step(114): len = 11531.2, overlap = 22.5
PHY-3002 : Step(115): len = 12066.2, overlap = 22.5
PHY-3002 : Step(116): len = 12194, overlap = 22.5
PHY-3002 : Step(117): len = 12158.8, overlap = 23
PHY-3002 : Step(118): len = 12007.5, overlap = 22.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00023012
PHY-3002 : Step(119): len = 12727.3, overlap = 21.5
PHY-3002 : Step(120): len = 13303.9, overlap = 20
PHY-3002 : Step(121): len = 13885.8, overlap = 19.5
PHY-3002 : Step(122): len = 13707.5, overlap = 18.25
PHY-3002 : Step(123): len = 13489.5, overlap = 18.5
PHY-3002 : Step(124): len = 13300.2, overlap = 18.25
PHY-3002 : Step(125): len = 13089.6, overlap = 20
PHY-3002 : Step(126): len = 12960.5, overlap = 20.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000393013
PHY-3002 : Step(127): len = 13476.8, overlap = 19.5
PHY-3002 : Step(128): len = 13726.9, overlap = 19
PHY-3002 : Step(129): len = 13879.5, overlap = 18.25
PHY-3002 : Step(130): len = 13918.1, overlap = 18.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000786026
PHY-3002 : Step(131): len = 14300, overlap = 18.75
PHY-3002 : Step(132): len = 14563.2, overlap = 19.5
PHY-3002 : Step(133): len = 14635.3, overlap = 19.25
PHY-3002 : Step(134): len = 14643.5, overlap = 18.25
PHY-3002 : Step(135): len = 14685.4, overlap = 17.5
PHY-3002 : Step(136): len = 14743.3, overlap = 18.75
PHY-3002 : Step(137): len = 14750.4, overlap = 18.75
PHY-3002 : Step(138): len = 14693.1, overlap = 18.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00157205
PHY-3002 : Step(139): len = 14922.9, overlap = 18.25
PHY-3002 : Step(140): len = 15062.8, overlap = 18.5
PHY-3002 : Step(141): len = 15284.1, overlap = 19
PHY-3002 : Step(142): len = 15506.9, overlap = 19.5
PHY-3002 : Step(143): len = 15522.2, overlap = 19
PHY-3002 : Step(144): len = 15530.5, overlap = 18.5
PHY-3002 : Step(145): len = 15559.9, overlap = 17.75
PHY-3002 : Step(146): len = 15578.8, overlap = 18
PHY-3002 : Step(147): len = 15574.5, overlap = 18.25
PHY-3002 : Step(148): len = 15515.1, overlap = 18.25
PHY-3002 : Step(149): len = 15502.4, overlap = 18.25
PHY-3002 : Step(150): len = 15525.2, overlap = 18.25
PHY-3002 : Step(151): len = 15525.3, overlap = 19
PHY-3002 : Step(152): len = 15513.7, overlap = 19
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00312019
PHY-3002 : Step(153): len = 15648.8, overlap = 18.75
PHY-3002 : Step(154): len = 15760.4, overlap = 18.75
PHY-3002 : Step(155): len = 15905.9, overlap = 18.75
PHY-3002 : Step(156): len = 15901.5, overlap = 18.75
PHY-3002 : Step(157): len = 15856.7, overlap = 18.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00556484
PHY-3002 : Step(158): len = 15940, overlap = 18
PHY-3002 : Step(159): len = 15986.6, overlap = 17.75
PHY-3002 : Step(160): len = 16081.1, overlap = 17
PHY-3002 : Step(161): len = 16200.7, overlap = 17
PHY-3002 : Step(162): len = 16191.6, overlap = 17
PHY-3002 : Step(163): len = 16162.7, overlap = 17.25
PHY-3002 : Step(164): len = 16106.1, overlap = 17
PHY-3002 : Step(165): len = 16034.6, overlap = 17.75
PHY-3002 : Step(166): len = 16008, overlap = 18
PHY-3002 : Step(167): len = 16040.8, overlap = 19.5
PHY-3002 : Step(168): len = 16050.2, overlap = 20
PHY-3002 : Step(169): len = 16023.6, overlap = 19.75
PHY-3002 : Step(170): len = 16011, overlap = 19.25
PHY-3002 : Step(171): len = 15992.7, overlap = 19
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00734007
PHY-3002 : Step(172): len = 16032.7, overlap = 19
PHY-3002 : Step(173): len = 16032.3, overlap = 18.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0137053
PHY-3002 : Step(174): len = 16107.2, overlap = 18.75
PHY-3002 : Step(175): len = 16130.3, overlap = 18.75
PHY-3002 : Step(176): len = 16154.5, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025169s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (124.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00169805
PHY-3002 : Step(177): len = 16304.1, overlap = 3.75
PHY-3002 : Step(178): len = 16139.6, overlap = 5.75
PHY-3002 : Step(179): len = 16060.3, overlap = 4.5
PHY-3002 : Step(180): len = 16017.4, overlap = 6
PHY-3002 : Step(181): len = 15967.5, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00337499
PHY-3002 : Step(182): len = 16043.6, overlap = 6
PHY-3002 : Step(183): len = 16081.9, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00674997
PHY-3002 : Step(184): len = 16155.9, overlap = 5.75
PHY-3002 : Step(185): len = 16212.8, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004265s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16555.7, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 16605.7, Over = 0
RUN-1003 : finish command "place" in  1.499543s wall, 2.090413s user + 0.733205s system = 2.823618s CPU (188.3%)

RUN-1004 : used memory is 198 MB, reserved memory is 165 MB, peak memory is 268 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 194 to 179
PHY-1001 : Pin misalignment score is improved from 179 to 176
PHY-1001 : Pin misalignment score is improved from 176 to 176
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 180 to 180
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.194580s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (104.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 326 instances
RUN-1001 : 153 mslices, 121 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 537 nets
RUN-1001 : 387 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20352, over cnt = 41(0%), over = 49, worst = 2
PHY-1002 : len = 20520, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 20544, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 20696, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1813, tnet num: 535, tinst num: 324, tnode num: 2064, tedge num: 2984.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 535 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 130 clock pins, and constraint 251 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.144933s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (96.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.033478s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (93.2%)

PHY-1002 : len = 3768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.745532s wall, 0.795605s user + 0.046800s system = 0.842405s CPU (113.0%)

PHY-1002 : len = 19168, over cnt = 42(0%), over = 47, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.345996s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (99.2%)

PHY-1002 : len = 18816, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.103004s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (106.0%)

PHY-1002 : len = 18816, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.054913s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (85.2%)

PHY-1002 : len = 18816, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.041985s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (111.5%)

PHY-1002 : len = 18816, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.035269s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (88.5%)

PHY-1002 : len = 18824, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.013719s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 18824, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.010549s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 18824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 :  0.264889s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (147.2%)

PHY-1002 : len = 36888, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36888
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.300017s wall, 2.449216s user + 0.156001s system = 2.605217s CPU (113.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.690971s wall, 2.854818s user + 0.156001s system = 3.010819s CPU (111.9%)

RUN-1004 : used memory is 203 MB, reserved memory is 166 MB, peak memory is 285 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               13
  #output              32
  #inout                0

Utilization Statistics
#lut                  545   out of   1520   35.86%
#reg                  115   out of   1520    7.57%
#le                   545
  #lut only           430   out of    545   78.90%
  #reg only             0   out of    545    0.00%
  #lut&reg            115   out of    545   21.10%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 326
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 537, pip num: 3706
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 418 valid insts, and 13433 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.116652s wall, 3.182420s user + 0.015600s system = 3.198021s CPU (286.4%)

RUN-1004 : used memory is 207 MB, reserved memory is 172 MB, peak memory is 285 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Download failed!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m program_spi -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
GUI-1001 : Download success!
