## Change Log
All notable changes to this project will be documented in this file.

The format is based on Keep a Changelog and this project adheres to Semantic Versioning.

### [0.1.0.0] - 2025-04-14
#### ADDED
- Testbench block

### [0.0.5.1] - 2025-04-14
#### Fixed
- Output registers

### [0.0.5.0] - 2025-04-14
#### Added
- alu logigc

### [0.0.4.0] - 2025-04-14
#### Added
- regfile logic

### [0.0.3.0] - 2025-04-13
#### Added
- next PC logic

### [0.0.2.0] - 2025-04-13
#### Added
- arm_sigle.sv reference file of the proect
- Data path I/O's


### [0.0.1.0] - 2025-04-13
#### Added
- Changelog, readme and project base files.