0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/pearlstl/Documents/_Teaching/ELC 470 - VLSI for Signal and Image Processing/vlsi_for_sig_img_vid/vivado_busy_box/vivado_busy_box.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/pearlstl/Documents/_Teaching/ELC 470 - VLSI for Signal and Image Processing/vlsi_for_sig_img_vid/vivado_busy_box/vivado_busy_box.srcs/sim_1/new/tb.sv,1597324599,systemVerilog,,,,tb,,,,,,,,
C:/Users/pearlstl/Documents/_Teaching/ELC 470 - VLSI for Signal and Image Processing/vlsi_for_sig_img_vid/vivado_busy_box/vivado_busy_box.srcs/sources_1/new/chip_top.v,1596825597,verilog,,,,chip_top,,,,,,,,
