<root><simulation><result_generated_time />2023-05-17 18:53:42<layer><layer_spec />{'B': 1, 'K': 32, 'C': 3, 'OY': 150, 'OX': 150, 'IY': 301, 'IX': 301, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />19440000<total_data_size_element />{'W': 864, 'I': 271803, 'O': 720000}<total_data_reuse />{'W': 22500, 'I': 71.52238937760069, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'K_8']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [72, 1, 1], 'I': [9, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 3), ('K', 8)], [('C', 3)]], [], []]<I />[[[('K', 8)], []], [[('C', 3)], [('C', 3)]], [], []]<O />[[[('C', 3)], [('C', 3)]], [[('K', 8)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 6), ('FX', 3), ('K', 2), ('OX', 25), ('OY', 150)], [('FY', 3), ('K', 2)], []]<I />[[('OX', 6), ('FX', 3), ('K', 2)], [('OX', 25), ('OY', 150), ('FY', 3), ('K', 2)], []]<O />[[('OX', 6), ('FX', 3)], [('K', 2), ('OX', 25), ('OY', 150), ('FY', 3), ('K', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 22500, 1, 1], 'I': [8.0, 2.99, 2.99, 1.0], 'O': [9.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [48, 20736, 20736], 'I': [104, 6523272, 6523272], 'O': [48, 5760000, 5760000], 'O_partial': [48, 5760000, 0], 'O_final': [0, 0, 5760000]}<actual_mem_utilization_individual />{'W': [0.09, 0.0, 0.0], 'I': [0.2, 0.19, 0.0], 'O': [0.09, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.37, 0.0], 'I': [0.2, 0.37, 0.0], 'O': [0.09, 0.37, 0.0]}<effective_mem_size_bit />{'W': [48, 6912, 20736], 'I': [104, 6523272, 6523272], 'O': [48, 2880000, 5760000], 'O_partial': [48, 2880000, 0], 'O_final': [0, 0, 5760000]}<total_unit_count />{'W': [72, 72, 1, 1], 'I': [72, 9, 1, 1], 'O': [72, 8, 1, 1]}<unique_unit_count />{'W': [72, 72, 1, 1], 'I': [9, 9, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3240000, 864], [864, 864], [864, 0]]<I />[[2430000, 812700], [812700, 271803], [271803, 0]]<O />[[(5760000, 6480000), (2160000, 1440000)], [(1440000, 2160000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(5760000, 6480000), (2160000, 1440000)], [(1440000, 2160000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[405000, 108], [14, 14], [3, 0]]<I />[[303750, 101588], [12698, 4247], [1062, 0]]<O />[[(720000, 810000), (270000, 180000)], [(22500, 33750), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([720000, 810000], [270000, 180000]), ([22500, 33750], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />19440000<idle />257040000</mac_count></basic_info><energy><total_energy />55362396.2<mem_energy_breakdown><W />[136.1, 2.7, 4.5]<I />[139.1, 1731.5, 1414.1]<O />[693.6, 6688.8, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />42495840.0<idle_MAC />12852000.0<total />55347840.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0692<utilization_without_data_loading />0.0703<utilization_spatial />0.0703<utilization_temporal_with_data_loading />0.9845<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />822784<latency_cycle_without_data_loading />810000<ideal_computing_cycle />810000<data_loading><load_cycle_total />12784<load_cycle_individual />{'W': [7, 41, 0], 'I': [2, 12741, 0]}<load_cycle_combined />{'W': 41, 'I': 12741}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-809999], [-674995, -674965], [-810000, -810000]], 'I': [[-809999], [-764966, -764966], [-810000, -810000]], 'O': [[-810000], [-765000, -765000], [-798750, -807188]]}<mem_stall_cycle_shared />{'W': [[-809999], [-674995, 0], [0, 0]], 'I': [[-809999], [-764966, 0], [0, 0]], 'O': [[-810000], [-765000, -765000], [-798750, -807188]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [48, 20736, 20736], 'I': [104, 6523272, 6523272], 'O': [48, 5760000, 5760000], 'O_partial': [48, 5760000, 0], 'O_final': [0, 0, 5760000]}<data_size_each_level_total />{'W': [3456, 20736, 20736], 'I': [936, 6523272, 6523272], 'O': [384, 5760000, 5760000]}<loop_cycles_each_level />{'W': [135000, 810000, 810000], 'I': [36, 810000, 810000], 'O': [18, 810000, 810000]}<top_ir_loop_size />{'W': [3750, 1, 1], 'I': [6, 6, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 2.9], [26.0, 8.1], [8.1, 8.1]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 1.3], [96.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 17.3], [156.0, 48.3], [48.3, 8.1]], 'O': [[8.0, 8.0], [64.0, 7.1], [7.1, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0]], 'I': [[8.0, 2.9], [26.0, 8.1], [8.1, 0]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [54.5, 29.4], [8.1, 7.1]], 'I': [[8.0, 2.9], [54.5, 29.4], [8.1, 7.1]], 'O': [[8.0, 2.7], [54.5, 29.4], [8.1, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 810000], [135000, 135000, 6], [810000, 810000, 1]], 'I': [[1, 1, 810000], [36, 36, 22500], [810000, 810000, 1]], 'O': [[1, 1, 810000], [18, 18, 45000], [810000, 810000, 1]]}<trans_time_real />{'W': [[0, 1, 810000], [[1, 135000, 6], [7, 135000, 6]], [[40, 810000, 1], [10, 810000, 1]]], 'I': [[0, 1, 810000], [[2, 36, 22500], [2, 36, 22500]], [[12741, 810000, 1], [3185, 810000, 1]]], 'O': [[0, 1, 810000], [[1, 18, 45000], [1, 18, 45000]], [[11250, 810000, 1], [2812, 810000, 1]]]}<single_stall_cycle />{'W': [[-1], [-134999, -134993], [-809960, -809990]], 'I': [[-1], [-34, -34], [-797259, -806815]], 'O': [[-1], [-17, -17], [-798750, -807188]]}<single_stall_count />{'W': [809999, 5, 0], 'I': [809999, 22499, 0], 'O': [810000, 45000, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [35, 0], 'I': [44998, 0], 'O': [45000, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-810000, -810000], [-798750, -810000]], 1: [[-719967, -810000], [-765000, -798750]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.4<mem_area_percentage />99.3 %</area></results><elapsed_time_second />2</simulation></root>