Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /merledu1/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d4c44de9d0b74b809ffa7b98ef47c3e7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_func_synth xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <SimpleBitPack> not found while processing module instance <uut> [/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sim_1/new/tb.sv:164]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
