#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000028aa8a0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0000000002921150_0 .net "ACCU", 3 0, L_0000000002857470;  1 drivers
v0000000002922190_0 .net "C_FLAG", 0 0, L_00000000028574e0;  1 drivers
v0000000002921ab0_0 .net "PORT0", 3 0, v000000000291d160_0;  1 drivers
v0000000002921c90_0 .net "PORT1", 3 0, v000000000291dde0_0;  1 drivers
v0000000002922910_0 .net "PORT2", 3 0, v000000000291cb20_0;  1 drivers
v0000000002922690_0 .var "PUSHBUTTONS0", 3 0;
v0000000002921510_0 .var "PUSHBUTTONS1", 3 0;
v00000000029211f0_0 .var "PUSHBUTTONS2", 3 0;
v00000000029229b0_0 .net "Z_FLAG", 0 0, L_0000000002817370;  1 drivers
v0000000002922b90_0 .var "clk", 0 0;
v0000000002921330_0 .var/real "points", 0 0;
v00000000029218d0_0 .var "reset", 0 0;
E_00000000028929d0 .event edge, v000000000289b590_0;
S_00000000027fc6b0 .scope module, "dut" "NIBBLER" 2 12, 3 22 0, S_00000000028aa8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "IN_0"
    .port_info 3 /INPUT 4 "IN_1"
    .port_info 4 /INPUT 4 "IN_2"
    .port_info 5 /OUTPUT 4 "OUT_0"
    .port_info 6 /OUTPUT 4 "OUT_1"
    .port_info 7 /OUTPUT 4 "OUT_2"
    .port_info 8 /OUTPUT 4 "A"
    .port_info 9 /OUTPUT 1 "CARRY"
    .port_info 10 /OUTPUT 1 "ZERO"
L_0000000002857470 .functor BUFZ 4, v000000000289af50_0, C4<0000>, C4<0000>, C4<0000>;
L_00000000028574e0 .functor NOT 1, L_0000000002922cd0, C4<0>, C4<0>, C4<0>;
L_0000000002817370 .functor NOT 1, L_0000000002922d70, C4<0>, C4<0>, C4<0>;
L_000000000296b920 .functor NOT 1, v000000000291bab0_0, C4<0>, C4<0>, C4<0>;
L_000000000296b140 .functor NOT 1, v000000000291a2f0_0, C4<0>, C4<0>, C4<0>;
v000000000291dac0_0 .net "A", 3 0, L_0000000002857470;  alias, 1 drivers
v000000000291d340_0 .net "ALU_Result_without_carry", 3 0, L_0000000002921970;  1 drivers
v000000000291c260_0 .net "A_Result", 3 0, v000000000289af50_0;  1 drivers
v000000000291d5c0_0 .net "CARRY", 0 0, L_00000000028574e0;  alias, 1 drivers
v000000000291c940_0 .net "IN_0", 3 0, v0000000002922690_0;  1 drivers
v000000000291c1c0_0 .net "IN_1", 3 0, v0000000002921510_0;  1 drivers
v000000000291d660_0 .net "IN_2", 3 0, v00000000029211f0_0;  1 drivers
v000000000291d700_0 .net "OUT_0", 3 0, v000000000291d160_0;  alias, 1 drivers
v000000000291d840_0 .net "OUT_1", 3 0, v000000000291dde0_0;  alias, 1 drivers
v000000000291c120_0 .net "OUT_2", 3 0, v000000000291cb20_0;  alias, 1 drivers
v000000000291df20_0 .net "S", 2 0, v000000000291b650_0;  1 drivers
v000000000291db60_0 .net "ZERO", 0 0, L_0000000002817370;  alias, 1 drivers
v000000000291dca0_0 .net *"_s15", 0 0, L_000000000296b920;  1 drivers
v000000000291ce40_0 .net *"_s23", 0 0, L_000000000296b140;  1 drivers
v000000000291c300_0 .net *"_s5", 0 0, L_0000000002922cd0;  1 drivers
v000000000291d020_0 .net *"_s9", 0 0, L_0000000002922d70;  1 drivers
v000000000291c3a0_0 .net "address", 11 0, v000000000291abb0_0;  1 drivers
v000000000291c580_0 .net "clk", 0 0, v0000000002922b90_0;  1 drivers
v000000000291dd40_0 .net "contador", 0 0, L_0000000002921bf0;  1 drivers
RS_00000000028bc6f8 .resolv tri, L_00000000029222d0, L_0000000002921fb0, L_0000000002922a50, L_00000000029215b0, L_00000000029216f0, L_0000000002921a10;
v000000000291ca80_0 .net8 "data_bus", 3 0, RS_00000000028bc6f8;  6 drivers
v000000000291c080_0 .var "enable_out_0", 0 0;
v000000000291c6c0_0 .var "enable_out_1", 0 0;
v000000000291c760_0 .var "enable_out_2", 0 0;
v000000000291cbc0_0 .var "enable_port_1", 0 0;
v000000000291cc60_0 .var "enable_port_2", 0 0;
v000000000291c800_0 .var "enable_port_3", 0 0;
v000000000291cd00_0 .net "flagsOut", 1 0, v000000000291a070_0;  1 drivers
v000000000291cee0_0 .net "incPC", 0 0, v000000000291a110_0;  1 drivers
v000000000291d0c0_0 .net "instruction", 3 0, v000000000291a1b0_0;  1 drivers
v0000000002921e70_0 .net "loadAddress", 11 0, L_0000000002921b50;  1 drivers
v0000000002921650_0 .net "notC", 0 0, v000000000289aeb0_0;  1 drivers
v0000000002922870_0 .net "notCarryIn", 0 0, v000000000291b6f0_0;  1 drivers
v0000000002922f50_0 .net "notCsRAM", 0 0, v000000000291b970_0;  1 drivers
v0000000002921830_0 .net "notLoadA", 0 0, v000000000291aa70_0;  1 drivers
v00000000029213d0_0 .net "notLoadFlags", 0 0, v000000000291b150_0;  1 drivers
v0000000002922e10_0 .net "notLoadOut", 0 0, v000000000291a2f0_0;  1 drivers
v00000000029227d0_0 .net "notLoadPC", 0 0, v000000000291a570_0;  1 drivers
v0000000002921790_0 .net "notOeALU", 0 0, v000000000291ba10_0;  1 drivers
v00000000029210b0_0 .net "notOeIN", 0 0, v000000000291bab0_0;  1 drivers
v0000000002922230_0 .net "notOeOprnd", 0 0, v000000000291b330_0;  1 drivers
v0000000002922730_0 .net "notWeRAM", 0 0, v000000000291ab10_0;  1 drivers
v0000000002922050_0 .net "notZ", 0 0, v000000000289ba90_0;  1 drivers
v0000000002921290_0 .net "operand", 3 0, v000000000291b510_0;  1 drivers
v00000000029220f0_0 .net "phaseOut", 0 0, v000000000291bbf0_0;  1 drivers
v0000000002921470_0 .net "programByte", 7 0, L_0000000002922af0;  1 drivers
v0000000002922eb0_0 .net "reset", 0 0, v00000000029218d0_0;  1 drivers
E_0000000002892a90/0 .event edge, v000000000289b950_0, v000000000291cb20_0, v000000000291dde0_0, v000000000291d160_0;
E_0000000002892a90/1 .event edge, L_000000000296b140;
E_0000000002892a90 .event/or E_0000000002892a90/0, E_0000000002892a90/1;
E_0000000002892d10/0 .event edge, v000000000289b950_0, v000000000291b830_0, v000000000287dc00_0, v000000000287da20_0;
E_0000000002892d10/1 .event edge, L_000000000296b920;
E_0000000002892d10 .event/or E_0000000002892d10/0, E_0000000002892d10/1;
L_0000000002921b50 .concat [ 8 4 0 0], L_0000000002922af0, v000000000291b510_0;
L_0000000002922cd0 .part v000000000291a070_0, 1, 1;
L_0000000002922d70 .part v000000000291a070_0, 0, 1;
L_0000000002921bf0 .part v000000000291a1b0_0, 0, 1;
S_00000000027fc830 .scope module, "acumulator" "A" 3 65, 4 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "notLoadA"
    .port_info 3 /INPUT 4 "ALU_Result"
    .port_info 4 /OUTPUT 4 "A_Result"
v000000000289c0d0_0 .net "ALU_Result", 3 0, L_0000000002921970;  alias, 1 drivers
v000000000289af50_0 .var "A_Result", 3 0;
v000000000289b590_0 .net "clk", 0 0, v0000000002922b90_0;  alias, 1 drivers
v000000000289be50_0 .net "notLoadA", 0 0, v000000000291aa70_0;  alias, 1 drivers
v000000000289b950_0 .net "reset", 0 0, v00000000029218d0_0;  alias, 1 drivers
E_0000000002892f90 .event posedge, v000000000289b950_0, v000000000289b590_0;
S_000000000284a6f0 .scope module, "alu" "ALU" 3 63, 5 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "notCarryIn"
    .port_info 1 /INPUT 3 "S"
    .port_info 2 /INPUT 4 "A_Result"
    .port_info 3 /INPUT 4 "data_bus"
    .port_info 4 /OUTPUT 1 "notC"
    .port_info 5 /OUTPUT 1 "notZ"
    .port_info 6 /OUTPUT 4 "ALU_Result_without_carry"
P_00000000028926d0 .param/l "N" 0 5 9, +C4<00000000000000000000000000000100>;
v000000000289b130_0 .var "ALU_Result_with_carry", 4 0;
v000000000289b810_0 .net "ALU_Result_without_carry", 3 0, L_0000000002921970;  alias, 1 drivers
v000000000289b1d0_0 .net "A_Result", 3 0, v000000000289af50_0;  alias, 1 drivers
v000000000289b6d0_0 .net "S", 2 0, v000000000291b650_0;  alias, 1 drivers
v000000000289b3b0_0 .net8 "data_bus", 3 0, RS_00000000028bc6f8;  alias, 6 drivers
v000000000289b9f0_0 .net "modeSelect", 3 0, L_00000000029224b0;  1 drivers
v000000000289aeb0_0 .var "notC", 0 0;
v000000000289c2b0_0 .net "notCarryIn", 0 0, v000000000291b6f0_0;  alias, 1 drivers
v000000000289ba90_0 .var "notZ", 0 0;
E_00000000028930d0 .event edge, v000000000289c2b0_0, v000000000289b3b0_0, v000000000289af50_0, v000000000289b6d0_0;
L_00000000029224b0 .concat [ 3 1 0 0], v000000000291b650_0, v000000000291b6f0_0;
L_0000000002921970 .part v000000000289b130_0, 0, 4;
S_000000000284a870 .scope module, "driver_for_alu" "BUS_DRIVER" 3 71, 6 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 4 "y"
L_0000000002857320 .functor NOT 1, v000000000291ba10_0, C4<0>, C4<0>, C4<0>;
v000000000289a5f0_0 .net *"_s0", 0 0, L_0000000002857320;  1 drivers
o00000000028bc968 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000000000289bb30_0 name=_s2
v000000000289bef0_0 .net "a", 3 0, L_0000000002921970;  alias, 1 drivers
v000000000289bbd0_0 .net "enable", 0 0, v000000000291ba10_0;  alias, 1 drivers
v000000000289bd10_0 .net8 "y", 3 0, RS_00000000028bc6f8;  alias, 6 drivers
L_0000000002922a50 .functor MUXZ 4, o00000000028bc968, L_0000000002921970, L_0000000002857320, C4<>;
S_000000000282e580 .scope module, "driver_for_operand" "BUS_DRIVER" 3 69, 6 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 4 "y"
L_0000000002856e50 .functor NOT 1, v000000000291b330_0, C4<0>, C4<0>, C4<0>;
v000000000289a730_0 .net *"_s0", 0 0, L_0000000002856e50;  1 drivers
o00000000028bca88 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000000000289a7d0_0 name=_s2
v000000000289ad70_0 .net "a", 3 0, v000000000291b510_0;  alias, 1 drivers
v000000000289ae10_0 .net "enable", 0 0, v000000000291b330_0;  alias, 1 drivers
v000000000287d5c0_0 .net8 "y", 3 0, RS_00000000028bc6f8;  alias, 6 drivers
L_0000000002921fb0 .functor MUXZ 4, o00000000028bca88, v000000000291b510_0, L_0000000002856e50, C4<>;
S_000000000282e700 .scope module, "entrada0" "IN" 3 73, 7 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "buttons"
    .port_info 1 /INPUT 1 "enable_port"
    .port_info 2 /OUTPUT 4 "data_bus"
o00000000028bcba8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000000000287d660_0 name=_s0
v000000000287da20_0 .net "buttons", 3 0, v0000000002922690_0;  alias, 1 drivers
v000000000287d700_0 .net8 "data_bus", 3 0, RS_00000000028bc6f8;  alias, 6 drivers
v000000000287dac0_0 .net "enable_port", 0 0, v000000000291cbc0_0;  1 drivers
L_00000000029215b0 .functor MUXZ 4, o00000000028bcba8, v0000000002922690_0, v000000000291cbc0_0, C4<>;
S_000000000119e8a0 .scope module, "entrada1" "IN" 3 75, 7 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "buttons"
    .port_info 1 /INPUT 1 "enable_port"
    .port_info 2 /OUTPUT 4 "data_bus"
o00000000028bccc8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000000000287dfc0_0 name=_s0
v000000000287dc00_0 .net "buttons", 3 0, v0000000002921510_0;  alias, 1 drivers
v000000000287dde0_0 .net8 "data_bus", 3 0, RS_00000000028bc6f8;  alias, 6 drivers
v000000000287df20_0 .net "enable_port", 0 0, v000000000291cc60_0;  1 drivers
L_00000000029216f0 .functor MUXZ 4, o00000000028bccc8, v0000000002921510_0, v000000000291cc60_0, C4<>;
S_000000000119ea20 .scope module, "entrada2" "IN" 3 77, 7 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "buttons"
    .port_info 1 /INPUT 1 "enable_port"
    .port_info 2 /OUTPUT 4 "data_bus"
o00000000028bcde8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000000000287e060_0 name=_s0
v000000000291b830_0 .net "buttons", 3 0, v00000000029211f0_0;  alias, 1 drivers
v000000000291b5b0_0 .net8 "data_bus", 3 0, RS_00000000028bc6f8;  alias, 6 drivers
v000000000291b8d0_0 .net "enable_port", 0 0, v000000000291c800_0;  1 drivers
L_0000000002921a10 .functor MUXZ 4, o00000000028bcde8, v00000000029211f0_0, v000000000291c800_0, C4<>;
S_00000000027c27a0 .scope module, "fetch" "FETCH" 3 53, 8 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "programByte"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "phaseOut"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 4 "instruction"
    .port_info 5 /OUTPUT 4 "operand"
v000000000291b1f0_0 .net "clk", 0 0, v0000000002922b90_0;  alias, 1 drivers
v000000000291a1b0_0 .var "instruction", 3 0;
v000000000291b510_0 .var "operand", 3 0;
v000000000291a7f0_0 .net "phaseOut", 0 0, v000000000291bbf0_0;  alias, 1 drivers
v000000000291b790_0 .net "programByte", 7 0, L_0000000002922af0;  alias, 1 drivers
v000000000291acf0_0 .net "reset", 0 0, v00000000029218d0_0;  alias, 1 drivers
S_00000000027c2920 .scope module, "flags" "FLAGS" 3 55, 9 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "notC"
    .port_info 1 /INPUT 1 "notZ"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "notLoadFlags"
    .port_info 5 /OUTPUT 2 "flagsOut"
v000000000291a610_0 .net "clk", 0 0, v0000000002922b90_0;  alias, 1 drivers
v000000000291a070_0 .var "flagsOut", 1 0;
v000000000291af70_0 .net "notC", 0 0, v000000000289aeb0_0;  alias, 1 drivers
v000000000291a9d0_0 .net "notLoadFlags", 0 0, v000000000291b150_0;  alias, 1 drivers
v000000000291b470_0 .net "notZ", 0 0, v000000000289ba90_0;  alias, 1 drivers
v000000000291a750_0 .net "reset", 0 0, v00000000029218d0_0;  alias, 1 drivers
S_0000000002832650 .scope module, "micro_rom" "uROM" 3 59, 10 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "instruction"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "phaseOut"
    .port_info 3 /INPUT 2 "flagsOut"
    .port_info 4 /OUTPUT 1 "incPC"
    .port_info 5 /OUTPUT 1 "notLoadPC"
    .port_info 6 /OUTPUT 1 "notLoadA"
    .port_info 7 /OUTPUT 1 "notLoadFlags"
    .port_info 8 /OUTPUT 1 "notCarryIn"
    .port_info 9 /OUTPUT 3 "S"
    .port_info 10 /OUTPUT 1 "notCsRAM"
    .port_info 11 /OUTPUT 1 "notWeRAM"
    .port_info 12 /OUTPUT 1 "notOeALU"
    .port_info 13 /OUTPUT 1 "notOeIN"
    .port_info 14 /OUTPUT 1 "notOeOprnd"
    .port_info 15 /OUTPUT 1 "notLoadOut"
v000000000291b650_0 .var "S", 2 0;
v000000000291be70_0 .net "clk", 0 0, v0000000002922b90_0;  alias, 1 drivers
v000000000291a390_0 .net "flagsOut", 1 0, v000000000291a070_0;  alias, 1 drivers
v000000000291a110_0 .var "incPC", 0 0;
v000000000291b3d0_0 .net "instr", 6 0, L_0000000002922c30;  1 drivers
v000000000291ae30_0 .net "instruction", 3 0, v000000000291a1b0_0;  alias, 1 drivers
v000000000291b6f0_0 .var "notCarryIn", 0 0;
v000000000291b970_0 .var "notCsRAM", 0 0;
v000000000291aa70_0 .var "notLoadA", 0 0;
v000000000291b150_0 .var "notLoadFlags", 0 0;
v000000000291a2f0_0 .var "notLoadOut", 0 0;
v000000000291a570_0 .var "notLoadPC", 0 0;
v000000000291ba10_0 .var "notOeALU", 0 0;
v000000000291bab0_0 .var "notOeIN", 0 0;
v000000000291b330_0 .var "notOeOprnd", 0 0;
v000000000291ab10_0 .var "notWeRAM", 0 0;
v000000000291b010_0 .net "phaseOut", 0 0, v000000000291bbf0_0;  alias, 1 drivers
E_0000000002897490 .event edge, v000000000291b3d0_0;
L_0000000002922c30 .concat [ 1 2 4 0], v000000000291bbf0_0, v000000000291a070_0, v000000000291a1b0_0;
S_00000000028327d0 .scope module, "pc" "PC" 3 49, 11 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "notLoadPC"
    .port_info 3 /INPUT 1 "incPC"
    .port_info 4 /INPUT 12 "loadAddress"
    .port_info 5 /OUTPUT 12 "address"
P_0000000002896590 .param/l "N" 0 11 9, +C4<00000000000000000000000000001100>;
v000000000291abb0_0 .var "address", 11 0;
v000000000291bd30_0 .net "clk", 0 0, v0000000002922b90_0;  alias, 1 drivers
v000000000291b0b0_0 .net "incPC", 0 0, v000000000291a110_0;  alias, 1 drivers
v000000000291b290_0 .net "loadAddress", 11 0, L_0000000002921b50;  alias, 1 drivers
v000000000291a250_0 .net "notLoadPC", 0 0, v000000000291a570_0;  alias, 1 drivers
v000000000291bb50_0 .net "reset", 0 0, v00000000029218d0_0;  alias, 1 drivers
E_0000000002896e10 .event posedge, v000000000289b950_0;
E_0000000002896850 .event posedge, v000000000289b590_0;
S_00000000027f7ba0 .scope module, "phase1" "PHASE" 3 57, 12 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "phaseOut"
v000000000291ac50_0 .net "clk", 0 0, v0000000002922b90_0;  alias, 1 drivers
v000000000291bbf0_0 .var "phaseOut", 0 0;
v000000000291bc90_0 .net "reset", 0 0, v00000000029218d0_0;  alias, 1 drivers
S_00000000027f7d20 .scope module, "prog_rom" "PROG_ROM" 3 51, 13 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address"
    .port_info 1 /OUTPUT 8 "programByte"
v000000000291bdd0_0 .net *"_s0", 11 0, L_00000000029225f0;  1 drivers
v000000000291ad90_0 .net *"_s2", 13 0, L_0000000002921f10;  1 drivers
L_0000000002923078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000291bf10_0 .net *"_s5", 1 0, L_0000000002923078;  1 drivers
v000000000291a6b0_0 .net "address", 11 0, v000000000291abb0_0;  alias, 1 drivers
v000000000291a430 .array "mem", 4095 0, 11 0;
v000000000291aed0_0 .net "programByte", 7 0, L_0000000002922af0;  alias, 1 drivers
L_00000000029225f0 .array/port v000000000291a430, L_0000000002921f10;
L_0000000002921f10 .concat [ 12 2 0 0], v000000000291abb0_0, L_0000000002923078;
L_0000000002922af0 .part L_00000000029225f0, 0, 8;
S_00000000027f57d0 .scope module, "ram" "RAM" 3 67, 14 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address_for_Ram"
    .port_info 1 /INPUT 1 "notCsRAM"
    .port_info 2 /INPUT 1 "notWeRAM"
    .port_info 3 /INOUT 4 "data_bus"
L_0000000002856de0 .functor NOT 1, v000000000291b970_0, C4<0>, C4<0>, C4<0>;
L_00000000028572b0 .functor AND 1, L_0000000002856de0, v000000000291ab10_0, C4<1>, C4<1>;
v000000000291a4d0_0 .net *"_s0", 0 0, L_0000000002856de0;  1 drivers
v000000000291a890_0 .net *"_s2", 0 0, L_00000000028572b0;  1 drivers
o00000000028bd9e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000000000291a930_0 name=_s4
v000000000291d8e0_0 .net "address_for_Ram", 11 0, L_0000000002921b50;  alias, 1 drivers
v000000000291d7a0_0 .net8 "data_bus", 3 0, RS_00000000028bc6f8;  alias, 6 drivers
v000000000291cf80_0 .var "data_out", 3 0;
v000000000291c440 .array "mem", 4095 0, 3 0;
v000000000291d3e0_0 .net "notCsRAM", 0 0, v000000000291b970_0;  alias, 1 drivers
v000000000291d200_0 .net "notWeRAM", 0 0, v000000000291ab10_0;  alias, 1 drivers
E_0000000002896790 .event edge, v000000000291ab10_0, v000000000291b970_0, v000000000291b290_0;
L_00000000029222d0 .functor MUXZ 4, o00000000028bd9e8, v000000000291cf80_0, L_00000000028572b0, C4<>;
S_00000000027f5950 .scope module, "salida0" "OUT" 3 79, 15 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enableOut"
    .port_info 3 /INPUT 4 "data_bus"
    .port_info 4 /OUTPUT 4 "data_out"
v000000000291d980_0 .net "clk", 0 0, v0000000002922b90_0;  alias, 1 drivers
v000000000291c620_0 .net8 "data_bus", 3 0, RS_00000000028bc6f8;  alias, 6 drivers
v000000000291d160_0 .var "data_out", 3 0;
v000000000291da20_0 .net "enableOut", 0 0, v000000000291c080_0;  1 drivers
v000000000291cda0_0 .net "reset", 0 0, v00000000029218d0_0;  alias, 1 drivers
S_000000000291e810 .scope module, "salida1" "OUT" 3 81, 15 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enableOut"
    .port_info 3 /INPUT 4 "data_bus"
    .port_info 4 /OUTPUT 4 "data_out"
v000000000291dc00_0 .net "clk", 0 0, v0000000002922b90_0;  alias, 1 drivers
v000000000291de80_0 .net8 "data_bus", 3 0, RS_00000000028bc6f8;  alias, 6 drivers
v000000000291dde0_0 .var "data_out", 3 0;
v000000000291c8a0_0 .net "enableOut", 0 0, v000000000291c6c0_0;  1 drivers
v000000000291c9e0_0 .net "reset", 0 0, v00000000029218d0_0;  alias, 1 drivers
S_000000000291e090 .scope module, "salida2" "OUT" 3 83, 15 9 0, S_00000000027fc6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enableOut"
    .port_info 3 /INPUT 4 "data_bus"
    .port_info 4 /OUTPUT 4 "data_out"
v000000000291d480_0 .net "clk", 0 0, v0000000002922b90_0;  alias, 1 drivers
v000000000291d520_0 .net8 "data_bus", 3 0, RS_00000000028bc6f8;  alias, 6 drivers
v000000000291cb20_0 .var "data_out", 3 0;
v000000000291d2a0_0 .net "enableOut", 0 0, v000000000291c760_0;  1 drivers
v000000000291c4e0_0 .net "reset", 0 0, v00000000029218d0_0;  alias, 1 drivers
    .scope S_00000000028327d0;
T_0 ;
    %wait E_0000000002896850;
    %load/vec4 v000000000291a250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000000000291b290_0;
    %assign/vec4 v000000000291abb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000291b0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000000000291abb0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000000000291abb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000000000291abb0_0;
    %assign/vec4 v000000000291abb0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000028327d0;
T_1 ;
    %wait E_0000000002896e10;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000000000291abb0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000027f7d20;
T_2 ;
    %vpi_call/w 13 20 "$readmemb", "PROG_ROM_INSTRUCTIONS.txt", v000000000291a430 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000027c27a0;
T_3 ;
    %wait E_0000000002892f90;
    %load/vec4 v000000000291acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v000000000291b510_0, 0;
    %assign/vec4 v000000000291a1b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000291a7f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000000000291b790_0;
    %split/vec4 4;
    %assign/vec4 v000000000291b510_0, 0;
    %assign/vec4 v000000000291a1b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000000000291a1b0_0;
    %load/vec4 v000000000291b510_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v000000000291b510_0, 0;
    %assign/vec4 v000000000291a1b0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027c2920;
T_4 ;
    %wait E_0000000002892f90;
    %load/vec4 v000000000291a750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000291a070_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000291a9d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000000000291af70_0;
    %load/vec4 v000000000291b470_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000291a070_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000000000291a070_0;
    %assign/vec4 v000000000291a070_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000027f7ba0;
T_5 ;
    %wait E_0000000002892f90;
    %load/vec4 v000000000291bc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000291bbf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000291bbf0_0;
    %inv;
    %assign/vec4 v000000000291bbf0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002832650;
T_6 ;
    %wait E_0000000002897490;
    %load/vec4 v000000000291b3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 126, 7;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 2, 7;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 5, 2, 7;
    %cmp/z;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 9, 2, 7;
    %cmp/z;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 13, 2, 7;
    %cmp/z;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 17, 6, 7;
    %cmp/z;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 25, 6, 7;
    %cmp/z;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 33, 6, 7;
    %cmp/z;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 41, 6, 7;
    %cmp/z;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 49, 6, 7;
    %cmp/z;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 57, 6, 7;
    %cmp/z;
    %jmp/1 T_6.10, 4;
    %dup/vec4;
    %pushi/vec4 65, 4, 7;
    %cmp/z;
    %jmp/1 T_6.11, 4;
    %dup/vec4;
    %pushi/vec4 67, 4, 7;
    %cmp/z;
    %jmp/1 T_6.12, 4;
    %dup/vec4;
    %pushi/vec4 73, 4, 7;
    %cmp/z;
    %jmp/1 T_6.13, 4;
    %dup/vec4;
    %pushi/vec4 75, 4, 7;
    %cmp/z;
    %jmp/1 T_6.14, 4;
    %dup/vec4;
    %pushi/vec4 81, 6, 7;
    %cmp/z;
    %jmp/1 T_6.15, 4;
    %dup/vec4;
    %pushi/vec4 89, 6, 7;
    %cmp/z;
    %jmp/1 T_6.16, 4;
    %dup/vec4;
    %pushi/vec4 97, 6, 7;
    %cmp/z;
    %jmp/1 T_6.17, 4;
    %dup/vec4;
    %pushi/vec4 105, 6, 7;
    %cmp/z;
    %jmp/1 T_6.18, 4;
    %dup/vec4;
    %pushi/vec4 113, 6, 7;
    %cmp/z;
    %jmp/1 T_6.19, 4;
    %dup/vec4;
    %pushi/vec4 121, 6, 7;
    %cmp/z;
    %jmp/1 T_6.20, 4;
    %jmp T_6.21;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b6f0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000291b650_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291b970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ab10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ba10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291bab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291b330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291a2f0_0, 0, 1;
    %jmp T_6.21;
T_6.21 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000284a6f0;
T_7 ;
    %wait E_00000000028930d0;
    %load/vec4 v000000000289b9f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/z;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 8, 4;
    %cmp/z;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/z;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 8, 4;
    %cmp/z;
    %jmp/1 T_7.4, 4;
    %load/vec4 v000000000289b130_0;
    %store/vec4 v000000000289b130_0, 0, 5;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v000000000289b1d0_0;
    %pad/u 5;
    %store/vec4 v000000000289b130_0, 0, 5;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v000000000289b1d0_0;
    %pad/u 5;
    %load/vec4 v000000000289b3b0_0;
    %pad/u 5;
    %sub;
    %store/vec4 v000000000289b130_0, 0, 5;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v000000000289b3b0_0;
    %pad/u 5;
    %store/vec4 v000000000289b130_0, 0, 5;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v000000000289b1d0_0;
    %pad/u 5;
    %load/vec4 v000000000289b3b0_0;
    %pad/u 5;
    %add;
    %store/vec4 v000000000289b130_0, 0, 5;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v000000000289b1d0_0;
    %pad/u 6;
    %load/vec4 v000000000289b3b0_0;
    %pad/u 6;
    %or;
    %inv;
    %subi 16, 0, 6;
    %pad/u 5;
    %store/vec4 v000000000289b130_0, 0, 5;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v000000000289b130_0;
    %parti/s 1, 4, 4;
    %inv;
    %store/vec4 v000000000289aeb0_0, 0, 1;
    %load/vec4 v000000000289b130_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000000000289b130_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v000000000289b130_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v000000000289b130_0;
    %parti/s 1, 0, 2;
    %or;
    %store/vec4 v000000000289ba90_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000027fc830;
T_8 ;
    %wait E_0000000002892f90;
    %load/vec4 v000000000289b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000289af50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000289be50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000000000289c0d0_0;
    %assign/vec4 v000000000289af50_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000000000289af50_0;
    %assign/vec4 v000000000289af50_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000027f57d0;
T_9 ;
    %wait E_0000000002896790;
    %load/vec4 v000000000291d3e0_0;
    %inv;
    %load/vec4 v000000000291d200_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000000000291d7a0_0;
    %load/vec4 v000000000291d8e0_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v000000000291c440, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000027f57d0;
T_10 ;
    %wait E_0000000002896790;
    %load/vec4 v000000000291d3e0_0;
    %inv;
    %load/vec4 v000000000291d200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000000000291d8e0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000000000291c440, 4;
    %store/vec4 v000000000291cf80_0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000027f5950;
T_11 ;
    %wait E_0000000002892f90;
    %load/vec4 v000000000291cda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000291d160_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000000000291da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000000000291c620_0;
    %assign/vec4 v000000000291d160_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000000000291d160_0;
    %assign/vec4 v000000000291d160_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000291e810;
T_12 ;
    %wait E_0000000002892f90;
    %load/vec4 v000000000291c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000291dde0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000291c8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000000000291de80_0;
    %assign/vec4 v000000000291dde0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000000000291dde0_0;
    %assign/vec4 v000000000291dde0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000291e090;
T_13 ;
    %wait E_0000000002892f90;
    %load/vec4 v000000000291c4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000291cb20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000291d2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000000000291d520_0;
    %assign/vec4 v000000000291cb20_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000000000291cb20_0;
    %assign/vec4 v000000000291cb20_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000027fc6b0;
T_14 ;
    %wait E_0000000002892d10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291cc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c800_0, 0, 1;
    %load/vec4 v00000000029210b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000000002921290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291cc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c800_0, 0, 1;
    %jmp T_14.6;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291cc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c800_0, 0, 1;
    %jmp T_14.6;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291cbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291cc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c800_0, 0, 1;
    %jmp T_14.6;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291cc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c800_0, 0, 1;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000027fc6b0;
T_15 ;
    %wait E_0000000002892a90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c760_0, 0, 1;
    %load/vec4 v0000000002922e10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0000000002921290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c760_0, 0, 1;
    %jmp T_15.6;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c760_0, 0, 1;
    %jmp T_15.6;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c760_0, 0, 1;
    %jmp T_15.6;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291c6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291c760_0, 0, 1;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000028aa8a0;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002922b90_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_00000000028aa8a0;
T_17 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0000000002921330_0;
    %end;
    .thread T_17;
    .scope S_00000000028aa8a0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029218d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029218d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029218d0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000002922690_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000002921510_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000029211f0_0, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000000028aa8a0;
T_19 ;
    %vpi_call/w 2 32 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 33 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_19;
    .scope S_00000000028aa8a0;
T_20 ;
    %delay 1000, 0;
    %vpi_call/w 2 37 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_00000000028aa8a0;
T_21 ;
    %delay 5, 0;
    %load/vec4 v0000000002922b90_0;
    %inv;
    %store/vec4 v0000000002922b90_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_00000000028aa8a0;
T_22 ;
    %wait E_00000000028929d0;
    %vpi_func 2 43 "$time" 64 {0 0 0};
    %dup/vec4;
    %pushi/vec4 30, 0, 64;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 64;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 64;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 110, 0, 64;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 150, 0, 64;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 230, 0, 64;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 270, 0, 64;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 310, 0, 64;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 350, 0, 64;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 370, 0, 64;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 390, 0, 64;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 410, 0, 64;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 470, 0, 64;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 510, 0, 64;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 530, 0, 64;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 570, 0, 64;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 610, 0, 64;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %pushi/vec4 650, 0, 64;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %dup/vec4;
    %pushi/vec4 690, 0, 64;
    %cmp/u;
    %jmp/1 T_22.18, 6;
    %dup/vec4;
    %pushi/vec4 750, 0, 64;
    %cmp/u;
    %jmp/1 T_22.19, 6;
    %dup/vec4;
    %pushi/vec4 810, 0, 64;
    %cmp/u;
    %jmp/1 T_22.20, 6;
    %jmp T_22.21;
T_22.0 ;
    %load/vec4 v0000000002921150_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_22.22, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 46 "$display", "LIT funciona bien. Nota : %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.23;
T_22.22 ;
    %vpi_call/w 2 48 "$display", "LIT NO funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
T_22.23 ;
    %jmp T_22.21;
T_22.1 ;
    %load/vec4 v0000000002921150_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_22.24, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 52 "$display", "ADDI funciona bien. Nota : %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.25;
T_22.24 ;
    %vpi_call/w 2 54 "$display", "ADDI NO funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
T_22.25 ;
    %jmp T_22.21;
T_22.2 ;
    %load/vec4 v0000000002921150_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_22.26, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 58 "$display", "NORI funciona bien. Nota : %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.27;
T_22.26 ;
    %vpi_call/w 2 60 "$display", "NORI NO funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
T_22.27 ;
    %jmp T_22.21;
T_22.3 ;
    %load/vec4 v00000000029229b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.28, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 10, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 64 "$display", "CMPI & Z_FLAG funcionan bien. Nota: %d", v0000000002921330_0 {0 0 0};
    %vpi_call/w 2 65 "$display", "Felicitaciones! Todas las instrucciones con literales funcionan :)" {0 0 0};
    %jmp T_22.29;
T_22.28 ;
    %vpi_call/w 2 68 "$display", "CMPI & Z_FLAG NO funcionan bien. Nota: %d", v0000000002921330_0 {0 0 0};
T_22.29 ;
    %jmp T_22.21;
T_22.4 ;
    %load/vec4 v0000000002921150_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000000002922190_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.30, 8;
    %load/real v0000000002921330_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 72 "$display", "C_FLAG funciona bien. Nota : %d", v0000000002921330_0 {0 0 0};
    %vpi_call/w 2 73 "$display", "Felicitaciones! Todas las banderas funcionan bien! :D" {0 0 0};
    %jmp T_22.31;
T_22.30 ;
    %vpi_call/w 2 76 "$display", "C_FLAG NO funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
T_22.31 ;
    %jmp T_22.21;
T_22.5 ;
    %load/vec4 v0000000002921150_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_22.32, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 15, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 80 "$display", "RAM (ST & LD) funciona bien. Nota : %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.33;
T_22.32 ;
    %vpi_call/w 2 83 "$display", "RAM (ST & LD) NO funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
T_22.33 ;
    %jmp T_22.21;
T_22.6 ;
    %load/vec4 v0000000002921ab0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_22.34, 6;
    %vpi_call/w 2 87 "$display", "PORT0 funciona bien." {0 0 0};
    %jmp T_22.35;
T_22.34 ;
    %vpi_call/w 2 89 "$display", "PORT0 NO funciona bien." {0 0 0};
T_22.35 ;
    %jmp T_22.21;
T_22.7 ;
    %load/vec4 v0000000002921c90_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_22.36, 6;
    %vpi_call/w 2 93 "$display", "PORT1 funciona bien." {0 0 0};
    %jmp T_22.37;
T_22.36 ;
    %vpi_call/w 2 95 "$display", "PORT1 NO funciona bien." {0 0 0};
T_22.37 ;
    %jmp T_22.21;
T_22.8 ;
    %load/vec4 v0000000002922910_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_22.38, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 10, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 99 "$display", "PORT2 funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.39;
T_22.38 ;
    %vpi_call/w 2 101 "$display", "PORT2 NO funciona bien." {0 0 0};
T_22.39 ;
    %jmp T_22.21;
T_22.9 ;
    %load/vec4 v0000000002921150_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_22.40, 6;
    %vpi_call/w 2 105 "$display", "IN0 funciona bien." {0 0 0};
    %jmp T_22.41;
T_22.40 ;
    %vpi_call/w 2 107 "$display", "IN0 NO funciona bien." {0 0 0};
T_22.41 ;
    %jmp T_22.21;
T_22.10 ;
    %load/vec4 v0000000002921150_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_22.42, 6;
    %vpi_call/w 2 111 "$display", "IN1 funciona bien." {0 0 0};
    %jmp T_22.43;
T_22.42 ;
    %vpi_call/w 2 113 "$display", "IN1 NO funciona bien." {0 0 0};
T_22.43 ;
    %jmp T_22.21;
T_22.11 ;
    %load/vec4 v0000000002921150_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_22.44, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 10, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 117 "$display", "IN2 funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.45;
T_22.44 ;
    %vpi_call/w 2 119 "$display", "IN2 NO funciona bien." {0 0 0};
T_22.45 ;
    %jmp T_22.21;
T_22.12 ;
    %load/vec4 v0000000002921150_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000000029229b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0000000002922190_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.46, 8;
    %load/real v0000000002921330_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 123 "$display", "ADDM funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.47;
T_22.46 ;
    %vpi_call/w 2 125 "$display", "ADDM NO funciona bien." {0 0 0};
T_22.47 ;
    %jmp T_22.21;
T_22.13 ;
    %load/vec4 v0000000002921150_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_22.48, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 129 "$display", "NORM funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.49;
T_22.48 ;
    %vpi_call/w 2 131 "$display", "NORM NO funciona bien." {0 0 0};
T_22.49 ;
    %jmp T_22.21;
T_22.14 ;
    %load/vec4 v00000000029229b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.50, 6;
    %vpi_call/w 2 135 "$display", "CMPM parece funcionar bien. Nota: %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.51;
T_22.50 ;
    %vpi_call/w 2 137 "$display", "CMPM NO funciona bien." {0 0 0};
T_22.51 ;
    %jmp T_22.21;
T_22.15 ;
    %load/vec4 v00000000029229b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.52, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 5, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 141 "$display", "CMPM funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.53;
T_22.52 ;
    %vpi_call/w 2 143 "$display", "CMPM NO funciona bien." {0 0 0};
T_22.53 ;
    %jmp T_22.21;
T_22.16 ;
    %load/vec4 v0000000002921150_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_22.54, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 4, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 147 "$display", "JMP funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.55;
T_22.54 ;
    %vpi_call/w 2 149 "$display", "JMP NO funciona bien." {0 0 0};
T_22.55 ;
    %jmp T_22.21;
T_22.17 ;
    %load/vec4 v0000000002921150_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_22.56, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 4, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 153 "$display", "JNC funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.57;
T_22.56 ;
    %vpi_call/w 2 155 "$display", "JNC NO funciona bien." {0 0 0};
T_22.57 ;
    %jmp T_22.21;
T_22.18 ;
    %load/vec4 v0000000002921150_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_22.58, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 4, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 159 "$display", "JNZ funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.59;
T_22.58 ;
    %vpi_call/w 2 161 "$display", "JNZ NO funciona bien." {0 0 0};
T_22.59 ;
    %jmp T_22.21;
T_22.19 ;
    %load/vec4 v0000000002921150_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_22.60, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 4, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 165 "$display", "JZ funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.61;
T_22.60 ;
    %vpi_call/w 2 167 "$display", "JZ NO funciona bien." {0 0 0};
T_22.61 ;
    %jmp T_22.21;
T_22.20 ;
    %load/vec4 v0000000002921150_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_22.62, 6;
    %load/real v0000000002921330_0;
    %pushi/vec4 4, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0000000002921330_0;
    %vpi_call/w 2 171 "$display", "JC funciona bien. Nota: %d", v0000000002921330_0 {0 0 0};
    %jmp T_22.63;
T_22.62 ;
    %vpi_call/w 2 173 "$display", "JC NO funciona bien." {0 0 0};
T_22.63 ;
    %jmp T_22.21;
T_22.21 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "NIBBLER_Testbench.sv";
    "./NIBBLER.sv";
    "./A.sv";
    "./ALU.sv";
    "./BUS_DRIVER.sv";
    "./IN.sv";
    "./FETCH.sv";
    "./FLAGS.sv";
    "./uROM.sv";
    "./PC.sv";
    "./PHASE.sv";
    "./PROG_ROM.sv";
    "./RAM.sv";
    "./OUT.sv";
