INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:47:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.114ns  (required time - arrival time)
  Source:                 control_merge0/tehb/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer7/dataReg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 1.733ns (24.462%)  route 5.352ns (75.538%))
  Logic Levels:           21  (CARRY4=6 LUT3=1 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1191, unset)         0.508     0.508    control_merge0/tehb/clk
    SLICE_X10Y133        FDRE                                         r  control_merge0/tehb/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  control_merge0/tehb/dataReg_reg[0]/Q
                         net (fo=2, routed)           0.417     1.179    control_merge0/tehb/control/dataReg
    SLICE_X11Y134        LUT5 (Prop_lut5_I0_O)        0.043     1.222 r  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=10, routed)          0.331     1.553    control_merge0/tehb/control/dataReg_reg[0]
    SLICE_X8Y134         LUT5 (Prop_lut5_I0_O)        0.043     1.596 r  control_merge0/tehb/control/feature_loadEn_INST_0_i_4/O
                         net (fo=140, routed)         0.395     1.991    control_merge0/tehb/control/transmitValue_reg_4
    SLICE_X11Y133        LUT5 (Prop_lut5_I1_O)        0.043     2.034 r  control_merge0/tehb/control/feature_loadAddr[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.445     2.479    cmpi0/buffer7_outs[2]
    SLICE_X10Y136        LUT4 (Prop_lut4_I1_O)        0.043     2.522 r  cmpi0/feature_loadEn_INST_0_i_54/O
                         net (fo=1, routed)           0.000     2.522    cmpi0/feature_loadEn_INST_0_i_54_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.768 r  cmpi0/feature_loadEn_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.768    cmpi0/feature_loadEn_INST_0_i_31_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.818 r  cmpi0/feature_loadEn_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.818    cmpi0/feature_loadEn_INST_0_i_14_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.868 r  cmpi0/feature_loadEn_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.868    cmpi0/feature_loadEn_INST_0_i_5_n_0
    SLICE_X10Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.918 r  cmpi0/feature_loadEn_INST_0_i_2/CO[3]
                         net (fo=47, routed)          0.458     3.377    init0/control/result[0]
    SLICE_X11Y139        LUT5 (Prop_lut5_I2_O)        0.043     3.420 r  init0/control/start_ready_INST_0_i_10/O
                         net (fo=40, routed)          0.297     3.716    init0/control/dataReg_reg[0]
    SLICE_X8Y138         LUT4 (Prop_lut4_I0_O)        0.043     3.759 r  init0/control/fullReg_i_3/O
                         net (fo=35, routed)          0.433     4.192    init11/control/p_2_in
    SLICE_X6Y140         LUT6 (Prop_lut6_I0_O)        0.043     4.235 r  init11/control/Memory[0][0]_i_33/O
                         net (fo=1, routed)           0.406     4.641    cmpi4/Memory_reg[0][0]_i_3_9
    SLICE_X4Y142         LUT6 (Prop_lut6_I1_O)        0.043     4.684 r  cmpi4/Memory[0][0]_i_11/O
                         net (fo=1, routed)           0.000     4.684    cmpi4/Memory[0][0]_i_11_n_0
    SLICE_X4Y142         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.935 r  cmpi4/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.935    cmpi4/Memory_reg[0][0]_i_3_n_0
    SLICE_X4Y143         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.042 f  cmpi4/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=6, routed)           0.400     5.442    buffer48/fifo/result[0]
    SLICE_X6Y146         LUT3 (Prop_lut3_I0_O)        0.123     5.565 f  buffer48/fifo/transmitValue_i_10/O
                         net (fo=1, routed)           0.152     5.716    buffer48/fifo/transmitValue_i_10_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I2_O)        0.043     5.759 f  buffer48/fifo/transmitValue_i_5__2/O
                         net (fo=1, routed)           0.225     5.984    buffer48/fifo/buffer48_outs_ready
    SLICE_X8Y146         LUT6 (Prop_lut6_I0_O)        0.043     6.027 r  buffer48/fifo/transmitValue_i_4__5/O
                         net (fo=4, routed)           0.220     6.246    control_merge0/fork_valid/generateBlocks[1].regblock/anyBlockStop_43
    SLICE_X9Y146         LUT6 (Prop_lut6_I1_O)        0.043     6.289 r  control_merge0/fork_valid/generateBlocks[1].regblock/fullReg_i_12/O
                         net (fo=1, routed)           0.232     6.521    buffer29/fifo/fullReg_i_4
    SLICE_X10Y147        LUT6 (Prop_lut6_I1_O)        0.043     6.564 f  buffer29/fifo/fullReg_i_8/O
                         net (fo=1, routed)           0.402     6.966    fork6/control/generateBlocks[7].regblock/fork6_outs_7_ready
    SLICE_X11Y149        LUT6 (Prop_lut6_I2_O)        0.043     7.009 r  fork6/control/generateBlocks[7].regblock/fullReg_i_4/O
                         net (fo=21, routed)          0.192     7.201    control_merge0/fork_valid/generateBlocks[1].regblock/anyBlockStop
    SLICE_X11Y148        LUT6 (Prop_lut6_I2_O)        0.043     7.244 r  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.349     7.593    buffer7/E[0]
    SLICE_X10Y145        FDRE                                         r  buffer7/dataReg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1191, unset)         0.483     6.683    buffer7/clk
    SLICE_X10Y145        FDRE                                         r  buffer7/dataReg_reg[12]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X10Y145        FDRE (Setup_fdre_C_CE)      -0.169     6.478    buffer7/dataReg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                 -1.114    




