
*** Running vivado
    with args -log RISCV_CPU_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_CPU_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source RISCV_CPU_top.tcl -notrace
Command: synth_design -top RISCV_CPU_top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16660 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 575.504 ; gain = 242.625
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISCV_CPU_top' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Program_counter' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:25]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:60]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:64]
WARNING: [Synth 8-3848] Net reg_rd_addr in module/entity Program_counter does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Program_counter' (1#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Program_counter.v:25]
INFO: [Synth 8-6157] synthesizing module 'Arithmetic_logic_unit' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Arithmetic_logic_unit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Arithmetic_logic_unit' (2#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Arithmetic_logic_unit.v:24]
INFO: [Synth 8-6157] synthesizing module 'Register_bank' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Register_bank.v:23]
WARNING: [Synth 8-3848] Net debug in module/entity Register_bank does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Register_bank.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Register_bank' (3#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Register_bank.v:23]
WARNING: [Synth 8-7023] instance 'new_reg_bank_instance' of module 'Register_bank' has 11 connections declared, but only 10 given [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:73]
WARNING: [Synth 8-3848] Net overflow in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:27]
WARNING: [Synth 8-3848] Net _offset in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:56]
WARNING: [Synth 8-3848] Net _ALU_result_1bit in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:30]
WARNING: [Synth 8-3848] Net _reg_write_sig in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:31]
WARNING: [Synth 8-3848] Net _reg_read_sig in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:32]
WARNING: [Synth 8-3848] Net _addr_write_sig in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:33]
WARNING: [Synth 8-3848] Net _PC_control_sig in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:35]
WARNING: [Synth 8-3848] Net _reg_1_addr in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:36]
WARNING: [Synth 8-3848] Net _reg_2_addr in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:37]
WARNING: [Synth 8-3848] Net _ALU_control_sig in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:38]
WARNING: [Synth 8-3848] Net _write_data in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:42]
WARNING: [Synth 8-3848] Net _write_addr in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:43]
WARNING: [Synth 8-3848] Net _reg_rs1_data in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:46]
WARNING: [Synth 8-3848] Net _src_1_data in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:47]
WARNING: [Synth 8-3848] Net _src_2_data in module/entity RISCV_CPU_top does not have driver. [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:48]
INFO: [Synth 8-6155] done synthesizing module 'RISCV_CPU_top' (4#1) [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/RSICV_CPU_top.v:23]
WARNING: [Synth 8-3331] design Register_bank has unconnected port debug
WARNING: [Synth 8-3331] design Register_bank has unconnected port reg_read_sig
WARNING: [Synth 8-3331] design Arithmetic_logic_unit has unconnected port clk
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[31]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[30]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[29]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[28]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[27]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[26]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[25]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[24]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[23]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[22]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[21]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[20]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[19]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[18]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[17]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[16]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[15]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[14]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[13]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[12]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[11]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[10]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[9]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[8]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[7]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[6]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[5]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[4]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[3]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[2]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[1]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rd_addr[0]
WARNING: [Synth 8-3331] design Program_counter has unconnected port offset[20]
WARNING: [Synth 8-3331] design Program_counter has unconnected port offset[19]
WARNING: [Synth 8-3331] design Program_counter has unconnected port offset[18]
WARNING: [Synth 8-3331] design Program_counter has unconnected port offset[17]
WARNING: [Synth 8-3331] design Program_counter has unconnected port offset[16]
WARNING: [Synth 8-3331] design Program_counter has unconnected port offset[15]
WARNING: [Synth 8-3331] design Program_counter has unconnected port offset[14]
WARNING: [Synth 8-3331] design Program_counter has unconnected port offset[13]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[31]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[30]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[29]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[28]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[27]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[26]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[25]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[24]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[23]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[22]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[21]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[20]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[19]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[18]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[17]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[16]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[15]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[14]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[13]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[12]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[11]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[10]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[9]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[8]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[7]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[6]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[5]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[4]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[3]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[2]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[1]
WARNING: [Synth 8-3331] design Program_counter has unconnected port reg_rs1_data[0]
WARNING: [Synth 8-3331] design RISCV_CPU_top has unconnected port overflow
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 648.613 ; gain = 315.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 648.613 ; gain = 315.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 648.613 ; gain = 315.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "overflow_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALU_result_reg' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Arithmetic_logic_unit.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_sig_reg' [E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/module/Arithmetic_logic_unit.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 648.613 ; gain = 315.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Program_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Arithmetic_logic_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module Register_bank 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element new_reg_bank_instance/x_reg was removed. 
WARNING: [Synth 8-3331] design RISCV_CPU_top has unconnected port overflow
WARNING: [Synth 8-3331] design RISCV_CPU_top has unconnected port clk
WARNING: [Synth 8-3331] design RISCV_CPU_top has unconnected port rst
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[31]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[30]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[29]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[28]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[27]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[26]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[25]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[24]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[23]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[22]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[21]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[20]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[19]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[18]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[17]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[16]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[15]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[14]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[13]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[12]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[11]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[10]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[9]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[8]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[7]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[6]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[5]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[4]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[3]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[2]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[1]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/ALU_result_reg[0]) is unused and will be removed from module RISCV_CPU_top.
WARNING: [Synth 8-3332] Sequential element (new_alu_instance/overflow_sig_reg) is unused and will be removed from module RISCV_CPU_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 797.656 ; gain = 464.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 797.656 ; gain = 464.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 797.656 ; gain = 464.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 797.656 ; gain = 464.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 797.656 ; gain = 464.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 797.656 ; gain = 464.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 797.656 ; gain = 464.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 797.656 ; gain = 464.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 797.656 ; gain = 464.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 797.656 ; gain = 464.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 797.656 ; gain = 464.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 797.656 ; gain = 464.777
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 902.594 ; gain = 593.934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 902.594 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.runs/synth_1/RISCV_CPU_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISCV_CPU_top_utilization_synth.rpt -pb RISCV_CPU_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 23 11:45:48 2023...
