// Seed: 2664164524
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_9;
  wire id_10;
  assign id_3 = id_5;
  wire id_11;
  wire id_12 = id_9;
  wire id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_6(
      .id_0(1), .id_1(id_3), .id_2(id_3), .id_3(1'd0 ? id_4 - id_1[1'b0] : 1)
  ); module_0(
      id_2, id_5, id_3, id_2, id_2, id_4, id_5, id_4
  );
endmodule
