#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 28 11:50:59 2019
# Process ID: 7592
# Current directory: C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.runs/synth_1
# Command line: vivado.exe -log Voice_Scope_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Voice_Scope_TOP.tcl
# Log file: C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.runs/synth_1/Voice_Scope_TOP.vds
# Journal file: C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Voice_Scope_TOP.tcl -notrace
Command: synth_design -top Voice_Scope_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 363.707 ; gain = 100.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Voice_Scope_TOP' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_30hz' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/clk_30hz.v:22]
INFO: [Synth 8-6155] done synthesizing module 'clk_30hz' (2#1) [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/clk_30hz.v:22]
INFO: [Synth 8-6157] synthesizing module 'Voice_Capturer' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Capturer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Voice_Capturer' (3#1) [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Capturer.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_display' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/LED_display.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/LED_display.v:38]
INFO: [Synth 8-6155] done synthesizing module 'LED_display' (4#1) [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/LED_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'colour_selector' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/colour_selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/dff.v:22]
INFO: [Synth 8-6155] done synthesizing module 'dff' (5#1) [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/dff.v:22]
INFO: [Synth 8-6155] done synthesizing module 'colour_selector' (6#1) [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/colour_selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'Draw_Waveform' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/Draw_Waveform.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Waveform' (7#1) [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/Draw_Waveform.v:6]
INFO: [Synth 8-6157] synthesizing module 'Draw_Background' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/Draw_Background.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Background' (8#1) [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/Draw_Background.v:24]
INFO: [Synth 8-6157] synthesizing module 'VGA_DISPLAY' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/VGA_DISPLAY.v:17]
INFO: [Synth 8-638] synthesizing module 'CLK_108M' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:83]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.375000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:125]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:187]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'CLK_108M' (9#1) [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:83]
INFO: [Synth 8-638] synthesizing module 'VGA_CONTROL' [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/VGA_CONTROL.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'VGA_CONTROL' (10#1) [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/VGA_CONTROL.vhd:61]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DISPLAY' (11#1) [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/VGA_DISPLAY.v:17]
WARNING: [Synth 8-3848] Net SEG in module/entity Voice_Scope_TOP does not have driver. [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:38]
WARNING: [Synth 8-3848] Net AN in module/entity Voice_Scope_TOP does not have driver. [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Voice_Scope_TOP' (12#1) [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:23]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[7]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[6]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[5]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[4]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[3]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[2]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[1]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[0]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port AN[3]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port AN[2]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port AN[1]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port AN[0]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SW15
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 420.785 ; gain = 157.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 420.785 ; gain = 157.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 420.785 ; gain = 157.547
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Voice_Scope_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Voice_Scope_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 742.828 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 742.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 742.828 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 742.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 742.828 ; gain = 479.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 742.828 ; gain = 479.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 742.828 ; gain = 479.590
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "maxVol" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 742.828 ; gain = 479.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_30hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Voice_Capturer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module LED_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module colour_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   3 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 2     
Module Draw_Waveform 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
Module Draw_Background 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 9     
Module VGA_CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module VGA_DISPLAY 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "maxVol" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Draw_Background has unconnected port axes[3]
WARNING: [Synth 8-3331] design Draw_Background has unconnected port axes[2]
WARNING: [Synth 8-3331] design Draw_Background has unconnected port axes[1]
WARNING: [Synth 8-3331] design Draw_Background has unconnected port axes[0]
WARNING: [Synth 8-3331] design Draw_Background has unconnected port grid[7]
WARNING: [Synth 8-3331] design Draw_Background has unconnected port grid[6]
WARNING: [Synth 8-3331] design Draw_Background has unconnected port grid[5]
WARNING: [Synth 8-3331] design Draw_Background has unconnected port grid[4]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[7]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[6]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[5]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[4]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[3]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[2]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[1]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SEG[0]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port AN[3]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port AN[2]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port AN[1]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port AN[0]
WARNING: [Synth 8-3331] design Voice_Scope_TOP has unconnected port SW15
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[1]' (FD) to 'cs/ticks_reg[9]'
INFO: [Synth 8-3886] merging instance 'cs/waveform_reg[1]' (FD) to 'cs/waveform_reg[5]'
INFO: [Synth 8-3886] merging instance 'cs/waveform_reg[2]' (FD) to 'cs/waveform_reg[3]'
INFO: [Synth 8-3886] merging instance 'cs/background_reg[3]' (FD) to 'cs/ticks_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/waveform_reg[3]' (FD) to 'cs/waveform_reg[4]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[4]' (FD) to 'cs/axes_reg[6]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[4]' (FD) to 'cs/ticks_reg[5]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[0]' (FDR) to 'cs/grid_reg[2]'
INFO: [Synth 8-3886] merging instance 'cs/background_reg[4]' (FD) to 'cs/background_reg[8]'
INFO: [Synth 8-3886] merging instance 'cs/waveform_reg[4]' (FD) to 'cs/waveform_reg[6]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[5]' (FD) to 'cs/axes_reg[7]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[5]' (FD) to 'cs/ticks_reg[8]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[1]' (FDR) to 'cs/grid_reg[3]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[6]' (FD) to 'cs/ticks_reg[10]'
INFO: [Synth 8-3886] merging instance 'cs/waveform_reg[6]' (FD) to 'cs/waveform_reg[7]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[7]' (FD) to 'cs/axes_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[7]' (FD) to 'cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[0]' (FD) to 'cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[2]' (FD) to 'cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[3]' (FD) to 'cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/background_reg[7]' (FD) to 'cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[8]' (FD) to 'cs/ticks_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[8]' (FDR) to 'cs/grid_reg[10]'
INFO: [Synth 8-3886] merging instance 'cs/background_reg[8]' (FD) to 'cs/background_reg[9]'
INFO: [Synth 8-3886] merging instance 'cs/waveform_reg[8]' (FD) to 'cs/waveform_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[9]' (FDR) to 'cs/grid_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[7]' (FDR) to 'cs/grid_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[10]' (FD) to 'cs/ticks_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/background_reg[10]' (FD) to 'cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/waveform_reg[10]' (FD) to 'cs/waveform_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs/ticks_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs/grid_reg[11] )
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[0]' (FD) to 'cs/axes_reg[6]'
INFO: [Synth 8-3886] merging instance 'cs/background_reg[0]' (FD) to 'cs/waveform_reg[9]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[3]' (FD) to 'cs/waveform_reg[5]'
INFO: [Synth 8-3886] merging instance 'cs/background_reg[5]' (FD) to 'cs/ticks_reg[9]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[10]' (FD) to 'cs/axes_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 742.828 ; gain = 479.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+----------------------+-----------+----------------------+------------------------------+
|Module Name     | RTL Object           | Inference | Size (Depth x Width) | Primitives                   | 
+----------------+----------------------+-----------+----------------------+------------------------------+
|Voice_Scope_TOP | dw/Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
+----------------+----------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 746.004 ; gain = 482.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 778.871 ; gain = 515.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------+----------------------+-----------+----------------------+------------------------------+
|Module Name     | RTL Object           | Inference | Size (Depth x Width) | Primitives                   | 
+----------------+----------------------+-----------+----------------------+------------------------------+
|Voice_Scope_TOP | dw/Sample_Memory_reg | Implied   | 2 K x 10             | RAM64X1D x 20  RAM64M x 60   | 
+----------------+----------------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'cs/background_reg[2]' (FDR) to 'cs/axes_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[8]' (FDS) to 'cs/background_reg[9]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 790.711 ; gain = 527.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 790.711 ; gain = 527.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 790.711 ; gain = 527.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 790.711 ; gain = 527.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 790.711 ; gain = 527.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 790.711 ; gain = 527.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 790.711 ; gain = 527.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     4|
|2     |CARRY4     |   100|
|3     |LUT1       |    29|
|4     |LUT2       |   157|
|5     |LUT3       |   146|
|6     |LUT4       |   107|
|7     |LUT5       |    83|
|8     |LUT6       |   221|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |    20|
|11    |RAM64M     |    60|
|12    |RAM64X1D   |    20|
|13    |FDRE       |   207|
|14    |FDSE       |     4|
|15    |IBUF       |     4|
|16    |OBUF       |    28|
|17    |OBUFT      |    12|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |  1203|
|2     |  cs             |colour_selector |    44|
|3     |    dff1         |dff             |     4|
|4     |    dff2         |dff_0           |     1|
|5     |  dbg            |Draw_Background |    20|
|6     |  dw             |Draw_Waveform   |   229|
|7     |  ld             |LED_display     |   463|
|8     |  my_clk         |clk_div         |    21|
|9     |  slow_clk       |clk_30hz        |    30|
|10    |  vc             |Voice_Capturer  |    86|
|11    |  vga            |VGA_DISPLAY     |   264|
|12    |    VGA_CLK_108M |CLK_108M        |     3|
|13    |    VGA_CONTROL  |VGA_CONTROL     |   247|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 790.711 ; gain = 527.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 790.711 ; gain = 205.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 790.711 ; gain = 527.473
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 790.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 60 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 790.711 ; gain = 540.750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 790.711 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jy/Desktop/EE2026_project_old/EE2026_project_old.runs/synth_1/Voice_Scope_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Voice_Scope_TOP_utilization_synth.rpt -pb Voice_Scope_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 11:52:05 2019...
