Line 170: [SYSTEMTIME][CL DELAY] [%d] rtg_check(%d) offset(%d)
Line 175: [SYSTEMTIME][CL DELAY] Rtg value set error!! dl_ul_timing(0x%x), ul/dl timing(%d, %d)
Line 247: [SYSTEMTIME][CL DELAY] NR_CLK_ON(0x%X) NR_URTG->NR0_SYSTEM_INFO(0x%X)
Line 375: [SYSTEMTIME][CL DELAY] NR RTG LOAD(0x%X)
Line 392: [SYSTEMTIME][CL DELAY] TX0_RX_TX_SAMPLE_CNT(0x%X)
Line 398: [SYSTEMTIME][CL DELAY] NR0_TA_ERRCORRECTION(0x%X)), TX_TA_ERRORCORRECTION(0x%x)
Line 402: [SYSTEMTIME][CL DELAY] TX0_TA_ABS_REL(0x%X) NR0_TA_ABS_REL(0x%X)
Line 434: [SYSTEMTIME][CL DELAY] NR0_RX_SAMPLE_CNT (0x%X), NR0_TX_SAMPLE_CNT (0x%X)
Line 437: [SYSTEMTIME][CL DELAY] Get DlUl Rtg(NR) : dl_rtg (%d) ul_rtg (%d) rtg_offset(%d), cur_rtg(%d)
Line 554: [SYSTEMTIMENR] Dump :: [%s] Addr[0x%08x], Data[0x%08x])
Line 565: [SYSTEMTIMEURTG] Dump :: [%s] Addr[0x%08x], Data[0x%08x])
Line 121: [SYSTEMTIME][CL DELAY] NR0_TA_ERRCORRECTION(0x%X)), TX_TA_ERRORCORRECTION(0x%x)
Line 130: [SYSTEMTIME][CL DELAY] RTG_LOAD_CFG(0x%X)
Line 135: [SYSTEMTIME][CL DELAY] NR_RTG_LOAD(%X) TX0_TA_ABS_REL(0x%X) NR0_TA_ABS_REL(0x%X)
Line 280: [SYSTEMTIME][CL DELAY] NR_RTG_LATCH_ENABLE_CPU(0x%X), NR_RTG_SNAP_CFG(0x%X)
Line 334: [SYSTEMTIME][CL DELAY] NR_RTG0_TIME_SNAP(0x%X), NR_RTG0_GENERAL_SNAP(0x%X), NR_RTG0_LATCHED_COUNTER_CPU(0x%X), NR_RTG0_LATCHED_GENERAL_COUNTER_CPU(0x%X)
Line 343: [SYSTEMTIME][CL DELAY] SetRtgLoad(RTG%d): bbRtg(0x%x), rfdRtg(0x%x), RTG diff(%d)
