// Seed: 2556110042
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output logic id_2,
    input wor id_3
);
  always_latch id_2 <= 1;
  wire id_5;
  wire id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6, id_5
  );
endmodule
module module_2;
  wire id_1;
  wire id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2
  );
endmodule
