#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x562d41271560 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x562d4125d290 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale -9 -10;
P_0x562d411ac050 .param/str "DATA_INIT_FILE" 0 3 5, "\000";
P_0x562d411ac090 .param/str "INSTR_INIT_FILE" 0 3 4, "test/1-binary/mult/mult_4.hex.txt";
P_0x562d411ac0d0 .param/l "TIMEOUT_CYCLES" 0 3 6, +C4<00000000000000000000000111110100>;
v0x562d412c67e0_0 .net "active", 0 0, v0x562d412be110_0;  1 drivers
v0x562d412c68a0_0 .net "address", 31 0, v0x562d412c13e0_0;  1 drivers
v0x562d412c6960_0 .net "byteenable", 3 0, v0x562d412c14c0_0;  1 drivers
v0x562d412c6a90_0 .var "clk", 0 0;
v0x562d412c6c40_0 .var "clk_enable", 0 0;
v0x562d412c6d00_0 .var/i "counter", 31 0;
v0x562d412c6de0_0 .net "read", 0 0, v0x562d412c1580_0;  1 drivers
v0x562d412c6e80_0 .net "readdata", 31 0, v0x562d412c6170_0;  1 drivers
v0x562d412c6fd0_0 .net "register_v0", 31 0, L_0x562d412d9c60;  1 drivers
v0x562d412c7120_0 .var "rst", 0 0;
v0x562d412c71c0_0 .net "waitrequest", 0 0, v0x562d412c64c0_0;  1 drivers
v0x562d412c72f0_0 .net "write", 0 0, v0x562d412c1830_0;  1 drivers
v0x562d412c7420_0 .net "writedata", 31 0, v0x562d412c18f0_0;  1 drivers
E_0x562d411817b0 .event negedge, v0x562d412b5d10_0;
S_0x562d4128b860 .scope module, "CPU" "mips_cpu_bus" 3 73, 4 1 0, S_0x562d4125d290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
v0x562d412c0c70_0 .net "active", 0 0, v0x562d412be110_0;  alias, 1 drivers
v0x562d412c3e30_0 .net "address", 31 0, v0x562d412c13e0_0;  alias, 1 drivers
v0x562d412c3f40_0 .net "byteenable", 3 0, v0x562d412c14c0_0;  alias, 1 drivers
v0x562d412c4030_0 .net "clk", 0 0, v0x562d412c6a90_0;  1 drivers
v0x562d412c40d0_0 .net "clk_enable", 0 0, L_0x562d412c7570;  1 drivers
v0x562d412c41c0_0 .net "data_address", 31 0, v0x562d412bed20_0;  1 drivers
v0x562d412c42b0_0 .net "data_byteenable", 3 0, v0x562d412b5eb0_0;  1 drivers
v0x562d412c4370_0 .net "data_read", 0 0, v0x562d412b6060_0;  1 drivers
v0x562d412c4410_0 .net "data_readdata", 31 0, v0x562d412c34e0_0;  1 drivers
v0x562d412c4560_0 .net "data_write", 0 0, v0x562d412b6120_0;  1 drivers
v0x562d412c4600_0 .net "data_writedata", 31 0, v0x562d412befe0_0;  1 drivers
v0x562d412c46c0_0 .net "instr_address", 31 0, v0x562d412bf330_0;  1 drivers
v0x562d412c47d0_0 .net "instr_read", 0 0, v0x562d412bf3f0_0;  1 drivers
v0x562d412c48c0_0 .net "instr_readdata", 31 0, v0x562d412c3620_0;  1 drivers
v0x562d412c4a10_0 .net "read", 0 0, v0x562d412c1580_0;  alias, 1 drivers
v0x562d412c4ab0_0 .net "readdata", 31 0, v0x562d412c6170_0;  alias, 1 drivers
v0x562d412c4bc0_0 .net "register_v0", 31 0, L_0x562d412d9c60;  alias, 1 drivers
v0x562d412c4de0_0 .net "reset", 0 0, v0x562d412c7120_0;  1 drivers
v0x562d412c4e80_0 .net "stall", 0 0, v0x562d412c38a0_0;  1 drivers
v0x562d412c4f20_0 .net "waitrequest", 0 0, v0x562d412c64c0_0;  alias, 1 drivers
v0x562d412c5010_0 .net "write", 0 0, v0x562d412c1830_0;  alias, 1 drivers
v0x562d412c5100_0 .net "writedata", 31 0, v0x562d412c18f0_0;  alias, 1 drivers
L_0x562d412c7570 .reduce/nor v0x562d412c38a0_0;
S_0x562d4128a370 .scope module, "cpuInst" "mips_cpu_harvard" 4 51, 5 1 0, S_0x562d4128b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "active";
    .port_info 4 /OUTPUT 32 "register_v0";
    .port_info 5 /INPUT 32 "instr_readdata";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 4 "byte_enable";
    .port_info 8 /OUTPUT 1 "instr_read";
    .port_info 9 /OUTPUT 32 "data_address";
    .port_info 10 /OUTPUT 1 "data_write";
    .port_info 11 /OUTPUT 1 "data_read";
    .port_info 12 /OUTPUT 32 "data_writedata";
    .port_info 13 /INPUT 32 "data_readdata";
v0x562d412bda30_0 .net "HI_alu2reg", 31 0, v0x562d4129f660_0;  1 drivers
v0x562d412bdb10_0 .net "HI_reg2alu", 31 0, v0x562d412bb0f0_0;  1 drivers
v0x562d412bdc20_0 .net "HI_write_enable", 0 0, v0x562d412b51d0_0;  1 drivers
v0x562d412bdd10_0 .net "LO_alu2reg", 31 0, v0x562d4127c3b0_0;  1 drivers
v0x562d412bde00_0 .net "LO_reg2alu", 31 0, v0x562d412bb450_0;  1 drivers
v0x562d412bdf60_0 .net "LO_write_enable", 0 0, v0x562d412b5270_0;  1 drivers
v0x562d412be050_0 .var "act", 0 0;
v0x562d412be110_0 .var "active", 0 0;
v0x562d412be1b0_0 .net "alu_control", 4 0, v0x562d412b5330_0;  1 drivers
v0x562d412be2e0_0 .net "alu_input", 31 0, v0x562d412b8230_0;  1 drivers
v0x562d412be3f0_0 .net "alu_sel", 0 0, v0x562d412b5df0_0;  1 drivers
v0x562d412be4e0_0 .net "aluout", 31 0, v0x562d412b3b40_0;  1 drivers
v0x562d412be5f0_0 .net "branch_cond", 2 0, v0x562d412b53d0_0;  1 drivers
v0x562d412be700_0 .net "branch_is_true", 0 0, v0x562d412b3fa0_0;  1 drivers
v0x562d412be7a0_0 .net "byte_enable", 3 0, v0x562d412b5eb0_0;  alias, 1 drivers
v0x562d412be860_0 .net "byte_offset", 1 0, L_0x562d412ddd10;  1 drivers
v0x562d412be950_0 .net "clk", 0 0, v0x562d412c6a90_0;  alias, 1 drivers
v0x562d412beb00_0 .net "clk_enable", 0 0, L_0x562d412c7570;  alias, 1 drivers
v0x562d412bebc0_0 .var "clken", 0 0;
v0x562d412bec60_0 .net "curr_pc", 31 0, v0x562d412b99d0_0;  1 drivers
v0x562d412bed20_0 .var "data_address", 31 0;
v0x562d412bee00_0 .net "data_read", 0 0, v0x562d412b6060_0;  alias, 1 drivers
v0x562d412beea0_0 .net "data_readdata", 31 0, v0x562d412c34e0_0;  alias, 1 drivers
v0x562d412bef40_0 .net "data_write", 0 0, v0x562d412b6120_0;  alias, 1 drivers
v0x562d412befe0_0 .var "data_writedata", 31 0;
v0x562d412bf0a0_0 .net "extended_data", 31 0, v0x562d412bd570_0;  1 drivers
v0x562d412bf1b0_0 .net "extended_imm", 31 0, L_0x562d412d84b0;  1 drivers
v0x562d412bf270_0 .net "imm", 15 0, L_0x562d412c76f0;  1 drivers
v0x562d412bf330_0 .var "instr_address", 31 0;
v0x562d412bf3f0_0 .var "instr_read", 0 0;
v0x562d412bf4b0_0 .net "instr_readdata", 31 0, v0x562d412c3620_0;  alias, 1 drivers
v0x562d412bf5c0_0 .net "is_branch", 0 0, v0x562d412b6540_0;  1 drivers
v0x562d412bf6b0_0 .net "j_addr", 25 0, L_0x562d412c7630;  1 drivers
v0x562d412bf770_0 .net "link_pc", 31 0, L_0x562d412d7c70;  1 drivers
v0x562d412bf860_0 .net "lwlr_data", 31 0, v0x562d412b77b0_0;  1 drivers
v0x562d412bf970_0 .net "lwlr_sel", 1 0, v0x562d412b6770_0;  1 drivers
v0x562d412bfa30_0 .net "next_pc", 31 0, v0x562d412ba940_0;  1 drivers
v0x562d412bfb20_0 .net "pc_sel", 1 0, v0x562d412b6850_0;  1 drivers
v0x562d412bfc30_0 .net "rd", 4 0, L_0x562d412c79e0;  1 drivers
v0x562d412bfcf0_0 .net "reg_addr_sel", 1 0, v0x562d412b6a10_0;  1 drivers
v0x562d412bfde0_0 .net "reg_data_a", 31 0, v0x562d412bc0d0_0;  1 drivers
v0x562d412bfea0_0 .net "reg_data_b", 31 0, v0x562d412bc1e0_0;  1 drivers
v0x562d412bff60_0 .net "reg_data_sel", 1 0, v0x562d412b6af0_0;  1 drivers
v0x562d412c0070_0 .net "reg_write_addr", 4 0, v0x562d412b7cb0_0;  1 drivers
v0x562d412c0180_0 .net "reg_write_data", 31 0, v0x562d412b8e30_0;  1 drivers
v0x562d412c0290_0 .net "reg_write_enable", 0 0, v0x562d412b6bd0_0;  1 drivers
v0x562d412c0380_0 .net "register_v0", 31 0, L_0x562d412d9c60;  alias, 1 drivers
v0x562d412c0440_0 .net "reset", 0 0, v0x562d412c7120_0;  alias, 1 drivers
v0x562d412c0570_0 .net "rs", 4 0, L_0x562d412c7790;  1 drivers
v0x562d412c0610_0 .net "rt", 4 0, L_0x562d412c7830;  1 drivers
v0x562d412c06b0_0 .net "shamt", 4 0, L_0x562d412d8980;  1 drivers
v0x562d412c07c0_0 .net "signextend_sel", 0 0, v0x562d412b6f10_0;  1 drivers
E_0x562d411821b0/0 .event edge, v0x562d412be050_0, v0x562d412beb00_0, v0x562d412b6c90_0, v0x562d412b99d0_0;
E_0x562d411821b0/1 .event edge, v0x562d412b76d0_0, v0x562d412b3b40_0;
E_0x562d411821b0 .event/or E_0x562d411821b0/0, E_0x562d411821b0/1;
L_0x562d412c7630 .part v0x562d412c3620_0, 0, 26;
L_0x562d412c76f0 .part v0x562d412c3620_0, 0, 16;
L_0x562d412c7790 .part v0x562d412c3620_0, 21, 5;
L_0x562d412c7830 .part v0x562d412c3620_0, 16, 5;
L_0x562d412c79e0 .part v0x562d412c3620_0, 11, 5;
L_0x562d412d86c0 .part v0x562d412b6770_0, 1, 1;
L_0x562d412dddb0 .part v0x562d412b6770_0, 0, 1;
S_0x562d41288f20 .scope module, "ALU_1" "ALU" 5 148, 6 3 0, S_0x562d4128a370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /INPUT 3 "branch_cond";
    .port_info 4 /INPUT 32 "LO_input";
    .port_info 5 /INPUT 32 "HI_input";
    .port_info 6 /INPUT 5 "sa";
    .port_info 7 /OUTPUT 32 "alu_result";
    .port_info 8 /OUTPUT 1 "branch_cond_true";
    .port_info 9 /OUTPUT 32 "LO_output";
    .port_info 10 /OUTPUT 32 "HI_output";
    .port_info 11 /OUTPUT 2 "byte_offset";
enum0x562d41217950 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
enum0x562d4121a510 .enum4 (3)
   "BRANCH_NOTHING" 3'b000,
   "BRANCH_EQUAL" 3'b001,
   "BRANCH_NOT_EQUAL" 3'b010,
   "BRANCH_LTZ" 3'b011,
   "BRANCH_GTZ" 3'b100,
   "BRANCH_LTEZ" 3'b101,
   "BRANCH_GTEZ" 3'b110
 ;
L_0x562d4129f540 .functor AND 32, v0x562d412bc0d0_0, L_0x562d412d8b50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x562d4127f5c0 .functor AND 32, v0x562d412bc0d0_0, v0x562d412b8230_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x562d4127bde0 .functor OR 32, v0x562d412bc0d0_0, L_0x562d412d8b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x562d4117cf90 .functor OR 32, v0x562d412bc0d0_0, v0x562d412b8230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x562d412d94b0 .functor XOR 32, v0x562d412bc0d0_0, L_0x562d412d8b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x562d412d9520 .functor XOR 32, v0x562d412bc0d0_0, v0x562d412b8230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x562d412d9ee0 .functor NOT 32, v0x562d412b8230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562d41258af0_0 .net "A", 31 0, v0x562d412bc0d0_0;  alias, 1 drivers
v0x562d41250950_0 .net "B", 31 0, v0x562d412b8230_0;  alias, 1 drivers
v0x562d412a2a10_0 .net "HI_input", 31 0, v0x562d412bb0f0_0;  alias, 1 drivers
v0x562d4129f660_0 .var "HI_output", 31 0;
v0x562d4129ba80_0 .net "LO_input", 31 0, v0x562d412bb450_0;  alias, 1 drivers
v0x562d4127c3b0_0 .var "LO_output", 31 0;
L_0x7fceafaad0f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562d41192bf0_0 .net/2u *"_ivl_0", 15 0, L_0x7fceafaad0f0;  1 drivers
v0x562d412b01b0_0 .net *"_ivl_10", 31 0, L_0x562d4129f540;  1 drivers
v0x562d412b0290_0 .net *"_ivl_102", 63 0, L_0x562d412dbc10;  1 drivers
L_0x7fceafaad498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562d412b0370_0 .net *"_ivl_105", 31 0, L_0x7fceafaad498;  1 drivers
v0x562d412b0450_0 .net *"_ivl_106", 63 0, L_0x562d412dbe10;  1 drivers
L_0x7fceafaad4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562d412b0530_0 .net *"_ivl_109", 31 0, L_0x7fceafaad4e0;  1 drivers
L_0x7fceafaad528 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x562d412b0610_0 .net/2u *"_ivl_112", 4 0, L_0x7fceafaad528;  1 drivers
v0x562d412b06f0_0 .net *"_ivl_114", 0 0, L_0x562d412dc190;  1 drivers
v0x562d412b07b0_0 .net *"_ivl_117", 31 0, L_0x562d412dc280;  1 drivers
v0x562d412b0890_0 .net *"_ivl_119", 31 0, L_0x562d412dc070;  1 drivers
v0x562d412b0970_0 .net *"_ivl_12", 31 0, L_0x562d4127f5c0;  1 drivers
L_0x7fceafaad570 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x562d412b0a50_0 .net/2u *"_ivl_122", 4 0, L_0x7fceafaad570;  1 drivers
v0x562d412b0b30_0 .net *"_ivl_124", 0 0, L_0x562d412dc770;  1 drivers
v0x562d412b0bf0_0 .net *"_ivl_127", 31 0, L_0x562d412dc860;  1 drivers
v0x562d412b0cd0_0 .net *"_ivl_129", 31 0, L_0x562d412dca50;  1 drivers
L_0x7fceafaad5b8 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x562d412b0db0_0 .net/2u *"_ivl_132", 4 0, L_0x7fceafaad5b8;  1 drivers
v0x562d412b0e90_0 .net *"_ivl_134", 0 0, L_0x562d412dcde0;  1 drivers
v0x562d412b0f50_0 .net/s *"_ivl_136", 31 0, L_0x562d412dced0;  1 drivers
v0x562d412b1030_0 .net *"_ivl_138", 31 0, L_0x562d412dcb90;  1 drivers
L_0x7fceafaad600 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x562d412b1110_0 .net/2u *"_ivl_142", 4 0, L_0x7fceafaad600;  1 drivers
v0x562d412b11f0_0 .net *"_ivl_144", 0 0, L_0x562d412dd210;  1 drivers
v0x562d412b12b0_0 .net/s *"_ivl_146", 31 0, L_0x562d412dd300;  1 drivers
v0x562d412b1390_0 .net *"_ivl_148", 31 0, L_0x562d412dd530;  1 drivers
v0x562d412b1470_0 .net *"_ivl_153", 29 0, L_0x562d412dd930;  1 drivers
L_0x7fceafaad648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562d412b1550_0 .net/2u *"_ivl_154", 1 0, L_0x7fceafaad648;  1 drivers
L_0x7fceafaad180 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x562d412b1630_0 .net/2u *"_ivl_16", 4 0, L_0x7fceafaad180;  1 drivers
v0x562d412b1710_0 .net *"_ivl_18", 0 0, L_0x562d412d9090;  1 drivers
v0x562d412b17d0_0 .net *"_ivl_20", 31 0, L_0x562d4127bde0;  1 drivers
v0x562d412b18b0_0 .net *"_ivl_22", 31 0, L_0x562d4117cf90;  1 drivers
L_0x7fceafaad1c8 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x562d412b1990_0 .net/2u *"_ivl_26", 4 0, L_0x7fceafaad1c8;  1 drivers
v0x562d412b1a70_0 .net *"_ivl_28", 0 0, L_0x562d412d93c0;  1 drivers
v0x562d412b1b30_0 .net *"_ivl_3", 15 0, L_0x562d412d8a80;  1 drivers
v0x562d412b1c10_0 .net *"_ivl_30", 31 0, L_0x562d412d94b0;  1 drivers
v0x562d412b1cf0_0 .net *"_ivl_32", 31 0, L_0x562d412d9520;  1 drivers
v0x562d412b1dd0_0 .net *"_ivl_36", 0 0, L_0x562d412d9760;  1 drivers
L_0x7fceafaad210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562d412b1e90_0 .net/2u *"_ivl_38", 31 0, L_0x7fceafaad210;  1 drivers
L_0x7fceafaad258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562d412b1f70_0 .net/2u *"_ivl_40", 31 0, L_0x7fceafaad258;  1 drivers
v0x562d412b2050_0 .net *"_ivl_44", 0 0, L_0x562d412d9a10;  1 drivers
L_0x7fceafaad2a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562d412b2110_0 .net/2u *"_ivl_46", 31 0, L_0x7fceafaad2a0;  1 drivers
L_0x7fceafaad2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562d412b21f0_0 .net/2u *"_ivl_48", 31 0, L_0x7fceafaad2e8;  1 drivers
L_0x7fceafaad330 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x562d412b22d0_0 .net/2u *"_ivl_52", 4 0, L_0x7fceafaad330;  1 drivers
v0x562d412b23b0_0 .net *"_ivl_54", 0 0, L_0x562d412d9df0;  1 drivers
v0x562d412b2470_0 .net *"_ivl_56", 31 0, L_0x562d412d9ee0;  1 drivers
L_0x7fceafaad378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562d412b2550_0 .net/2u *"_ivl_58", 31 0, L_0x7fceafaad378;  1 drivers
L_0x7fceafaad138 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x562d412b2630_0 .net/2u *"_ivl_6", 4 0, L_0x7fceafaad138;  1 drivers
v0x562d412b2710_0 .net *"_ivl_60", 31 0, L_0x562d412d9f50;  1 drivers
L_0x7fceafaad3c0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x562d412b27f0_0 .net/2u *"_ivl_66", 4 0, L_0x7fceafaad3c0;  1 drivers
v0x562d412b28d0_0 .net *"_ivl_68", 0 0, L_0x562d412da470;  1 drivers
v0x562d412b2990_0 .net *"_ivl_70", 31 0, L_0x562d412da560;  1 drivers
v0x562d412b2a70_0 .net *"_ivl_72", 31 0, L_0x562d412da6a0;  1 drivers
L_0x7fceafaad408 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x562d412b2b50_0 .net/2u *"_ivl_76", 4 0, L_0x7fceafaad408;  1 drivers
v0x562d412b2c30_0 .net *"_ivl_78", 0 0, L_0x562d412da600;  1 drivers
v0x562d412b2cf0_0 .net *"_ivl_8", 0 0, L_0x562d412d8d10;  1 drivers
v0x562d412b2db0_0 .net *"_ivl_80", 31 0, L_0x562d412daac0;  1 drivers
v0x562d412b2e90_0 .net *"_ivl_82", 31 0, L_0x562d412da7e0;  1 drivers
L_0x7fceafaad450 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x562d412b2f70_0 .net/2u *"_ivl_86", 4 0, L_0x7fceafaad450;  1 drivers
v0x562d412b3050_0 .net *"_ivl_88", 0 0, L_0x562d412daeb0;  1 drivers
v0x562d412b3110_0 .net *"_ivl_90", 31 0, L_0x562d412dafa0;  1 drivers
v0x562d412b31f0_0 .net *"_ivl_92", 31 0, L_0x562d412db120;  1 drivers
v0x562d412b36e0_0 .net/s *"_ivl_96", 63 0, L_0x562d412db680;  1 drivers
v0x562d412b37c0_0 .net/s *"_ivl_98", 63 0, L_0x562d412db930;  1 drivers
v0x562d412b38a0_0 .net "adder_B", 31 0, L_0x562d412da1b0;  1 drivers
v0x562d412b3980_0 .net "adder_result", 31 0, L_0x562d412da2f0;  1 drivers
v0x562d412b3a60_0 .net "alu_control", 4 0, v0x562d412b5330_0;  alias, 1 drivers
v0x562d412b3b40_0 .var "alu_result", 31 0;
v0x562d412b3c20_0 .net "bitwise_and", 31 0, L_0x562d412d8f20;  1 drivers
v0x562d412b3d00_0 .net "bitwise_or", 31 0, L_0x562d412d91f0;  1 drivers
v0x562d412b3de0_0 .net "bitwise_xor", 31 0, L_0x562d412d95d0;  1 drivers
v0x562d412b3ec0_0 .net "branch_cond", 2 0, v0x562d412b53d0_0;  alias, 1 drivers
v0x562d412b3fa0_0 .var "branch_cond_true", 0 0;
v0x562d412b4060_0 .net "byte_offset", 1 0, L_0x562d412ddd10;  alias, 1 drivers
v0x562d412b4140_0 .net "immediate_zero_extend", 31 0, L_0x562d412d8b50;  1 drivers
v0x562d412b4220_0 .net "less_than_signed", 31 0, L_0x562d412d9bc0;  1 drivers
v0x562d412b4300_0 .net "less_than_unsigned", 31 0, L_0x562d412d9890;  1 drivers
v0x562d412b43e0_0 .net "lwlr_addr", 31 0, L_0x562d412dda20;  1 drivers
v0x562d412b44c0_0 .net "product_hi", 31 0, L_0x562d412dc4a0;  1 drivers
v0x562d412b45a0_0 .net "product_lo", 31 0, L_0x562d412dcaf0;  1 drivers
v0x562d412b4680_0 .net "quotient", 31 0, L_0x562d412dcc30;  1 drivers
v0x562d412b4760_0 .net "remainder", 31 0, L_0x562d412dd5d0;  1 drivers
v0x562d412b4840_0 .net "sa", 4 0, L_0x562d412d8980;  alias, 1 drivers
v0x562d412b4920_0 .net "shift_left_logical", 31 0, L_0x562d412da740;  1 drivers
v0x562d412b4a00_0 .net "shift_right_arithmetic", 31 0, L_0x562d412db3d0;  1 drivers
v0x562d412b4ae0_0 .net "shift_right_logical", 31 0, L_0x562d412dac20;  1 drivers
v0x562d412b4bc0_0 .net/s "signed_product", 63 0, L_0x562d412dbad0;  1 drivers
v0x562d412b4ca0_0 .net "unsigned_product", 63 0, L_0x562d412dbf30;  1 drivers
E_0x562d4121e200/0 .event edge, v0x562d412b3a60_0, v0x562d412b3980_0, v0x562d412b3c20_0, v0x562d412b3d00_0;
E_0x562d4121e200/1 .event edge, v0x562d412b3de0_0, v0x562d412b4220_0, v0x562d412b4300_0, v0x562d412b4920_0;
E_0x562d4121e200/2 .event edge, v0x562d412b4ae0_0, v0x562d412b4a00_0, v0x562d41250950_0, v0x562d412b43e0_0;
E_0x562d4121e200/3 .event edge, v0x562d4129ba80_0, v0x562d412a2a10_0, v0x562d412b3ec0_0, v0x562d41258af0_0;
E_0x562d4121e200/4 .event edge, v0x562d412b44c0_0, v0x562d412b45a0_0, v0x562d412b4680_0, v0x562d412b4760_0;
E_0x562d4121e200 .event/or E_0x562d4121e200/0, E_0x562d4121e200/1, E_0x562d4121e200/2, E_0x562d4121e200/3, E_0x562d4121e200/4;
L_0x562d412d8a80 .part v0x562d412b8230_0, 0, 16;
L_0x562d412d8b50 .concat [ 16 16 0 0], L_0x562d412d8a80, L_0x7fceafaad0f0;
L_0x562d412d8d10 .cmp/eq 5, v0x562d412b5330_0, L_0x7fceafaad138;
L_0x562d412d8f20 .functor MUXZ 32, L_0x562d4127f5c0, L_0x562d4129f540, L_0x562d412d8d10, C4<>;
L_0x562d412d9090 .cmp/eq 5, v0x562d412b5330_0, L_0x7fceafaad180;
L_0x562d412d91f0 .functor MUXZ 32, L_0x562d4117cf90, L_0x562d4127bde0, L_0x562d412d9090, C4<>;
L_0x562d412d93c0 .cmp/eq 5, v0x562d412b5330_0, L_0x7fceafaad1c8;
L_0x562d412d95d0 .functor MUXZ 32, L_0x562d412d9520, L_0x562d412d94b0, L_0x562d412d93c0, C4<>;
L_0x562d412d9760 .cmp/gt 32, v0x562d412b8230_0, v0x562d412bc0d0_0;
L_0x562d412d9890 .functor MUXZ 32, L_0x7fceafaad258, L_0x7fceafaad210, L_0x562d412d9760, C4<>;
L_0x562d412d9a10 .cmp/gt.s 32, v0x562d412b8230_0, v0x562d412bc0d0_0;
L_0x562d412d9bc0 .functor MUXZ 32, L_0x7fceafaad2e8, L_0x7fceafaad2a0, L_0x562d412d9a10, C4<>;
L_0x562d412d9df0 .cmp/eq 5, v0x562d412b5330_0, L_0x7fceafaad330;
L_0x562d412d9f50 .arith/sum 32, L_0x562d412d9ee0, L_0x7fceafaad378;
L_0x562d412da1b0 .functor MUXZ 32, v0x562d412b8230_0, L_0x562d412d9f50, L_0x562d412d9df0, C4<>;
L_0x562d412da2f0 .arith/sum 32, v0x562d412bc0d0_0, L_0x562d412da1b0;
L_0x562d412da470 .cmp/eq 5, v0x562d412b5330_0, L_0x7fceafaad3c0;
L_0x562d412da560 .shift/l 32, v0x562d412b8230_0, L_0x562d412d8980;
L_0x562d412da6a0 .shift/l 32, v0x562d412b8230_0, v0x562d412bc0d0_0;
L_0x562d412da740 .functor MUXZ 32, L_0x562d412da6a0, L_0x562d412da560, L_0x562d412da470, C4<>;
L_0x562d412da600 .cmp/eq 5, v0x562d412b5330_0, L_0x7fceafaad408;
L_0x562d412daac0 .shift/r 32, v0x562d412b8230_0, L_0x562d412d8980;
L_0x562d412da7e0 .shift/r 32, v0x562d412b8230_0, v0x562d412bc0d0_0;
L_0x562d412dac20 .functor MUXZ 32, L_0x562d412da7e0, L_0x562d412daac0, L_0x562d412da600, C4<>;
L_0x562d412daeb0 .cmp/eq 5, v0x562d412b5330_0, L_0x7fceafaad450;
L_0x562d412dafa0 .shift/rs 32, v0x562d412b8230_0, L_0x562d412d8980;
L_0x562d412db120 .shift/rs 32, v0x562d412b8230_0, v0x562d412bc0d0_0;
L_0x562d412db3d0 .functor MUXZ 32, L_0x562d412db120, L_0x562d412dafa0, L_0x562d412daeb0, C4<>;
L_0x562d412db680 .extend/s 64, v0x562d412bc0d0_0;
L_0x562d412db930 .extend/s 64, v0x562d412b8230_0;
L_0x562d412dbad0 .arith/mult 64, L_0x562d412db680, L_0x562d412db930;
L_0x562d412dbc10 .concat [ 32 32 0 0], v0x562d412bc0d0_0, L_0x7fceafaad498;
L_0x562d412dbe10 .concat [ 32 32 0 0], v0x562d412b8230_0, L_0x7fceafaad4e0;
L_0x562d412dbf30 .arith/mult 64, L_0x562d412dbc10, L_0x562d412dbe10;
L_0x562d412dc190 .cmp/eq 5, v0x562d412b5330_0, L_0x7fceafaad528;
L_0x562d412dc280 .part L_0x562d412dbad0, 32, 32;
L_0x562d412dc070 .part L_0x562d412dbf30, 32, 32;
L_0x562d412dc4a0 .functor MUXZ 32, L_0x562d412dc070, L_0x562d412dc280, L_0x562d412dc190, C4<>;
L_0x562d412dc770 .cmp/eq 5, v0x562d412b5330_0, L_0x7fceafaad570;
L_0x562d412dc860 .part L_0x562d412dbad0, 0, 32;
L_0x562d412dca50 .part L_0x562d412dbf30, 0, 32;
L_0x562d412dcaf0 .functor MUXZ 32, L_0x562d412dca50, L_0x562d412dc860, L_0x562d412dc770, C4<>;
L_0x562d412dcde0 .cmp/eq 5, v0x562d412b5330_0, L_0x7fceafaad5b8;
L_0x562d412dced0 .arith/div.s 32, v0x562d412bc0d0_0, v0x562d412b8230_0;
L_0x562d412dcb90 .arith/div 32, v0x562d412bc0d0_0, v0x562d412b8230_0;
L_0x562d412dcc30 .functor MUXZ 32, L_0x562d412dcb90, L_0x562d412dced0, L_0x562d412dcde0, C4<>;
L_0x562d412dd210 .cmp/eq 5, v0x562d412b5330_0, L_0x7fceafaad600;
L_0x562d412dd300 .arith/mod.s 32, v0x562d412bc0d0_0, v0x562d412b8230_0;
L_0x562d412dd530 .arith/mod 32, v0x562d412bc0d0_0, v0x562d412b8230_0;
L_0x562d412dd5d0 .functor MUXZ 32, L_0x562d412dd530, L_0x562d412dd300, L_0x562d412dd210, C4<>;
L_0x562d412dd930 .part L_0x562d412da2f0, 2, 30;
L_0x562d412dda20 .concat [ 2 30 0 0], L_0x7fceafaad648, L_0x562d412dd930;
L_0x562d412ddd10 .part L_0x562d412da2f0, 0, 2;
S_0x562d412b4f00 .scope module, "ALU_decoder_1" "ALU_decoder" 5 139, 7 1 0, S_0x562d4128a370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /OUTPUT 5 "alu_control";
    .port_info 2 /OUTPUT 3 "branch_cond";
    .port_info 3 /OUTPUT 5 "sa";
    .port_info 4 /OUTPUT 1 "LO_write_enable";
    .port_info 5 /OUTPUT 1 "HI_write_enable";
enum0x562d4120f040 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_ADDIU" 6'b001001,
   "OPCODE_ANDI" 6'b001100,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_ORI" 6'b001101,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001,
   "OPCODE_SLTI" 6'b001010,
   "OPCODE_SLTIU" 6'b001011,
   "OPCODE_SW" 6'b101011,
   "OPCODE_XORI" 6'b001110,
   "OPCODE_LUI" 6'b001111,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011
 ;
enum0x562d41211ae0 .enum4 (6)
   "FUNC_ADDU" 6'b100001,
   "FUNC_AND" 6'b100100,
   "FUNC_MULT" 6'b011000,
   "FUNC_MULTU" 6'b011001,
   "FUNC_OR" 6'b100101,
   "FUNC_SLL" 6'b000000,
   "FUNC_SLLV" 6'b000100,
   "FUNC_SLT" 6'b101010,
   "FUNC_SLTU" 6'b101011,
   "FUNC_SRA" 6'b000011,
   "FUNC_SRAV" 6'b000111,
   "FUNC_SRL" 6'b000010,
   "FUNC_SRLV" 6'b000110,
   "FUNC_SUBU" 6'b100011,
   "FUNC_XOR" 6'b100110,
   "FUNC_DIV" 6'b011010,
   "FUNC_DIVU" 6'b011011,
   "FUNC_MTLO" 6'b010011,
   "FUNC_MTHI" 6'b010001,
   "FUNC_JALR" 6'b001001,
   "FUNC_JR" 6'b001000,
   "FUNC_MFLO" 6'b010010,
   "FUNC_MFHI" 6'b010000
 ;
enum0x562d41214170 .enum4 (5)
   "BRANCH_BGEZ" 5'b00001,
   "BRANCH_BGEZAL" 5'b10001,
   "BRANCH_BLTZ" 5'b00000,
   "BRANCH_BLTZAL" 5'b10000
 ;
enum0x562d41214b20 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
v0x562d412b51d0_0 .var "HI_write_enable", 0 0;
v0x562d412b5270_0 .var "LO_write_enable", 0 0;
v0x562d412b5330_0 .var "alu_control", 4 0;
v0x562d412b53d0_0 .var "branch_cond", 2 0;
v0x562d412b54a0_0 .net "branch_field", 4 0, L_0x562d412d88e0;  1 drivers
v0x562d412b5560_0 .net "func_code", 5 0, L_0x562d412d8840;  1 drivers
v0x562d412b5640_0 .net "instr_opcode", 5 0, L_0x562d412d87a0;  1 drivers
v0x562d412b5720_0 .net "instr_readdata", 31 0, v0x562d412c3620_0;  alias, 1 drivers
v0x562d412b5800_0 .net "sa", 4 0, L_0x562d412d8980;  alias, 1 drivers
E_0x562d411f2ff0 .event edge, v0x562d412b5640_0, v0x562d412b5560_0;
E_0x562d4110eb40 .event edge, v0x562d412b5640_0, v0x562d412b54a0_0;
L_0x562d412d87a0 .part v0x562d412c3620_0, 26, 6;
L_0x562d412d8840 .part v0x562d412c3620_0, 0, 6;
L_0x562d412d88e0 .part v0x562d412c3620_0, 16, 5;
L_0x562d412d8980 .part v0x562d412c3620_0, 6, 5;
S_0x562d412b5960 .scope module, "decoder_1" "decoder" 5 87, 8 3 0, S_0x562d4128a370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "active";
    .port_info 4 /INPUT 1 "is_true";
    .port_info 5 /OUTPUT 2 "pc_sel";
    .port_info 6 /OUTPUT 1 "data_write";
    .port_info 7 /OUTPUT 1 "data_read";
    .port_info 8 /OUTPUT 4 "byte_enable";
    .port_info 9 /OUTPUT 1 "reg_write_enable";
    .port_info 10 /OUTPUT 2 "reg_addr_sel";
    .port_info 11 /OUTPUT 1 "alu_sel";
    .port_info 12 /OUTPUT 2 "reg_data_sel";
    .port_info 13 /OUTPUT 1 "signextend_sel";
    .port_info 14 /OUTPUT 2 "lwlr_sel";
    .port_info 15 /OUTPUT 1 "is_branch";
enum0x562d4120bd60 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_SW" 6'b101011,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001
 ;
v0x562d412b5d10_0 .net "active", 0 0, v0x562d412be110_0;  alias, 1 drivers
v0x562d412b5df0_0 .var "alu_sel", 0 0;
v0x562d412b5eb0_0 .var "byte_enable", 3 0;
v0x562d412b5fa0_0 .net "clk_enable", 0 0, v0x562d412bebc0_0;  1 drivers
v0x562d412b6060_0 .var "data_read", 0 0;
v0x562d412b6120_0 .var "data_write", 0 0;
v0x562d412b61e0_0 .net "funct_code", 5 0, L_0x562d412d8020;  1 drivers
v0x562d412b62c0_0 .net "immediate", 15 0, L_0x562d412d80c0;  1 drivers
v0x562d412b63a0_0 .net "instr_opcode", 5 0, L_0x562d412d7da0;  1 drivers
v0x562d412b6480_0 .net "instr_readdata", 31 0, v0x562d412c3620_0;  alias, 1 drivers
v0x562d412b6540_0 .var "is_branch", 0 0;
v0x562d412b65e0_0 .net "is_true", 0 0, v0x562d412b3fa0_0;  alias, 1 drivers
v0x562d412b66b0_0 .net "j_addr", 25 0, L_0x562d412d8160;  1 drivers
v0x562d412b6770_0 .var "lwlr_sel", 1 0;
v0x562d412b6850_0 .var "pc_sel", 1 0;
v0x562d412b6930_0 .net "rd", 4 0, L_0x562d412d7f80;  1 drivers
v0x562d412b6a10_0 .var "reg_addr_sel", 1 0;
v0x562d412b6af0_0 .var "reg_data_sel", 1 0;
v0x562d412b6bd0_0 .var "reg_write_enable", 0 0;
v0x562d412b6c90_0 .net "reset", 0 0, v0x562d412c7120_0;  alias, 1 drivers
v0x562d412b6d50_0 .net "rs", 4 0, L_0x562d412d7e40;  1 drivers
v0x562d412b6e30_0 .net "rt", 4 0, L_0x562d412d7ee0;  1 drivers
v0x562d412b6f10_0 .var "signextend_sel", 0 0;
E_0x562d4118b590/0 .event edge, v0x562d412b5fa0_0, v0x562d412b63a0_0, v0x562d412b61e0_0, v0x562d412b61e0_0;
E_0x562d4118b590/1 .event edge, v0x562d412b61e0_0, v0x562d412b6e30_0, v0x562d412b3fa0_0;
E_0x562d4118b590 .event/or E_0x562d4118b590/0, E_0x562d4118b590/1;
L_0x562d412d7da0 .part v0x562d412c3620_0, 26, 6;
L_0x562d412d7e40 .part v0x562d412c3620_0, 21, 5;
L_0x562d412d7ee0 .part v0x562d412c3620_0, 16, 5;
L_0x562d412d7f80 .part v0x562d412c3620_0, 11, 5;
L_0x562d412d8020 .part v0x562d412c3620_0, 0, 6;
L_0x562d412d80c0 .part v0x562d412c3620_0, 0, 16;
L_0x562d412d8160 .part v0x562d412c3620_0, 0, 26;
S_0x562d412b71d0 .scope module, "lwlr_1" "lwlr" 5 189, 9 1 0, S_0x562d4128a370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 2 "byte_offset";
    .port_info 3 /INPUT 1 "lwl";
    .port_info 4 /OUTPUT 32 "reg_write_data";
v0x562d412b7430_0 .net "byte_offset", 1 0, L_0x562d412ddd10;  alias, 1 drivers
v0x562d412b7540_0 .net "data_readdata", 31 0, v0x562d412c34e0_0;  alias, 1 drivers
v0x562d412b7600_0 .net "lwl", 0 0, L_0x562d412dddb0;  1 drivers
v0x562d412b76d0_0 .net "reg_data_b", 31 0, v0x562d412bc1e0_0;  alias, 1 drivers
v0x562d412b77b0_0 .var "reg_write_data", 31 0;
E_0x562d412a5a90/0 .event edge, v0x562d412b4060_0, v0x562d412b7600_0, v0x562d412b7540_0, v0x562d412b76d0_0;
E_0x562d412a5a90/1 .event edge, v0x562d412b7540_0, v0x562d412b7540_0, v0x562d412b76d0_0, v0x562d412b76d0_0;
E_0x562d412a5a90/2 .event edge, v0x562d412b7540_0, v0x562d412b7540_0, v0x562d412b76d0_0, v0x562d412b76d0_0;
E_0x562d412a5a90/3 .event edge, v0x562d412b7540_0, v0x562d412b7540_0, v0x562d412b76d0_0;
E_0x562d412a5a90 .event/or E_0x562d412a5a90/0, E_0x562d412a5a90/1, E_0x562d412a5a90/2, E_0x562d412a5a90/3;
S_0x562d412b7930 .scope module, "mux1_1" "mux1" 5 114, 10 1 0, S_0x562d4128a370;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 2 "select";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
v0x562d412b7bb0_0 .net "rd", 4 0, L_0x562d412c79e0;  alias, 1 drivers
v0x562d412b7cb0_0 .var "reg_write_addr", 4 0;
v0x562d412b7d90_0 .net "rt", 4 0, L_0x562d412c7830;  alias, 1 drivers
v0x562d412b7e50_0 .net "select", 1 0, v0x562d412b6a10_0;  alias, 1 drivers
E_0x562d412a6730 .event edge, v0x562d412b6a10_0, v0x562d412b6a10_0, v0x562d412b7bb0_0, v0x562d412b7d90_0;
S_0x562d412b7fd0 .scope module, "mux2_1" "mux2" 5 121, 11 1 0, S_0x562d4128a370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "alu_input";
v0x562d412b8230_0 .var "alu_input", 31 0;
v0x562d412b8340_0 .net "extended_imm", 31 0, L_0x562d412d84b0;  alias, 1 drivers
v0x562d412b8400_0 .net "reg_data_b", 31 0, v0x562d412bc1e0_0;  alias, 1 drivers
v0x562d412b8500_0 .net "select", 0 0, v0x562d412b5df0_0;  alias, 1 drivers
E_0x562d412b81b0 .event edge, v0x562d412b5df0_0, v0x562d412b8340_0, v0x562d412b76d0_0;
S_0x562d412b8640 .scope module, "mux3_1" "mux3" 5 128, 12 1 0, S_0x562d4128a370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluout";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 32 "lwlr_data";
    .port_info 3 /INPUT 32 "signextend_data";
    .port_info 4 /INPUT 32 "link_pc";
    .port_info 5 /INPUT 2 "select";
    .port_info 6 /INPUT 1 "islwlr";
    .port_info 7 /OUTPUT 32 "reg_write_data";
v0x562d412b89e0_0 .net "aluout", 31 0, v0x562d412b3b40_0;  alias, 1 drivers
v0x562d412b8ac0_0 .net "data_readdata", 31 0, v0x562d412c34e0_0;  alias, 1 drivers
v0x562d412b8b90_0 .net "islwlr", 0 0, L_0x562d412d86c0;  1 drivers
v0x562d412b8c60_0 .net "link_pc", 31 0, L_0x562d412d7c70;  alias, 1 drivers
v0x562d412b8d20_0 .net "lwlr_data", 31 0, v0x562d412b77b0_0;  alias, 1 drivers
v0x562d412b8e30_0 .var "reg_write_data", 31 0;
v0x562d412b8ef0_0 .net "select", 1 0, v0x562d412b6af0_0;  alias, 1 drivers
v0x562d412b8fe0_0 .net "signextend_data", 31 0, v0x562d412bd570_0;  alias, 1 drivers
E_0x562d412b8940/0 .event edge, v0x562d412b6af0_0, v0x562d412b3b40_0, v0x562d412b8b90_0, v0x562d412b77b0_0;
E_0x562d412b8940/1 .event edge, v0x562d412b7540_0, v0x562d412b8fe0_0, v0x562d412b8c60_0;
E_0x562d412b8940 .event/or E_0x562d412b8940/0, E_0x562d412b8940/1;
S_0x562d412b91f0 .scope module, "pc_1" "pc" 5 67, 13 3 0, S_0x562d4128a370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_pc";
    .port_info 1 /OUTPUT 32 "pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /INPUT 1 "is_branch";
v0x562d412b94e0_0 .var "branching", 0 0;
v0x562d412b95c0_0 .net "clk", 0 0, v0x562d412c6a90_0;  alias, 1 drivers
v0x562d412b9680_0 .net "clk_enable", 0 0, v0x562d412bebc0_0;  alias, 1 drivers
v0x562d412b9780_0 .var "intermediate_pc", 31 0;
v0x562d412b9820_0 .net "is_branch", 0 0, v0x562d412b6540_0;  alias, 1 drivers
v0x562d412b9910_0 .net "new_pc", 31 0, v0x562d412ba940_0;  alias, 1 drivers
v0x562d412b99d0_0 .var "pc", 31 0;
v0x562d412b9ab0_0 .net "reset", 0 0, v0x562d412c7120_0;  alias, 1 drivers
E_0x562d412b9460 .event posedge, v0x562d412b95c0_0;
S_0x562d412b9c60 .scope module, "pcnext_1" "pcnext" 5 76, 14 3 0, S_0x562d4128a370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 26 "j_addr";
    .port_info 3 /INPUT 32 "reg_data_a";
    .port_info 4 /INPUT 2 "pc_sel";
    .port_info 5 /INPUT 1 "is_true";
    .port_info 6 /OUTPUT 32 "link_pc";
    .port_info 7 /OUTPUT 32 "pcnext";
enum0x562d4120b0a0 .enum4 (2)
   "INCREMENT" 2'b00,
   "BRANCH" 2'b01,
   "JUMP" 2'b10,
   "JR" 2'b11
 ;
L_0x7fceafaad018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x562d412b9f90_0 .net/2u *"_ivl_0", 31 0, L_0x7fceafaad018;  1 drivers
L_0x7fceafaad0a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x562d412ba090_0 .net/2u *"_ivl_10", 31 0, L_0x7fceafaad0a8;  1 drivers
v0x562d412ba170_0 .net *"_ivl_6", 29 0, L_0x562d412d7b30;  1 drivers
L_0x7fceafaad060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562d412ba260_0 .net *"_ivl_8", 1 0, L_0x7fceafaad060;  1 drivers
v0x562d412ba340_0 .net "extended_imm", 31 0, L_0x562d412d84b0;  alias, 1 drivers
v0x562d412ba450_0 .net "is_true", 0 0, v0x562d412b3fa0_0;  alias, 1 drivers
v0x562d412ba540_0 .net "j_addr", 25 0, L_0x562d412c7630;  alias, 1 drivers
v0x562d412ba600_0 .net "link_pc", 31 0, L_0x562d412d7c70;  alias, 1 drivers
v0x562d412ba6c0_0 .net "pc", 31 0, v0x562d412b99d0_0;  alias, 1 drivers
v0x562d412ba790_0 .net "pc_increment", 31 0, L_0x562d412d7a90;  1 drivers
v0x562d412ba850_0 .net "pc_sel", 1 0, v0x562d412b6850_0;  alias, 1 drivers
v0x562d412ba940_0 .var "pcnext", 31 0;
v0x562d412baa10_0 .net "reg_data_a", 31 0, v0x562d412bc0d0_0;  alias, 1 drivers
v0x562d412baae0_0 .net "shifted_imm", 31 0, L_0x562d412d7bd0;  1 drivers
E_0x562d412b9380/0 .event edge, v0x562d412b6850_0, v0x562d412ba790_0, v0x562d412b3fa0_0, v0x562d412baae0_0;
E_0x562d412b9380/1 .event edge, v0x562d412ba540_0, v0x562d41258af0_0;
E_0x562d412b9380 .event/or E_0x562d412b9380/0, E_0x562d412b9380/1;
L_0x562d412d7a90 .arith/sum 32, v0x562d412b99d0_0, L_0x7fceafaad018;
L_0x562d412d7b30 .part L_0x562d412d84b0, 0, 30;
L_0x562d412d7bd0 .concat [ 2 30 0 0], L_0x7fceafaad060, L_0x562d412d7b30;
L_0x562d412d7c70 .arith/sum 32, v0x562d412b99d0_0, L_0x7fceafaad0a8;
S_0x562d412baca0 .scope module, "reg_file_hi_lo_1" "reg_file_hi_lo" 5 163, 15 3 0, S_0x562d4128a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 32 "LO_input";
    .port_info 4 /INPUT 32 "HI_input";
    .port_info 5 /INPUT 1 "LO_write_enable";
    .port_info 6 /INPUT 1 "HI_write_enable";
    .port_info 7 /OUTPUT 32 "LO_output";
    .port_info 8 /OUTPUT 32 "HI_output";
v0x562d412bafe0_0 .net "HI_input", 31 0, v0x562d4129f660_0;  alias, 1 drivers
v0x562d412bb0f0_0 .var "HI_output", 31 0;
v0x562d412bb1c0_0 .var "HI_reg", 31 0;
v0x562d412bb290_0 .net "HI_write_enable", 0 0, v0x562d412b51d0_0;  alias, 1 drivers
v0x562d412bb360_0 .net "LO_input", 31 0, v0x562d4127c3b0_0;  alias, 1 drivers
v0x562d412bb450_0 .var "LO_output", 31 0;
v0x562d412bb520_0 .var "LO_reg", 31 0;
v0x562d412bb5e0_0 .net "LO_write_enable", 0 0, v0x562d412b5270_0;  alias, 1 drivers
v0x562d412bb6b0_0 .net "clk", 0 0, v0x562d412c6a90_0;  alias, 1 drivers
v0x562d412bb780_0 .net "clk_enable", 0 0, v0x562d412bebc0_0;  alias, 1 drivers
v0x562d412bb820_0 .net "reset", 0 0, v0x562d412c7120_0;  alias, 1 drivers
E_0x562d412baf60 .event edge, v0x562d412bb520_0, v0x562d412bb1c0_0;
S_0x562d412bba40 .scope module, "register_file_1" "register_file" 5 175, 16 3 0, S_0x562d4128a370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /OUTPUT 32 "read_data_a";
    .port_info 6 /OUTPUT 32 "read_data_b";
    .port_info 7 /OUTPUT 32 "register_v0";
    .port_info 8 /INPUT 5 "write_reg";
    .port_info 9 /INPUT 1 "write_enable";
    .port_info 10 /INPUT 32 "write_data";
v0x562d412bc4e0_2 .array/port v0x562d412bc4e0, 2;
L_0x562d412d9c60 .functor BUFZ 32, v0x562d412bc4e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x562d412bbe60_0 .net "clk", 0 0, v0x562d412c6a90_0;  alias, 1 drivers
v0x562d412bbf70_0 .net "clk_enable", 0 0, v0x562d412bebc0_0;  alias, 1 drivers
v0x562d412bc030_0 .var/i "index", 31 0;
v0x562d412bc0d0_0 .var "read_data_a", 31 0;
v0x562d412bc1e0_0 .var "read_data_b", 31 0;
v0x562d412bc340_0 .net "read_reg1", 4 0, L_0x562d412c7790;  alias, 1 drivers
v0x562d412bc420_0 .net "read_reg2", 4 0, L_0x562d412c7830;  alias, 1 drivers
v0x562d412bc4e0 .array "reg_file", 0 31, 31 0;
v0x562d412bca90_0 .net "register_v0", 31 0, L_0x562d412d9c60;  alias, 1 drivers
v0x562d412bcb70_0 .net "reset", 0 0, v0x562d412c7120_0;  alias, 1 drivers
v0x562d412bcc10_0 .net "write_data", 31 0, v0x562d412b8e30_0;  alias, 1 drivers
v0x562d412bccd0_0 .net "write_enable", 0 0, v0x562d412b6bd0_0;  alias, 1 drivers
v0x562d412bcd70_0 .net "write_reg", 4 0, v0x562d412b7cb0_0;  alias, 1 drivers
v0x562d412bc4e0_0 .array/port v0x562d412bc4e0, 0;
v0x562d412bc4e0_1 .array/port v0x562d412bc4e0, 1;
E_0x562d412bbce0/0 .event edge, v0x562d412bc340_0, v0x562d412bc4e0_0, v0x562d412bc4e0_1, v0x562d412bc4e0_2;
v0x562d412bc4e0_3 .array/port v0x562d412bc4e0, 3;
v0x562d412bc4e0_4 .array/port v0x562d412bc4e0, 4;
v0x562d412bc4e0_5 .array/port v0x562d412bc4e0, 5;
v0x562d412bc4e0_6 .array/port v0x562d412bc4e0, 6;
E_0x562d412bbce0/1 .event edge, v0x562d412bc4e0_3, v0x562d412bc4e0_4, v0x562d412bc4e0_5, v0x562d412bc4e0_6;
v0x562d412bc4e0_7 .array/port v0x562d412bc4e0, 7;
v0x562d412bc4e0_8 .array/port v0x562d412bc4e0, 8;
v0x562d412bc4e0_9 .array/port v0x562d412bc4e0, 9;
v0x562d412bc4e0_10 .array/port v0x562d412bc4e0, 10;
E_0x562d412bbce0/2 .event edge, v0x562d412bc4e0_7, v0x562d412bc4e0_8, v0x562d412bc4e0_9, v0x562d412bc4e0_10;
v0x562d412bc4e0_11 .array/port v0x562d412bc4e0, 11;
v0x562d412bc4e0_12 .array/port v0x562d412bc4e0, 12;
v0x562d412bc4e0_13 .array/port v0x562d412bc4e0, 13;
v0x562d412bc4e0_14 .array/port v0x562d412bc4e0, 14;
E_0x562d412bbce0/3 .event edge, v0x562d412bc4e0_11, v0x562d412bc4e0_12, v0x562d412bc4e0_13, v0x562d412bc4e0_14;
v0x562d412bc4e0_15 .array/port v0x562d412bc4e0, 15;
v0x562d412bc4e0_16 .array/port v0x562d412bc4e0, 16;
v0x562d412bc4e0_17 .array/port v0x562d412bc4e0, 17;
v0x562d412bc4e0_18 .array/port v0x562d412bc4e0, 18;
E_0x562d412bbce0/4 .event edge, v0x562d412bc4e0_15, v0x562d412bc4e0_16, v0x562d412bc4e0_17, v0x562d412bc4e0_18;
v0x562d412bc4e0_19 .array/port v0x562d412bc4e0, 19;
v0x562d412bc4e0_20 .array/port v0x562d412bc4e0, 20;
v0x562d412bc4e0_21 .array/port v0x562d412bc4e0, 21;
v0x562d412bc4e0_22 .array/port v0x562d412bc4e0, 22;
E_0x562d412bbce0/5 .event edge, v0x562d412bc4e0_19, v0x562d412bc4e0_20, v0x562d412bc4e0_21, v0x562d412bc4e0_22;
v0x562d412bc4e0_23 .array/port v0x562d412bc4e0, 23;
v0x562d412bc4e0_24 .array/port v0x562d412bc4e0, 24;
v0x562d412bc4e0_25 .array/port v0x562d412bc4e0, 25;
v0x562d412bc4e0_26 .array/port v0x562d412bc4e0, 26;
E_0x562d412bbce0/6 .event edge, v0x562d412bc4e0_23, v0x562d412bc4e0_24, v0x562d412bc4e0_25, v0x562d412bc4e0_26;
v0x562d412bc4e0_27 .array/port v0x562d412bc4e0, 27;
v0x562d412bc4e0_28 .array/port v0x562d412bc4e0, 28;
v0x562d412bc4e0_29 .array/port v0x562d412bc4e0, 29;
v0x562d412bc4e0_30 .array/port v0x562d412bc4e0, 30;
E_0x562d412bbce0/7 .event edge, v0x562d412bc4e0_27, v0x562d412bc4e0_28, v0x562d412bc4e0_29, v0x562d412bc4e0_30;
v0x562d412bc4e0_31 .array/port v0x562d412bc4e0, 31;
E_0x562d412bbce0/8 .event edge, v0x562d412bc4e0_31, v0x562d412b7d90_0;
E_0x562d412bbce0 .event/or E_0x562d412bbce0/0, E_0x562d412bbce0/1, E_0x562d412bbce0/2, E_0x562d412bbce0/3, E_0x562d412bbce0/4, E_0x562d412bbce0/5, E_0x562d412bbce0/6, E_0x562d412bbce0/7, E_0x562d412bbce0/8;
S_0x562d412bcf90 .scope module, "signextend_1" "signextend" 5 106, 17 3 0, S_0x562d4128a370;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immediate";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "extended_imm";
    .port_info 4 /OUTPUT 32 "extended_data";
v0x562d412bd1b0_0 .net *"_ivl_1", 0 0, L_0x562d412d8200;  1 drivers
v0x562d412bd2b0_0 .net *"_ivl_2", 15 0, L_0x562d412d82a0;  1 drivers
v0x562d412bd390_0 .net "byte_msb", 0 0, L_0x562d412d8550;  1 drivers
v0x562d412bd460_0 .net "data_readdata", 31 0, v0x562d412c34e0_0;  alias, 1 drivers
v0x562d412bd570_0 .var "extended_data", 31 0;
v0x562d412bd680_0 .net "extended_imm", 31 0, L_0x562d412d84b0;  alias, 1 drivers
v0x562d412bd770_0 .net "half_msb", 0 0, L_0x562d412d8620;  1 drivers
v0x562d412bd830_0 .net "immediate", 15 0, L_0x562d412c76f0;  alias, 1 drivers
v0x562d412bd910_0 .net "select", 0 0, v0x562d412b6f10_0;  alias, 1 drivers
E_0x562d412bd120/0 .event edge, v0x562d412b6f10_0, v0x562d412bd390_0, v0x562d412b7540_0, v0x562d412bd770_0;
E_0x562d412bd120/1 .event edge, v0x562d412b7540_0;
E_0x562d412bd120 .event/or E_0x562d412bd120/0, E_0x562d412bd120/1;
L_0x562d412d8200 .part L_0x562d412c76f0, 15, 1;
LS_0x562d412d82a0_0_0 .concat [ 1 1 1 1], L_0x562d412d8200, L_0x562d412d8200, L_0x562d412d8200, L_0x562d412d8200;
LS_0x562d412d82a0_0_4 .concat [ 1 1 1 1], L_0x562d412d8200, L_0x562d412d8200, L_0x562d412d8200, L_0x562d412d8200;
LS_0x562d412d82a0_0_8 .concat [ 1 1 1 1], L_0x562d412d8200, L_0x562d412d8200, L_0x562d412d8200, L_0x562d412d8200;
LS_0x562d412d82a0_0_12 .concat [ 1 1 1 1], L_0x562d412d8200, L_0x562d412d8200, L_0x562d412d8200, L_0x562d412d8200;
L_0x562d412d82a0 .concat [ 4 4 4 4], LS_0x562d412d82a0_0_0, LS_0x562d412d82a0_0_4, LS_0x562d412d82a0_0_8, LS_0x562d412d82a0_0_12;
L_0x562d412d84b0 .concat [ 16 16 0 0], L_0x562d412c76f0, L_0x562d412d82a0;
L_0x562d412d8550 .part v0x562d412c34e0_0, 7, 1;
L_0x562d412d8620 .part v0x562d412c34e0_0, 15, 1;
S_0x562d412c0a70 .scope module, "memBus" "harvard_to_avalon" 4 27, 18 1 0, S_0x562d4128b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "stall";
    .port_info 3 /INPUT 32 "ip_address";
    .port_info 4 /INPUT 1 "read_ip";
    .port_info 5 /OUTPUT 32 "ip_data";
    .port_info 6 /INPUT 32 "dp_address";
    .port_info 7 /INPUT 32 "writedata";
    .port_info 8 /INPUT 4 "byteenable";
    .port_info 9 /INPUT 1 "read_dp";
    .port_info 10 /INPUT 1 "write_dp";
    .port_info 11 /OUTPUT 32 "dp_data";
    .port_info 12 /INPUT 32 "avl_readdata";
    .port_info 13 /INPUT 1 "avl_waitrequest";
    .port_info 14 /OUTPUT 32 "avl_address";
    .port_info 15 /OUTPUT 4 "avl_byteenable";
    .port_info 16 /OUTPUT 32 "avl_writedata";
    .port_info 17 /OUTPUT 1 "avl_read";
    .port_info 18 /OUTPUT 1 "avl_write";
enum0x562d41120ad0 .enum4 (3)
   "IDLE" 3'b000,
   "INSTR" 3'b011,
   "DATA" 3'b111,
   "CLEAR" 3'b101,
   "ISET" 3'b110,
   "CHILL" 3'b001
 ;
v0x562d412c28f0_0 .net "avl_address", 31 0, v0x562d412c13e0_0;  alias, 1 drivers
v0x562d412c29d0_0 .net "avl_byteenable", 3 0, v0x562d412c14c0_0;  alias, 1 drivers
v0x562d412c2a70_0 .net "avl_read", 0 0, v0x562d412c1580_0;  alias, 1 drivers
v0x562d412c2b10_0 .net "avl_readdata", 31 0, v0x562d412c6170_0;  alias, 1 drivers
v0x562d412c2bb0_0 .net "avl_waitrequest", 0 0, v0x562d412c64c0_0;  alias, 1 drivers
v0x562d412c2c50_0 .net "avl_write", 0 0, v0x562d412c1830_0;  alias, 1 drivers
v0x562d412c2cf0_0 .net "avl_writedata", 31 0, v0x562d412c18f0_0;  alias, 1 drivers
v0x562d412c2d90_0 .var "bus_address", 31 0;
v0x562d412c2e30_0 .net "bus_busy", 0 0, v0x562d412c19d0_0;  1 drivers
v0x562d412c2ed0_0 .var "bus_byteenable", 3 0;
v0x562d412c2f70_0 .var "bus_read", 0 0;
v0x562d412c3010_0 .net "bus_readdata", 31 0, v0x562d412c1d30_0;  1 drivers
v0x562d412c30b0_0 .var "bus_write", 0 0;
v0x562d412c3150_0 .var "bus_writedata", 31 0;
v0x562d412c31f0_0 .net "byteenable", 3 0, v0x562d412b5eb0_0;  alias, 1 drivers
v0x562d412c3290_0 .net "clk", 0 0, v0x562d412c6a90_0;  alias, 1 drivers
v0x562d412c3330_0 .net "dp_address", 31 0, v0x562d412bed20_0;  alias, 1 drivers
v0x562d412c34e0_0 .var "dp_data", 31 0;
v0x562d412c3580_0 .net "ip_address", 31 0, v0x562d412bf330_0;  alias, 1 drivers
v0x562d412c3620_0 .var "ip_data", 31 0;
v0x562d412c36c0_0 .net "read_dp", 0 0, v0x562d412b6060_0;  alias, 1 drivers
v0x562d412c3760_0 .net "read_ip", 0 0, v0x562d412bf3f0_0;  alias, 1 drivers
v0x562d412c3800_0 .net "rst", 0 0, v0x562d412c7120_0;  alias, 1 drivers
v0x562d412c38a0_0 .var "stall", 0 0;
v0x562d412c3940_0 .var "state", 2 0;
v0x562d412c39e0_0 .net "write_dp", 0 0, v0x562d412b6120_0;  alias, 1 drivers
v0x562d412c3a80_0 .net "writedata", 31 0, v0x562d412befe0_0;  alias, 1 drivers
E_0x562d412c0d10/0 .event edge, v0x562d412c3940_0, v0x562d412b6060_0, v0x562d412b6120_0, v0x562d412bf3f0_0;
E_0x562d412c0d10/1 .event edge, v0x562d412bed20_0, v0x562d412bf330_0, v0x562d412befe0_0, v0x562d412b5eb0_0;
E_0x562d412c0d10 .event/or E_0x562d412c0d10/0, E_0x562d412c0d10/1;
S_0x562d412c0dc0 .scope module, "bus_con" "avl_master_bc" 18 167, 19 1 0, S_0x562d412c0a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "avl_readdata";
    .port_info 3 /INPUT 1 "avl_waitrequest";
    .port_info 4 /OUTPUT 32 "avl_address";
    .port_info 5 /OUTPUT 4 "avl_byteenable";
    .port_info 6 /OUTPUT 32 "avl_writedata";
    .port_info 7 /OUTPUT 1 "avl_read";
    .port_info 8 /OUTPUT 1 "avl_write";
    .port_info 9 /INPUT 32 "address";
    .port_info 10 /INPUT 32 "write_data";
    .port_info 11 /INPUT 4 "byteenable";
    .port_info 12 /INPUT 1 "read_select";
    .port_info 13 /INPUT 1 "write_select";
    .port_info 14 /OUTPUT 32 "read_data";
    .port_info 15 /OUTPUT 1 "busy";
enum0x562d41121a60 .enum4 (2)
   "IDLE" 2'b00,
   "WAIT" 2'b11
 ;
v0x562d412c12e0_0 .net "address", 31 0, v0x562d412c2d90_0;  1 drivers
v0x562d412c13e0_0 .var "avl_address", 31 0;
v0x562d412c14c0_0 .var "avl_byteenable", 3 0;
v0x562d412c1580_0 .var "avl_read", 0 0;
v0x562d412c1640_0 .net "avl_readdata", 31 0, v0x562d412c6170_0;  alias, 1 drivers
v0x562d412c1770_0 .net "avl_waitrequest", 0 0, v0x562d412c64c0_0;  alias, 1 drivers
v0x562d412c1830_0 .var "avl_write", 0 0;
v0x562d412c18f0_0 .var "avl_writedata", 31 0;
v0x562d412c19d0_0 .var "busy", 0 0;
v0x562d412c1b20_0 .net "byteenable", 3 0, v0x562d412c2ed0_0;  1 drivers
v0x562d412c1c00_0 .net "clk", 0 0, v0x562d412c6a90_0;  alias, 1 drivers
v0x562d412c1d30_0 .var "read_data", 31 0;
v0x562d412c1e10_0 .net "read_select", 0 0, v0x562d412c2f70_0;  1 drivers
v0x562d412c1ed0_0 .net "rst", 0 0, v0x562d412c7120_0;  alias, 1 drivers
v0x562d412c1f70_0 .var "state", 1 0;
v0x562d412c2050_0 .var "tmp_addr", 31 0;
v0x562d412c2130_0 .var "tmp_ben", 3 0;
v0x562d412c2210_0 .var "tmp_r", 0 0;
v0x562d412c22d0_0 .var "tmp_rdata", 31 0;
v0x562d412c23b0_0 .var "tmp_w", 0 0;
v0x562d412c2470_0 .var "tmp_wdata", 31 0;
v0x562d412c2550_0 .net "write_data", 31 0, v0x562d412c3150_0;  1 drivers
v0x562d412c2630_0 .net "write_select", 0 0, v0x562d412c30b0_0;  1 drivers
E_0x562d412c11e0/0 .event edge, v0x562d412c1f70_0, v0x562d412c12e0_0, v0x562d412c2550_0, v0x562d412c22d0_0;
E_0x562d412c11e0/1 .event edge, v0x562d412c1e10_0, v0x562d412c2630_0, v0x562d412c1b20_0, v0x562d412c2050_0;
E_0x562d412c11e0/2 .event edge, v0x562d412c2470_0, v0x562d412c1770_0, v0x562d412c1640_0, v0x562d412c2210_0;
E_0x562d412c11e0/3 .event edge, v0x562d412c23b0_0, v0x562d412c2130_0;
E_0x562d412c11e0 .event/or E_0x562d412c11e0/0, E_0x562d412c11e0/1, E_0x562d412c11e0/2, E_0x562d412c11e0/3;
S_0x562d412c5350 .scope module, "avlMem" "avl_slave_mem" 3 61, 20 1 0, S_0x562d4125d290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 4 "byteenable";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /OUTPUT 32 "readdata";
    .port_info 8 /OUTPUT 1 "waitrequest";
P_0x562d412c5550 .param/l "BLOCK_SIZE" 0 20 20, +C4<00000000000000000010000000000000>;
P_0x562d412c5590 .param/str "DATA_INIT_FILE" 0 20 19, "\000";
P_0x562d412c55d0 .param/str "INSTR_INIT_FILE" 0 20 18, "test/1-binary/mult/mult_4.hex.txt";
enum0x562d410fa460 .enum4 (2)
   "IDLE" 2'b00,
   "BUSY" 2'b11,
   "CHILL" 2'b01
 ;
v0x562d412c5c20_0 .net "address", 31 0, v0x562d412c13e0_0;  alias, 1 drivers
v0x562d412c5d00_0 .net "byteenable", 3 0, v0x562d412c14c0_0;  alias, 1 drivers
v0x562d412c5dc0_0 .net "clk", 0 0, v0x562d412c6a90_0;  alias, 1 drivers
v0x562d412c5e60 .array "data", 0 8191, 7 0;
v0x562d412c5f00 .array "init_b2", 0 2047, 31 0;
v0x562d412c6010 .array "instr", 0 8191, 7 0;
v0x562d412c60d0_0 .net "read", 0 0, v0x562d412c1580_0;  alias, 1 drivers
v0x562d412c6170_0 .var "readdata", 31 0;
v0x562d412c6230_0 .net "rst", 0 0, v0x562d412c7120_0;  alias, 1 drivers
v0x562d412c63e0_0 .var "state", 1 0;
v0x562d412c64c0_0 .var "waitrequest", 0 0;
v0x562d412c6560_0 .net "write", 0 0, v0x562d412c1830_0;  alias, 1 drivers
v0x562d412c6600_0 .net "writedata", 31 0, v0x562d412c18f0_0;  alias, 1 drivers
E_0x562d412c5770 .event edge, v0x562d412c63e0_0, v0x562d412c1580_0, v0x562d412c1830_0;
S_0x562d412c5970 .scope begin, "$unm_blk_9" "$unm_blk_9" 20 31, 20 31 0, S_0x562d412c5350;
 .timescale 0 0;
v0x562d412c5b20_0 .var/i "i", 31 0;
    .scope S_0x562d412c5350;
T_0 ;
    %fork t_1, S_0x562d412c5970;
    %jmp t_0;
    .scope S_0x562d412c5970;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c5b20_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x562d412c5b20_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x562d412c5b20_0;
    %store/vec4a v0x562d412c5e60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x562d412c5b20_0;
    %store/vec4a v0x562d412c6010, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x562d412c5b20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x562d412c5b20_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 20 38 "$readmemh", P_0x562d412c55d0, v0x562d412c5f00 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c5b20_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x562d412c5b20_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v0x562d412c5b20_0;
    %load/vec4a v0x562d412c5f00, 4;
    %pad/u 8;
    %load/vec4 v0x562d412c5b20_0;
    %pad/s 64;
    %muli 4, 0, 64;
    %ix/vec4/s 4;
    %store/vec4a v0x562d412c6010, 4, 0;
    %ix/getv/s 4, v0x562d412c5b20_0;
    %load/vec4a v0x562d412c5f00, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x562d412c5b20_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x562d412c6010, 4, 0;
    %ix/getv/s 4, v0x562d412c5b20_0;
    %load/vec4a v0x562d412c5f00, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x562d412c5b20_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 2, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x562d412c6010, 4, 0;
    %ix/getv/s 4, v0x562d412c5b20_0;
    %load/vec4a v0x562d412c5f00, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x562d412c5b20_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 3, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x562d412c6010, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x562d412c5b20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x562d412c5b20_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c6170_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c64c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412c63e0_0, 0, 2;
    %end;
    .scope S_0x562d412c5350;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x562d412c5350;
T_1 ;
Ewait_0 .event/or E_0x562d412c5770, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x562d412c63e0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x562d412c60d0_0;
    %load/vec4 v0x562d412c6560_0;
    %xor;
    %store/vec4 v0x562d412c64c0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x562d412c63e0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412c64c0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x562d412c63e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c64c0_0, 0, 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x562d412c5350;
T_2 ;
    %wait E_0x562d412b9460;
    %load/vec4 v0x562d412c6230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562d412c6170_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562d412c6170_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562d412c6170_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562d412c6170_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562d412c63e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x562d412c63e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x562d412c60d0_0;
    %load/vec4 v0x562d412c6560_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x562d412c63e0_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x562d412c60d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562d412c6560_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x562d412c5c20_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %ix/getv 4, v0x562d412c5c20_0;
    %load/vec4a v0x562d412c5e60, 4;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562d412c6170_0, 4, 5;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x562d412c5e60, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562d412c6170_0, 4, 5;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x562d412c5e60, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562d412c6170_0, 4, 5;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x562d412c5e60, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562d412c6170_0, 4, 5;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x562d412c6010, 4;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562d412c6170_0, 4, 5;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x562d412c6010, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562d412c6170_0, 4, 5;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x562d412c6010, 4;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562d412c6170_0, 4, 5;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.26, 8;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x562d412c6010, 4;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x562d412c6170_0, 4, 5;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x562d412c60d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562d412c6560_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %load/vec4 v0x562d412c5c20_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.30, 5;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.32, 8;
    %load/vec4 v0x562d412c6600_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.33, 8;
T_2.32 ; End of true expr.
    %ix/getv 4, v0x562d412c5c20_0;
    %load/vec4a v0x562d412c5e60, 4;
    %jmp/0 T_2.33, 8;
 ; End of false expr.
    %blend;
T_2.33;
    %ix/getv 3, v0x562d412c5c20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562d412c5e60, 0, 4;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.34, 8;
    %load/vec4 v0x562d412c6600_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x562d412c5e60, 4;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562d412c5e60, 0, 4;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.36, 8;
    %load/vec4 v0x562d412c6600_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.37, 8;
T_2.36 ; End of true expr.
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x562d412c5e60, 4;
    %jmp/0 T_2.37, 8;
 ; End of false expr.
    %blend;
T_2.37;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562d412c5e60, 0, 4;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.38, 8;
    %load/vec4 v0x562d412c6600_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.39, 8;
T_2.38 ; End of true expr.
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x562d412c5e60, 4;
    %jmp/0 T_2.39, 8;
 ; End of false expr.
    %blend;
T_2.39;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562d412c5e60, 0, 4;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.40, 8;
    %load/vec4 v0x562d412c6600_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.41, 8;
T_2.40 ; End of true expr.
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x562d412c6010, 4;
    %jmp/0 T_2.41, 8;
 ; End of false expr.
    %blend;
T_2.41;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562d412c6010, 0, 4;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.42, 8;
    %load/vec4 v0x562d412c6600_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.43, 8;
T_2.42 ; End of true expr.
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x562d412c6010, 4;
    %jmp/0 T_2.43, 8;
 ; End of false expr.
    %blend;
T_2.43;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562d412c6010, 0, 4;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.44, 8;
    %load/vec4 v0x562d412c6600_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.45, 8;
T_2.44 ; End of true expr.
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x562d412c6010, 4;
    %jmp/0 T_2.45, 8;
 ; End of false expr.
    %blend;
T_2.45;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562d412c6010, 0, 4;
    %load/vec4 v0x562d412c5d00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.46, 8;
    %load/vec4 v0x562d412c6600_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x562d412c6010, 4;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %load/vec4 v0x562d412c5c20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562d412c6010, 0, 4;
T_2.31 ;
T_2.28 ;
T_2.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x562d412c63e0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562d412c63e0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562d412c0dc0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412c1f70_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c22d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c13e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c18f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c1580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c1830_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c2050_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412c2130_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c2210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c23b0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x562d412c0dc0;
T_4 ;
Ewait_1 .event/or E_0x562d412c11e0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x562d412c1f70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x562d412c12e0_0;
    %store/vec4 v0x562d412c13e0_0, 0, 32;
    %load/vec4 v0x562d412c2550_0;
    %store/vec4 v0x562d412c18f0_0, 0, 32;
    %load/vec4 v0x562d412c22d0_0;
    %store/vec4 v0x562d412c1d30_0, 0, 32;
    %load/vec4 v0x562d412c1e10_0;
    %store/vec4 v0x562d412c1580_0, 0, 1;
    %load/vec4 v0x562d412c2630_0;
    %store/vec4 v0x562d412c1830_0, 0, 1;
    %load/vec4 v0x562d412c1b20_0;
    %store/vec4 v0x562d412c14c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c19d0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x562d412c1f70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x562d412c2050_0;
    %store/vec4 v0x562d412c13e0_0, 0, 32;
    %load/vec4 v0x562d412c2470_0;
    %store/vec4 v0x562d412c18f0_0, 0, 32;
    %load/vec4 v0x562d412c1770_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x562d412c22d0_0;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x562d412c1640_0;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x562d412c1d30_0, 0, 32;
    %load/vec4 v0x562d412c2210_0;
    %store/vec4 v0x562d412c1580_0, 0, 1;
    %load/vec4 v0x562d412c23b0_0;
    %store/vec4 v0x562d412c1830_0, 0, 1;
    %load/vec4 v0x562d412c2130_0;
    %store/vec4 v0x562d412c14c0_0, 0, 4;
    %load/vec4 v0x562d412c1770_0;
    %store/vec4 v0x562d412c19d0_0, 0, 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562d412c0dc0;
T_5 ;
    %wait E_0x562d412b9460;
    %load/vec4 v0x562d412c1ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562d412c2050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562d412c22d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562d412c2470_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x562d412c2130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562d412c2210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562d412c23b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562d412c1f70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x562d412c1f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x562d412c1e10_0;
    %assign/vec4 v0x562d412c2210_0, 0;
    %load/vec4 v0x562d412c2630_0;
    %assign/vec4 v0x562d412c23b0_0, 0;
    %load/vec4 v0x562d412c12e0_0;
    %assign/vec4 v0x562d412c2050_0, 0;
    %load/vec4 v0x562d412c2550_0;
    %assign/vec4 v0x562d412c2470_0, 0;
    %load/vec4 v0x562d412c1b20_0;
    %assign/vec4 v0x562d412c2130_0, 0;
    %load/vec4 v0x562d412c1e10_0;
    %load/vec4 v0x562d412c2630_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x562d412c1f70_0, 0;
T_5.5 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x562d412c1770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x562d412c2210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x562d412c1640_0;
    %assign/vec4 v0x562d412c22d0_0, 0;
T_5.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562d412c1f70_0, 0;
T_5.7 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562d412c0a70;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562d412c3940_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c2d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c3150_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412c2ed0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c2f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c30b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c3620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c34e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c38a0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x562d412c0a70;
T_7 ;
Ewait_2 .event/or E_0x562d412c0d10, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x562d412c3940_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x562d412c36c0_0;
    %load/vec4 v0x562d412c39e0_0;
    %xor;
    %load/vec4 v0x562d412c3760_0;
    %or;
    %store/vec4 v0x562d412c38a0_0, 0, 1;
    %load/vec4 v0x562d412c36c0_0;
    %load/vec4 v0x562d412c39e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x562d412c3330_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x562d412c3580_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x562d412c2d90_0, 0, 32;
    %load/vec4 v0x562d412c36c0_0;
    %load/vec4 v0x562d412c39e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x562d412c3a80_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x562d412c3150_0, 0, 32;
    %load/vec4 v0x562d412c36c0_0;
    %load/vec4 v0x562d412c39e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x562d412c31f0_0;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x562d412c2ed0_0, 0, 4;
    %load/vec4 v0x562d412c36c0_0;
    %load/vec4 v0x562d412c39e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x562d412c36c0_0;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x562d412c3760_0;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x562d412c2f70_0, 0, 1;
    %load/vec4 v0x562d412c36c0_0;
    %load/vec4 v0x562d412c39e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %load/vec4 v0x562d412c39e0_0;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x562d412c30b0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x562d412c3940_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412c38a0_0, 0, 1;
    %load/vec4 v0x562d412c3580_0;
    %store/vec4 v0x562d412c2d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c3150_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412c2ed0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412c2f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c30b0_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x562d412c3940_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412c38a0_0, 0, 1;
    %load/vec4 v0x562d412c3330_0;
    %store/vec4 v0x562d412c2d90_0, 0, 32;
    %load/vec4 v0x562d412c3a80_0;
    %store/vec4 v0x562d412c3150_0, 0, 32;
    %load/vec4 v0x562d412c31f0_0;
    %store/vec4 v0x562d412c2ed0_0, 0, 4;
    %load/vec4 v0x562d412c36c0_0;
    %store/vec4 v0x562d412c2f70_0, 0, 1;
    %load/vec4 v0x562d412c39e0_0;
    %store/vec4 v0x562d412c30b0_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x562d412c3940_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412c38a0_0, 0, 1;
    %load/vec4 v0x562d412c3580_0;
    %store/vec4 v0x562d412c2d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c3150_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412c2ed0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c2f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c30b0_0, 0, 1;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x562d412c3940_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412c38a0_0, 0, 1;
    %load/vec4 v0x562d412c3580_0;
    %store/vec4 v0x562d412c2d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c3150_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412c2ed0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412c2f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c30b0_0, 0, 1;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x562d412c3940_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c38a0_0, 0, 1;
    %load/vec4 v0x562d412c36c0_0;
    %load/vec4 v0x562d412c39e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.22, 8;
    %load/vec4 v0x562d412c3330_0;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %load/vec4 v0x562d412c3580_0;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x562d412c2d90_0, 0, 32;
    %load/vec4 v0x562d412c36c0_0;
    %load/vec4 v0x562d412c39e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.24, 8;
    %load/vec4 v0x562d412c3a80_0;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %store/vec4 v0x562d412c3150_0, 0, 32;
    %load/vec4 v0x562d412c36c0_0;
    %load/vec4 v0x562d412c39e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.26, 8;
    %load/vec4 v0x562d412c31f0_0;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x562d412c2ed0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c2f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c30b0_0, 0, 1;
T_7.20 ;
T_7.19 ;
T_7.17 ;
T_7.15 ;
T_7.13 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x562d412c0a70;
T_8 ;
    %wait E_0x562d412b9460;
    %load/vec4 v0x562d412c3800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562d412c3940_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c2d90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c3150_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412c2ed0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c2f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c30b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c3620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c34e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c38a0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x562d412c3940_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x562d412c36c0_0;
    %load/vec4 v0x562d412c39e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x562d412c3940_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x562d412c3760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x562d412c3940_0, 0;
T_8.6 ;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x562d412c3940_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x562d412c2e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x562d412c3010_0;
    %assign/vec4 v0x562d412c3620_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x562d412c3940_0, 0;
T_8.10 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x562d412c3940_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x562d412c2e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0x562d412c36c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0x562d412c3010_0;
    %assign/vec4 v0x562d412c34e0_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x562d412c39e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %load/vec4 v0x562d412c3a80_0;
    %assign/vec4 v0x562d412c34e0_0, 0;
T_8.18 ;
T_8.17 ;
    %load/vec4 v0x562d412c3760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x562d412c3940_0, 0;
    %jmp T_8.21;
T_8.20 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x562d412c3940_0, 0;
T_8.21 ;
T_8.14 ;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x562d412c3940_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_8.22, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x562d412c3940_0, 0;
    %jmp T_8.23;
T_8.22 ;
    %load/vec4 v0x562d412c3940_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.24, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x562d412c3940_0, 0;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0x562d412c3940_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.26, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x562d412c3940_0, 0;
T_8.26 ;
T_8.25 ;
T_8.23 ;
T_8.13 ;
T_8.9 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x562d412b91f0;
T_9 ;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x562d412b99d0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x562d412b91f0;
T_10 ;
    %wait E_0x562d412b9460;
    %load/vec4 v0x562d412b9ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x562d412b99d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x562d412b9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x562d412b9820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x562d412b99d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x562d412b99d0_0, 0;
    %load/vec4 v0x562d412b9910_0;
    %assign/vec4 v0x562d412b9780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562d412b94e0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x562d412b94e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x562d412b99d0_0;
    %load/vec4 v0x562d412b9780_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.8, 8;
    %load/vec4 v0x562d412b9910_0;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %load/vec4 v0x562d412b9780_0;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %assign/vec4 v0x562d412b99d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562d412b94e0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x562d412b9910_0;
    %assign/vec4 v0x562d412b99d0_0, 0;
T_10.7 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x562d412b9c60;
T_11 ;
    %load/vec4 v0x562d412ba790_0;
    %store/vec4 v0x562d412ba940_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x562d412b9c60;
T_12 ;
Ewait_3 .event/or E_0x562d412b9380, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x562d412ba850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x562d412ba790_0;
    %store/vec4 v0x562d412ba940_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x562d412ba450_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.5, 8;
    %load/vec4 v0x562d412ba790_0;
    %load/vec4 v0x562d412baae0_0;
    %parti/s 18, 0, 2;
    %pad/u 32;
    %add;
    %jmp/1 T_12.6, 8;
T_12.5 ; End of true expr.
    %load/vec4 v0x562d412ba790_0;
    %jmp/0 T_12.6, 8;
 ; End of false expr.
    %blend;
T_12.6;
    %store/vec4 v0x562d412ba940_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x562d412ba540_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x562d412ba790_0;
    %pushi/vec4 4026531840, 0, 32;
    %and;
    %or;
    %store/vec4 v0x562d412ba940_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x562d412baa10_0;
    %store/vec4 v0x562d412ba940_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x562d412b5960;
T_13 ;
Ewait_4 .event/or E_0x562d4118b590, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x562d412b5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x562d412b63a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6a10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562d412b6a10_0, 0, 2;
    %load/vec4 v0x562d412b61e0_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_13.23, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_13.24, 8;
T_13.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.24, 8;
 ; End of false expr.
    %blend;
T_13.24;
    %store/vec4 v0x562d412b6af0_0, 0, 2;
    %load/vec4 v0x562d412b61e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b61e0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562d412b61e0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_13.25, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.26, 9;
T_13.25 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_13.26, 9;
 ; End of false expr.
    %blend;
T_13.26;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %load/vec4 v0x562d412b61e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b61e0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562d412b61e0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.27, 9;
    %load/vec4 v0x562d412b61e0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x562d412b61e0_0;
    %pushi/vec4 18, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %jmp T_13.30;
T_13.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
T_13.30 ;
    %jmp T_13.28;
T_13.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
T_13.28 ;
    %load/vec4 v0x562d412b61e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b61e0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.31, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_13.32, 8;
T_13.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.32, 8;
 ; End of false expr.
    %blend;
T_13.32;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %load/vec4 v0x562d412b61e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b61e0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.34, 8;
T_13.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.34, 8;
 ; End of false expr.
    %blend;
T_13.34;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x562d412b6a10_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x562d412b6af0_0, 0, 2;
    %load/vec4 v0x562d412b6e30_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562d412b65e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_13.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.36, 8;
T_13.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.36, 8;
 ; End of false expr.
    %blend;
T_13.36;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6a10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x562d412b6af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6f10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6a10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x562d412b6af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6f10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6a10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562d412b6af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6a10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562d412b6af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6a10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562d412b6af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6a10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6a10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6a10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x562d412b6af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x562d412b6850_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x562d412b6a10_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x562d412b6af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6bd0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562d412b5eb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b6120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d412b6770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b6540_0, 0, 1;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x562d412bcf90;
T_14 ;
Ewait_5 .event/or E_0x562d412bd120, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x562d412bd910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x562d412bd390_0;
    %replicate 24;
    %load/vec4 v0x562d412bd460_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562d412bd570_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x562d412bd770_0;
    %replicate 16;
    %load/vec4 v0x562d412bd460_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562d412bd570_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x562d412b7930;
T_15 ;
Ewait_6 .event/or E_0x562d412a6730, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x562d412b7e50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 31, 0, 32;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x562d412b7e50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x562d412b7bb0_0;
    %pad/u 32;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x562d412b7d90_0;
    %pad/u 32;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %pad/u 5;
    %store/vec4 v0x562d412b7cb0_0, 0, 5;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x562d412b7fd0;
T_16 ;
Ewait_7 .event/or E_0x562d412b81b0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x562d412b8500_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0x562d412b8340_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x562d412b8400_0;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0x562d412b8230_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x562d412b8640;
T_17 ;
Ewait_8 .event/or E_0x562d412b8940, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x562d412b8ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %load/vec4 v0x562d412b89e0_0;
    %store/vec4 v0x562d412b8e30_0, 0, 32;
    %jmp T_17.5;
T_17.0 ;
    %load/vec4 v0x562d412b89e0_0;
    %store/vec4 v0x562d412b8e30_0, 0, 32;
    %jmp T_17.5;
T_17.1 ;
    %load/vec4 v0x562d412b8b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.6, 8;
    %load/vec4 v0x562d412b8d20_0;
    %jmp/1 T_17.7, 8;
T_17.6 ; End of true expr.
    %load/vec4 v0x562d412b8ac0_0;
    %jmp/0 T_17.7, 8;
 ; End of false expr.
    %blend;
T_17.7;
    %store/vec4 v0x562d412b8e30_0, 0, 32;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x562d412b8fe0_0;
    %store/vec4 v0x562d412b8e30_0, 0, 32;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0x562d412b8c60_0;
    %store/vec4 v0x562d412b8e30_0, 0, 32;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x562d412b4f00;
T_18 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562d412b53d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b51d0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x562d412b4f00;
T_19 ;
Ewait_9 .event/or E_0x562d411f2ff0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x562d412b5560_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %jmp T_19.24;
T_19.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.5 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.6 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.7 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.8 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.9 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.10 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.11 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.12 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.13 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.14 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.16 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.17 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.18 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.19 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.20 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.21 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.22 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.24;
T_19.24 ;
    %pop/vec4 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 1, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_19.25, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.26;
T_19.25 ;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 40, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 41, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_19.27, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.28;
T_19.27 ;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 34, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_19.29, 4;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.30;
T_19.29 ;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_19.31, 4;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.32;
T_19.31 ;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_19.33, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.34;
T_19.33 ;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_19.35, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.36;
T_19.35 ;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_19.37, 4;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.38;
T_19.37 ;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_19.39, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
    %jmp T_19.40;
T_19.39 ;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_19.41, 4;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x562d412b5330_0, 0, 5;
T_19.41 ;
T_19.40 ;
T_19.38 ;
T_19.36 ;
T_19.34 ;
T_19.32 ;
T_19.30 ;
T_19.28 ;
T_19.26 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x562d412b4f00;
T_20 ;
Ewait_10 .event/or E_0x562d4110eb40, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x562d412b5640_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562d412b53d0_0, 0, 3;
    %jmp T_20.6;
T_20.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562d412b53d0_0, 0, 3;
    %jmp T_20.6;
T_20.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562d412b53d0_0, 0, 3;
    %jmp T_20.6;
T_20.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562d412b53d0_0, 0, 3;
    %jmp T_20.6;
T_20.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x562d412b53d0_0, 0, 3;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x562d412b54a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %jmp T_20.11;
T_20.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x562d412b53d0_0, 0, 3;
    %jmp T_20.11;
T_20.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x562d412b53d0_0, 0, 3;
    %jmp T_20.11;
T_20.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562d412b53d0_0, 0, 3;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562d412b53d0_0, 0, 3;
    %jmp T_20.11;
T_20.11 ;
    %pop/vec4 1;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x562d412b4f00;
T_21 ;
Ewait_11 .event/or E_0x562d411f2ff0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x562d412b5640_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x562d412b5560_0;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b51d0_0, 0, 1;
    %jmp T_21.9;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b51d0_0, 0, 1;
    %jmp T_21.9;
T_21.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b51d0_0, 0, 1;
    %jmp T_21.9;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b5270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b51d0_0, 0, 1;
    %jmp T_21.9;
T_21.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b51d0_0, 0, 1;
    %jmp T_21.9;
T_21.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b51d0_0, 0, 1;
    %jmp T_21.9;
T_21.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b5270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412b51d0_0, 0, 1;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b51d0_0, 0, 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x562d41288f20;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b3fa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d4127c3b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d4129f660_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x562d41288f20;
T_23 ;
Ewait_12 .event/or E_0x562d4121e200, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x562d412b3a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %load/vec4 v0x562d412b3980_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.0 ;
    %load/vec4 v0x562d412b3980_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.1 ;
    %load/vec4 v0x562d412b3980_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.2 ;
    %load/vec4 v0x562d412b3c20_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.3 ;
    %load/vec4 v0x562d412b3c20_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.4 ;
    %load/vec4 v0x562d412b3d00_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.5 ;
    %load/vec4 v0x562d412b3d00_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.6 ;
    %load/vec4 v0x562d412b3de0_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.7 ;
    %load/vec4 v0x562d412b3de0_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.8 ;
    %load/vec4 v0x562d412b4220_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.9 ;
    %load/vec4 v0x562d412b4300_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.10 ;
    %load/vec4 v0x562d412b4920_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.11 ;
    %load/vec4 v0x562d412b4920_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.12 ;
    %load/vec4 v0x562d412b4ae0_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.13 ;
    %load/vec4 v0x562d412b4ae0_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.14 ;
    %load/vec4 v0x562d412b4a00_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.15 ;
    %load/vec4 v0x562d412b4a00_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.16 ;
    %load/vec4 v0x562d41250950_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.17 ;
    %load/vec4 v0x562d412b43e0_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.18 ;
    %load/vec4 v0x562d4129ba80_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.19 ;
    %load/vec4 v0x562d412a2a10_0;
    %store/vec4 v0x562d412b3b40_0, 0, 32;
    %jmp T_23.21;
T_23.21 ;
    %pop/vec4 1;
    %load/vec4 v0x562d412b3ec0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.27, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412b3fa0_0, 0, 1;
    %jmp T_23.29;
T_23.22 ;
    %load/vec4 v0x562d41258af0_0;
    %load/vec4 v0x562d41250950_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_23.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.31, 8;
T_23.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.31, 8;
 ; End of false expr.
    %blend;
T_23.31;
    %store/vec4 v0x562d412b3fa0_0, 0, 1;
    %jmp T_23.29;
T_23.23 ;
    %load/vec4 v0x562d41258af0_0;
    %load/vec4 v0x562d41250950_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_23.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.33, 8;
T_23.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.33, 8;
 ; End of false expr.
    %blend;
T_23.33;
    %store/vec4 v0x562d412b3fa0_0, 0, 1;
    %jmp T_23.29;
T_23.24 ;
    %load/vec4 v0x562d41258af0_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_23.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.35, 8;
T_23.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.35, 8;
 ; End of false expr.
    %blend;
T_23.35;
    %store/vec4 v0x562d412b3fa0_0, 0, 1;
    %jmp T_23.29;
T_23.25 ;
    %load/vec4 v0x562d41258af0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_23.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.37, 8;
T_23.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.37, 8;
 ; End of false expr.
    %blend;
T_23.37;
    %store/vec4 v0x562d412b3fa0_0, 0, 1;
    %jmp T_23.29;
T_23.26 ;
    %load/vec4 v0x562d41258af0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_23.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.39, 8;
T_23.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.39, 8;
 ; End of false expr.
    %blend;
T_23.39;
    %store/vec4 v0x562d412b3fa0_0, 0, 1;
    %jmp T_23.29;
T_23.27 ;
    %load/vec4 v0x562d41258af0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_23.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.41, 8;
T_23.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.41, 8;
 ; End of false expr.
    %blend;
T_23.41;
    %store/vec4 v0x562d412b3fa0_0, 0, 1;
    %jmp T_23.29;
T_23.29 ;
    %pop/vec4 1;
    %load/vec4 v0x562d412b3a60_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_23.42, 4;
    %load/vec4 v0x562d41258af0_0;
    %store/vec4 v0x562d4127c3b0_0, 0, 32;
    %load/vec4 v0x562d412b44c0_0;
    %store/vec4 v0x562d4129f660_0, 0, 32;
    %jmp T_23.43;
T_23.42 ;
    %load/vec4 v0x562d412b3a60_0;
    %cmpi/e 22, 0, 5;
    %jmp/0xz  T_23.44, 4;
    %load/vec4 v0x562d412b45a0_0;
    %store/vec4 v0x562d4127c3b0_0, 0, 32;
    %load/vec4 v0x562d41258af0_0;
    %store/vec4 v0x562d4129f660_0, 0, 32;
    %jmp T_23.45;
T_23.44 ;
    %load/vec4 v0x562d412b3a60_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x562d412b3a60_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_23.46, 4;
    %load/vec4 v0x562d412b4680_0;
    %store/vec4 v0x562d4127c3b0_0, 0, 32;
    %load/vec4 v0x562d412b4760_0;
    %store/vec4 v0x562d4129f660_0, 0, 32;
    %jmp T_23.47;
T_23.46 ;
    %load/vec4 v0x562d412b45a0_0;
    %store/vec4 v0x562d4127c3b0_0, 0, 32;
    %load/vec4 v0x562d412b44c0_0;
    %store/vec4 v0x562d4129f660_0, 0, 32;
T_23.47 ;
T_23.45 ;
T_23.43 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x562d412baca0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412bb520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412bb1c0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x562d412baca0;
T_25 ;
    %wait E_0x562d412b9460;
    %load/vec4 v0x562d412bb780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x562d412bb820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562d412bb520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562d412bb1c0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x562d412bb5e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x562d412bb360_0;
    %assign/vec4 v0x562d412bb520_0, 0;
T_25.4 ;
    %load/vec4 v0x562d412bb290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x562d412bafe0_0;
    %assign/vec4 v0x562d412bb1c0_0, 0;
T_25.6 ;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x562d412baca0;
T_26 ;
Ewait_13 .event/or E_0x562d412baf60, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x562d412bb520_0;
    %store/vec4 v0x562d412bb450_0, 0, 32;
    %load/vec4 v0x562d412bb1c0_0;
    %store/vec4 v0x562d412bb0f0_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x562d412bba40;
T_27 ;
Ewait_14 .event/or E_0x562d412bbce0, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x562d412bc340_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x562d412bc4e0, 4;
    %store/vec4 v0x562d412bc0d0_0, 0, 32;
    %load/vec4 v0x562d412bc420_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x562d412bc4e0, 4;
    %store/vec4 v0x562d412bc1e0_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x562d412bba40;
T_28 ;
    %wait E_0x562d412b9460;
    %load/vec4 v0x562d412bbf70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x562d412bcb70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412bc030_0, 0, 32;
T_28.4 ;
    %load/vec4 v0x562d412bc030_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x562d412bc030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562d412bc4e0, 0, 4;
    %load/vec4 v0x562d412bc030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562d412bc030_0, 0, 32;
    %jmp T_28.4;
T_28.5 ;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x562d412bccd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.6, 4;
    %load/vec4 v0x562d412bcc10_0;
    %load/vec4 v0x562d412bcd70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562d412bc4e0, 0, 4;
T_28.6 ;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x562d412b71d0;
T_29 ;
Ewait_15 .event/or E_0x562d412a5a90, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x562d412b7430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %load/vec4 v0x562d412b7600_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.5, 8;
    %load/vec4 v0x562d412b7540_0;
    %jmp/1 T_29.6, 8;
T_29.5 ; End of true expr.
    %load/vec4 v0x562d412b76d0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x562d412b7540_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.6, 8;
 ; End of false expr.
    %blend;
T_29.6;
    %store/vec4 v0x562d412b77b0_0, 0, 32;
    %jmp T_29.4;
T_29.1 ;
    %load/vec4 v0x562d412b7600_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.7, 8;
    %load/vec4 v0x562d412b7540_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x562d412b76d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.8, 8;
T_29.7 ; End of true expr.
    %load/vec4 v0x562d412b76d0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x562d412b7540_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.8, 8;
 ; End of false expr.
    %blend;
T_29.8;
    %store/vec4 v0x562d412b77b0_0, 0, 32;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x562d412b7600_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.9, 8;
    %load/vec4 v0x562d412b7540_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x562d412b76d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.10, 8;
T_29.9 ; End of true expr.
    %load/vec4 v0x562d412b76d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x562d412b7540_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.10, 8;
 ; End of false expr.
    %blend;
T_29.10;
    %store/vec4 v0x562d412b77b0_0, 0, 32;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0x562d412b7600_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.11, 8;
    %load/vec4 v0x562d412b7540_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x562d412b76d0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.12, 8;
T_29.11 ; End of true expr.
    %load/vec4 v0x562d412b7540_0;
    %jmp/0 T_29.12, 8;
 ; End of false expr.
    %blend;
T_29.12;
    %store/vec4 v0x562d412b77b0_0, 0, 32;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x562d4128a370;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412be050_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x562d4128a370;
T_31 ;
Ewait_16 .event/or E_0x562d411821b0, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x562d412be050_0;
    %load/vec4 v0x562d412beb00_0;
    %and;
    %load/vec4 v0x562d412c0440_0;
    %or;
    %store/vec4 v0x562d412bebc0_0, 0, 1;
    %load/vec4 v0x562d412be050_0;
    %store/vec4 v0x562d412be110_0, 0, 1;
    %load/vec4 v0x562d412bec60_0;
    %store/vec4 v0x562d412bf330_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412bf3f0_0, 0, 1;
    %load/vec4 v0x562d412bfea0_0;
    %store/vec4 v0x562d412befe0_0, 0, 32;
    %load/vec4 v0x562d412be4e0_0;
    %store/vec4 v0x562d412bed20_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x562d4128a370;
T_32 ;
    %wait E_0x562d412b9460;
    %load/vec4 v0x562d412c0440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562d412be050_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x562d412bf330_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562d412be050_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x562d4125d290;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c6a90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d412c6d00_0, 0, 32;
    %pushi/vec4 500, 0, 32;
T_33.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_33.1, 5;
    %jmp/1 T_33.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x562d412c6a90_0;
    %nor/r;
    %store/vec4 v0x562d412c6a90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x562d412c6a90_0;
    %nor/r;
    %store/vec4 v0x562d412c6a90_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x562d412c6d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x562d412c6d00_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 33 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x562d411ac0d0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0x562d4125d290;
T_34 ;
    %vpi_call/w 3 37 "$dumpfile", "test/mips_cpu_bus.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562d4125d290 {0 0 0};
    %vpi_call/w 3 39 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412c6c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c7120_0, 0, 1;
    %delay 10, 0;
    %wait E_0x562d412b9460;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562d412c7120_0, 0, 1;
    %wait E_0x562d412b9460;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d412c7120_0, 0, 1;
    %load/vec4 v0x562d412c67e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %jmp T_34.1;
T_34.0 ;
    %vpi_call/w 3 51 "$display", "TB : CPU did not set running=1 after reset." {0 0 0};
T_34.1 ;
    %wait E_0x562d411817b0;
    %vpi_call/w 3 54 "$display", "TB : finished; active=0" {0 0 0};
    %vpi_call/w 3 55 "$display", "register_v0:%h", v0x562d412c6fd0_0 {0 0 0};
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/ALU.v";
    "rtl/mips_cpu/ALU_decoder.v";
    "rtl/mips_cpu/mips_cpu_decoder.v";
    "rtl/mips_cpu/lwlr.v";
    "rtl/mips_cpu/mips_cpu_mux1.v";
    "rtl/mips_cpu/mips_cpu_mux2.v";
    "rtl/mips_cpu/mips_cpu_mux3.v";
    "rtl/mips_cpu/mips_cpu_pc.v";
    "rtl/mips_cpu/mips_cpu_pcnext.v";
    "rtl/mips_cpu/reg_file_hi_lo.v";
    "rtl/mips_cpu/reg_file.v";
    "rtl/mips_cpu/mips_cpu_signextend.v";
    "rtl/mips_cpu/harvard_to_avalon.v";
    "rtl/mips_cpu/avl_master_bc.v";
    "rtl/avl_slave_mem.v";
