// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0 (
        ap_clk,
        ap_rst,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_9_V_read,
        data_11_V_read,
        data_15_V_read,
        data_16_V_read,
        data_18_V_read,
        data_19_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_27_V_read,
        data_29_V_read,
        data_30_V_read,
        data_32_V_read,
        data_34_V_read,
        data_37_V_read,
        data_41_V_read,
        data_45_V_read,
        data_47_V_read,
        data_48_V_read,
        data_50_V_read,
        data_54_V_read,
        data_55_V_read,
        data_56_V_read,
        data_57_V_read,
        data_58_V_read,
        data_61_V_read,
        data_66_V_read,
        data_70_V_read,
        data_74_V_read,
        data_75_V_read,
        data_76_V_read,
        data_77_V_read,
        data_80_V_read,
        data_82_V_read,
        data_85_V_read,
        data_86_V_read,
        data_88_V_read,
        data_90_V_read,
        data_93_V_read,
        data_94_V_read,
        data_95_V_read,
        data_102_V_read,
        data_103_V_read,
        data_104_V_read,
        data_105_V_read,
        data_106_V_read,
        data_108_V_read,
        data_109_V_read,
        data_111_V_read,
        data_112_V_read,
        data_114_V_read,
        data_119_V_read,
        data_120_V_read,
        data_121_V_read,
        data_127_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_15_V_read;
input  [15:0] data_16_V_read;
input  [15:0] data_18_V_read;
input  [15:0] data_19_V_read;
input  [15:0] data_21_V_read;
input  [15:0] data_22_V_read;
input  [15:0] data_23_V_read;
input  [15:0] data_27_V_read;
input  [15:0] data_29_V_read;
input  [15:0] data_30_V_read;
input  [15:0] data_32_V_read;
input  [15:0] data_34_V_read;
input  [15:0] data_37_V_read;
input  [15:0] data_41_V_read;
input  [15:0] data_45_V_read;
input  [15:0] data_47_V_read;
input  [15:0] data_48_V_read;
input  [15:0] data_50_V_read;
input  [15:0] data_54_V_read;
input  [15:0] data_55_V_read;
input  [15:0] data_56_V_read;
input  [15:0] data_57_V_read;
input  [15:0] data_58_V_read;
input  [15:0] data_61_V_read;
input  [15:0] data_66_V_read;
input  [15:0] data_70_V_read;
input  [15:0] data_74_V_read;
input  [15:0] data_75_V_read;
input  [15:0] data_76_V_read;
input  [15:0] data_77_V_read;
input  [15:0] data_80_V_read;
input  [15:0] data_82_V_read;
input  [15:0] data_85_V_read;
input  [15:0] data_86_V_read;
input  [15:0] data_88_V_read;
input  [15:0] data_90_V_read;
input  [15:0] data_93_V_read;
input  [15:0] data_94_V_read;
input  [15:0] data_95_V_read;
input  [15:0] data_102_V_read;
input  [15:0] data_103_V_read;
input  [15:0] data_104_V_read;
input  [15:0] data_105_V_read;
input  [15:0] data_106_V_read;
input  [15:0] data_108_V_read;
input  [15:0] data_109_V_read;
input  [15:0] data_111_V_read;
input  [15:0] data_112_V_read;
input  [15:0] data_114_V_read;
input  [15:0] data_119_V_read;
input  [15:0] data_120_V_read;
input  [15:0] data_121_V_read;
input  [15:0] data_127_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;

wire   [15:0] add_ln703_6_fu_29699_p2;
reg   [15:0] add_ln703_6_reg_30184;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [15:0] add_ln703_13_fu_29741_p2;
reg   [15:0] add_ln703_13_reg_30189;
wire   [15:0] add_ln703_30_fu_29837_p2;
reg   [15:0] add_ln703_30_reg_30194;
wire   [15:0] acc_1_V_fu_30005_p2;
reg   [15:0] acc_1_V_reg_30199;
wire   [15:0] add_ln703_62_fu_30023_p2;
reg   [15:0] add_ln703_62_reg_30204;
wire   [15:0] add_ln703_69_fu_30065_p2;
reg   [15:0] add_ln703_69_reg_30209;
wire   [15:0] add_ln703_83_fu_30143_p2;
reg   [15:0] add_ln703_83_reg_30214;
wire  signed [15:0] mul_ln1118_31_fu_665_p0;
wire  signed [25:0] sext_ln1118_27_fu_29013_p1;
wire    ap_block_pp0_stage0;
wire  signed [15:0] mul_ln1118_36_fu_666_p0;
wire  signed [15:0] mul_ln1118_72_fu_667_p0;
wire  signed [25:0] sext_ln1118_63_fu_29637_p1;
wire  signed [15:0] mul_ln1118_27_fu_668_p0;
wire  signed [25:0] sext_ln1118_24_fu_28946_p1;
wire  signed [15:0] mul_ln1118_47_fu_669_p0;
wire  signed [15:0] mul_ln1118_19_fu_670_p0;
wire  signed [15:0] mul_ln1118_20_fu_671_p0;
wire  signed [15:0] mul_ln1118_42_fu_673_p0;
wire  signed [15:0] mul_ln1118_41_fu_674_p0;
wire  signed [15:0] mul_ln1118_67_fu_675_p0;
wire  signed [15:0] mul_ln1118_65_fu_676_p0;
wire  signed [15:0] mul_ln1118_43_fu_677_p0;
wire  signed [15:0] mul_ln1118_54_fu_680_p0;
wire  signed [15:0] mul_ln1118_15_fu_681_p0;
wire  signed [15:0] mul_ln1118_22_fu_684_p0;
wire  signed [25:0] sext_ln1118_21_fu_28890_p1;
wire  signed [15:0] mul_ln1118_55_fu_685_p0;
wire  signed [25:0] sext_ln1118_48_fu_29401_p1;
wire  signed [15:0] mul_ln1118_59_fu_686_p0;
wire  signed [15:0] mul_ln1118_38_fu_687_p0;
wire  signed [25:0] sext_ln1118_34_fu_29143_p1;
wire  signed [15:0] mul_ln1118_16_fu_688_p0;
wire  signed [15:0] mul_ln1118_14_fu_689_p0;
wire  signed [15:0] mul_ln1118_35_fu_690_p0;
wire  signed [15:0] mul_ln1118_37_fu_692_p0;
wire  signed [15:0] mul_ln1118_61_fu_693_p0;
wire  signed [15:0] mul_ln1118_60_fu_695_p0;
wire  signed [15:0] mul_ln1118_68_fu_696_p0;
wire  signed [15:0] mul_ln1118_62_fu_697_p0;
wire  signed [15:0] mul_ln1118_32_fu_698_p0;
wire  signed [15:0] mul_ln1118_21_fu_699_p0;
wire  signed [15:0] mul_ln1118_39_fu_700_p0;
wire  signed [25:0] sext_ln1118_35_fu_29169_p1;
wire  signed [15:0] mul_ln1118_7_fu_701_p0;
wire  signed [25:0] sext_ln1118_4_fu_28593_p1;
wire  signed [15:0] mul_ln1118_3_fu_703_p0;
wire  signed [15:0] mul_ln1118_9_fu_704_p0;
wire  signed [15:0] mul_ln1118_44_fu_705_p0;
wire  signed [15:0] mul_ln1118_10_fu_706_p0;
wire  signed [15:0] mul_ln1118_30_fu_707_p0;
wire  signed [25:0] sext_ln1118_26_fu_28987_p1;
wire  signed [15:0] mul_ln1118_26_fu_709_p0;
wire  signed [15:0] mul_ln1118_11_fu_710_p0;
wire  signed [15:0] mul_ln1118_56_fu_712_p0;
wire  signed [15:0] mul_ln1118_57_fu_713_p0;
wire  signed [15:0] mul_ln1118_49_fu_715_p0;
wire  signed [25:0] sext_ln1118_42_fu_29285_p1;
wire  signed [15:0] mul_ln1118_18_fu_716_p0;
wire  signed [25:0] sext_ln1118_17_fu_28815_p1;
wire  signed [15:0] mul_ln1118_33_fu_718_p0;
wire  signed [15:0] mul_ln1118_12_fu_720_p0;
wire  signed [15:0] mul_ln1118_17_fu_721_p0;
wire  signed [15:0] mul_ln1118_4_fu_722_p0;
wire  signed [15:0] mul_ln1118_28_fu_725_p0;
wire  signed [15:0] mul_ln1118_8_fu_728_p0;
wire  signed [15:0] mul_ln1118_52_fu_729_p0;
wire  signed [15:0] mul_ln1118_58_fu_730_p0;
wire  signed [15:0] mul_ln1118_5_fu_731_p0;
wire  signed [25:0] sext_ln1118_3_fu_28567_p1;
wire  signed [15:0] mul_ln1118_29_fu_732_p0;
wire  signed [15:0] mul_ln1118_45_fu_733_p0;
wire  signed [15:0] mul_ln1118_40_fu_734_p0;
wire  signed [15:0] mul_ln1118_fu_736_p0;
wire  signed [15:0] mul_ln1118_51_fu_737_p0;
wire  signed [25:0] sext_ln1118_44_fu_29330_p1;
wire  signed [15:0] mul_ln1118_6_fu_738_p0;
wire  signed [15:0] mul_ln1118_53_fu_740_p0;
wire  signed [15:0] mul_ln1118_25_fu_742_p0;
wire  signed [15:0] mul_ln1118_23_fu_744_p0;
wire  signed [15:0] mul_ln1118_71_fu_745_p0;
wire  signed [15:0] mul_ln1118_50_fu_746_p0;
wire  signed [15:0] mul_ln1118_64_fu_748_p0;
wire  signed [15:0] mul_ln1118_46_fu_750_p0;
wire  signed [15:0] mul_ln1118_70_fu_751_p0;
wire  signed [15:0] mul_ln1118_63_fu_752_p0;
wire  signed [15:0] mul_ln1118_66_fu_753_p0;
wire  signed [15:0] mul_ln1118_24_fu_754_p0;
wire  signed [15:0] mul_ln1118_69_fu_756_p0;
wire  signed [15:0] mul_ln1118_48_fu_757_p0;
wire  signed [15:0] mul_ln1118_13_fu_758_p0;
wire  signed [15:0] mul_ln1118_34_fu_759_p0;
wire   [25:0] mul_ln1118_fu_736_p2;
wire   [25:0] mul_ln1118_3_fu_703_p2;
wire   [25:0] mul_ln1118_4_fu_722_p2;
wire   [25:0] mul_ln1118_5_fu_731_p2;
wire   [25:0] mul_ln1118_6_fu_738_p2;
wire   [25:0] mul_ln1118_7_fu_701_p2;
wire   [25:0] mul_ln1118_8_fu_728_p2;
wire   [25:0] mul_ln1118_9_fu_704_p2;
wire   [25:0] mul_ln1118_10_fu_706_p2;
wire   [25:0] mul_ln1118_11_fu_710_p2;
wire  signed [15:0] sext_ln1118_8_fu_28664_p0;
wire  signed [15:0] sext_ln1118_9_fu_28668_p0;
wire   [25:0] mul_ln1118_12_fu_720_p2;
wire  signed [15:0] tmp_fu_28683_p1;
wire   [23:0] tmp_fu_28683_p3;
wire  signed [24:0] sext_ln1118_8_fu_28664_p1;
wire  signed [24:0] sext_ln1118_10_fu_28691_p1;
wire   [24:0] sub_ln1118_2_fu_28695_p2;
wire   [14:0] trunc_ln708_1_fu_28701_p4;
wire   [25:0] mul_ln1118_13_fu_758_p2;
wire   [25:0] mul_ln1118_14_fu_689_p2;
wire   [24:0] shl_ln1118_2_fu_28745_p3;
wire   [21:0] shl_ln1118_3_fu_28757_p3;
wire  signed [25:0] sext_ln1118_13_fu_28753_p1;
wire  signed [25:0] sext_ln1118_14_fu_28765_p1;
wire   [25:0] sub_ln1118_fu_28769_p2;
wire   [25:0] mul_ln1118_15_fu_681_p2;
wire   [25:0] mul_ln1118_16_fu_688_p2;
wire   [25:0] mul_ln1118_17_fu_721_p2;
wire   [25:0] mul_ln1118_18_fu_716_p2;
wire  signed [15:0] sext_ln1118_18_fu_28841_p0;
wire  signed [15:0] sext_ln1118_19_fu_28846_p0;
wire   [25:0] mul_ln1118_19_fu_670_p2;
wire   [24:0] mul_ln1118_20_fu_671_p2;
wire   [14:0] trunc_ln708_2_fu_28861_p4;
wire   [25:0] mul_ln1118_21_fu_699_p2;
wire   [25:0] mul_ln1118_22_fu_684_p2;
wire   [25:0] mul_ln1118_23_fu_744_p2;
wire   [25:0] mul_ln1118_24_fu_754_p2;
wire   [25:0] mul_ln1118_25_fu_742_p2;
wire   [25:0] mul_ln1118_26_fu_709_p2;
wire   [25:0] mul_ln1118_27_fu_668_p2;
wire   [25:0] mul_ln1118_28_fu_725_p2;
wire   [25:0] mul_ln1118_29_fu_732_p2;
wire   [25:0] mul_ln1118_30_fu_707_p2;
wire   [25:0] mul_ln1118_31_fu_665_p2;
wire   [25:0] mul_ln1118_32_fu_698_p2;
wire   [24:0] shl_ln1118_4_fu_29039_p3;
wire   [19:0] shl_ln1118_5_fu_29051_p3;
wire  signed [25:0] sext_ln1118_29_fu_29059_p1;
wire  signed [25:0] sext_ln1118_28_fu_29047_p1;
wire   [25:0] sub_ln1118_1_fu_29063_p2;
wire   [25:0] mul_ln1118_33_fu_718_p2;
wire   [25:0] mul_ln1118_34_fu_759_p2;
wire   [25:0] mul_ln1118_35_fu_690_p2;
wire   [24:0] mul_ln1118_36_fu_666_p2;
wire   [14:0] trunc_ln708_4_fu_29129_p4;
wire   [25:0] mul_ln1118_37_fu_692_p2;
wire   [25:0] mul_ln1118_38_fu_687_p2;
wire   [25:0] mul_ln1118_39_fu_700_p2;
wire   [25:0] mul_ln1118_40_fu_734_p2;
wire   [25:0] mul_ln1118_41_fu_674_p2;
wire   [25:0] mul_ln1118_42_fu_673_p2;
wire   [25:0] mul_ln1118_43_fu_677_p2;
wire   [25:0] mul_ln1118_44_fu_705_p2;
wire   [25:0] mul_ln1118_45_fu_733_p2;
wire   [25:0] mul_ln1118_46_fu_750_p2;
wire  signed [15:0] sext_ln1118_42_fu_29285_p0;
wire  signed [15:0] sext_ln1118_43_fu_29291_p0;
wire   [24:0] mul_ln1118_47_fu_669_p2;
wire   [14:0] trunc_ln708_8_fu_29296_p4;
wire   [25:0] mul_ln1118_48_fu_757_p2;
wire   [25:0] mul_ln1118_49_fu_715_p2;
wire   [25:0] mul_ln1118_50_fu_746_p2;
wire   [25:0] mul_ln1118_51_fu_737_p2;
wire   [25:0] mul_ln1118_52_fu_729_p2;
wire   [25:0] mul_ln1118_53_fu_740_p2;
wire   [25:0] mul_ln1118_54_fu_680_p2;
wire   [25:0] mul_ln1118_55_fu_685_p2;
wire   [25:0] mul_ln1118_56_fu_712_p2;
wire   [25:0] mul_ln1118_57_fu_713_p2;
wire   [25:0] mul_ln1118_58_fu_730_p2;
wire   [25:0] mul_ln1118_59_fu_686_p2;
wire   [25:0] mul_ln1118_60_fu_695_p2;
wire   [25:0] mul_ln1118_61_fu_693_p2;
wire   [25:0] mul_ln1118_62_fu_697_p2;
wire   [25:0] mul_ln1118_63_fu_752_p2;
wire   [25:0] mul_ln1118_64_fu_748_p2;
wire   [25:0] mul_ln1118_65_fu_676_p2;
wire   [25:0] mul_ln1118_66_fu_753_p2;
wire   [25:0] mul_ln1118_67_fu_675_p2;
wire   [25:0] mul_ln1118_68_fu_696_p2;
wire   [25:0] mul_ln1118_69_fu_756_p2;
wire   [25:0] mul_ln1118_70_fu_751_p2;
wire   [25:0] mul_ln1118_71_fu_745_p2;
wire   [25:0] mul_ln1118_72_fu_667_p2;
wire   [15:0] mult_6_V_fu_28527_p4;
wire   [15:0] mult_12_V_fu_28557_p4;
wire   [15:0] mult_33_V_fu_28599_p4;
wire   [15:0] add_ln703_1_fu_29669_p2;
wire   [15:0] add_ln703_fu_29663_p2;
wire   [15:0] mult_45_V_fu_28624_p4;
wire   [15:0] mult_48_V_fu_28639_p4;
wire   [15:0] mult_54_V_fu_28654_p4;
wire   [15:0] mult_69_V_fu_28775_p4;
wire   [15:0] add_ln703_4_fu_29687_p2;
wire   [15:0] add_ln703_3_fu_29681_p2;
wire   [15:0] add_ln703_5_fu_29693_p2;
wire   [15:0] add_ln703_2_fu_29675_p2;
wire   [15:0] mult_102_V_fu_28880_p4;
wire   [15:0] add_ln703_7_fu_29705_p2;
wire   [15:0] mult_96_V_fu_28851_p4;
wire   [15:0] mult_111_V_fu_28896_p4;
wire   [15:0] mult_141_V_fu_28952_p4;
wire   [15:0] mult_162_V_fu_29019_p4;
wire   [15:0] mult_168_V_fu_29084_p4;
wire   [15:0] add_ln703_10_fu_29723_p2;
wire   [15:0] mult_150_V_fu_28993_p4;
wire   [15:0] add_ln703_11_fu_29729_p2;
wire   [15:0] add_ln703_9_fu_29717_p2;
wire   [15:0] add_ln703_12_fu_29735_p2;
wire   [15:0] add_ln703_8_fu_29711_p2;
wire  signed [15:0] mult_183_V_fu_29139_p1;
wire   [15:0] mult_210_V_fu_29175_p4;
wire   [15:0] mult_222_V_fu_29200_p4;
wire   [15:0] add_ln703_16_fu_29753_p2;
wire   [15:0] add_ln703_15_fu_29747_p2;
wire   [15:0] mult_225_V_fu_29215_p4;
wire   [15:0] mult_228_V_fu_29230_p4;
wire   [15:0] mult_240_V_fu_29260_p4;
wire   [15:0] mult_246_V_fu_29275_p4;
wire   [15:0] add_ln703_19_fu_29771_p2;
wire   [15:0] mult_231_V_fu_29245_p4;
wire   [15:0] add_ln703_20_fu_29777_p2;
wire   [15:0] add_ln703_18_fu_29765_p2;
wire   [15:0] add_ln703_21_fu_29783_p2;
wire   [15:0] add_ln703_17_fu_29759_p2;
wire  signed [15:0] mult_255_V_fu_29306_p1;
wire   [15:0] mult_258_V_fu_29336_p4;
wire   [15:0] mult_282_V_fu_29407_p4;
wire   [15:0] mult_306_V_fu_29447_p4;
wire   [15:0] add_ln703_24_fu_29801_p2;
wire   [15:0] add_ln703_23_fu_29795_p2;
wire   [15:0] mult_312_V_fu_29477_p4;
wire   [15:0] mult_360_V_fu_29612_p4;
wire   [15:0] mult_381_V_fu_29643_p4;
wire   [15:0] add_ln703_27_fu_29819_p2;
wire   [15:0] add_ln703_26_fu_29813_p2;
wire   [15:0] add_ln703_28_fu_29825_p2;
wire   [15:0] add_ln703_25_fu_29807_p2;
wire   [15:0] add_ln703_29_fu_29831_p2;
wire   [15:0] add_ln703_22_fu_29789_p2;
wire   [15:0] mult_58_V_fu_28673_p4;
wire   [15:0] mult_28_V_fu_28573_p4;
wire   [15:0] add_ln703_32_fu_29843_p2;
wire   [15:0] mult_64_V_fu_28720_p4;
wire   [15:0] mult_67_V_fu_28735_p4;
wire   [15:0] mult_88_V_fu_28805_p4;
wire   [15:0] add_ln703_35_fu_29861_p2;
wire   [15:0] add_ln703_34_fu_29855_p2;
wire   [15:0] add_ln703_36_fu_29867_p2;
wire   [15:0] add_ln703_33_fu_29849_p2;
wire   [15:0] mult_91_V_fu_28821_p4;
wire  signed [15:0] mult_97_V_fu_28871_p1;
wire   [15:0] mult_124_V_fu_28921_p4;
wire   [15:0] mult_136_V_fu_28936_p4;
wire   [15:0] add_ln703_39_fu_29885_p2;
wire   [15:0] add_ln703_38_fu_29879_p2;
wire   [15:0] mult_142_V_fu_28962_p4;
wire   [15:0] mult_145_V_fu_28977_p4;
wire   [15:0] mult_151_V_fu_29003_p4;
wire   [15:0] mult_172_V_fu_29099_p4;
wire   [15:0] add_ln703_42_fu_29903_p2;
wire   [15:0] add_ln703_41_fu_29897_p2;
wire   [15:0] add_ln703_43_fu_29909_p2;
wire   [15:0] add_ln703_40_fu_29891_p2;
wire   [15:0] add_ln703_44_fu_29915_p2;
wire   [15:0] add_ln703_37_fu_29873_p2;
wire   [15:0] mult_256_V_fu_29310_p4;
wire   [15:0] add_ln703_46_fu_29927_p2;
wire   [15:0] mult_199_V_fu_29149_p4;
wire   [15:0] mult_283_V_fu_29417_p4;
wire   [15:0] mult_316_V_fu_29492_p4;
wire   [15:0] mult_319_V_fu_29507_p4;
wire   [15:0] add_ln703_49_fu_29945_p2;
wire   [15:0] add_ln703_48_fu_29939_p2;
wire   [15:0] add_ln703_50_fu_29951_p2;
wire   [15:0] add_ln703_47_fu_29933_p2;
wire   [15:0] mult_325_V_fu_29522_p4;
wire   [15:0] mult_328_V_fu_29537_p4;
wire   [15:0] mult_343_V_fu_29582_p4;
wire   [15:0] mult_358_V_fu_29597_p4;
wire   [15:0] add_ln703_53_fu_29969_p2;
wire   [15:0] add_ln703_52_fu_29963_p2;
wire   [15:0] mult_382_V_fu_29653_p4;
wire   [15:0] mult_364_V_fu_29627_p4;
wire   [15:0] add_ln703_55_fu_29981_p2;
wire   [15:0] add_ln703_56_fu_29987_p2;
wire   [15:0] add_ln703_54_fu_29975_p2;
wire   [15:0] add_ln703_57_fu_29993_p2;
wire   [15:0] add_ln703_51_fu_29957_p2;
wire   [15:0] add_ln703_58_fu_29999_p2;
wire   [15:0] add_ln703_45_fu_29921_p2;
wire   [15:0] mult_29_V_fu_28583_p4;
wire   [15:0] mult_11_V_fu_28542_p4;
wire   [15:0] mult_35_V_fu_28609_p4;
wire   [15:0] add_ln703_61_fu_30017_p2;
wire   [15:0] add_ln703_60_fu_30011_p2;
wire  signed [15:0] mult_59_V_fu_28711_p1;
wire   [15:0] mult_83_V_fu_28790_p4;
wire   [15:0] mult_92_V_fu_28831_p4;
wire   [15:0] add_ln703_64_fu_30035_p2;
wire   [15:0] add_ln703_63_fu_30029_p2;
wire   [15:0] mult_113_V_fu_28906_p4;
wire   [15:0] mult_164_V_fu_29029_p4;
wire   [15:0] mult_167_V_fu_29069_p4;
wire   [15:0] mult_176_V_fu_29114_p4;
wire   [15:0] add_ln703_67_fu_30053_p2;
wire   [15:0] add_ln703_66_fu_30047_p2;
wire   [15:0] add_ln703_68_fu_30059_p2;
wire   [15:0] add_ln703_65_fu_30041_p2;
wire   [15:0] mult_200_V_fu_29159_p4;
wire   [15:0] mult_212_V_fu_29185_p4;
wire   [15:0] mult_257_V_fu_29320_p4;
wire   [15:0] add_ln703_71_fu_30071_p2;
wire   [15:0] mult_260_V_fu_29346_p4;
wire   [15:0] mult_266_V_fu_29361_p4;
wire   [15:0] mult_272_V_fu_29376_p4;
wire   [15:0] add_ln703_74_fu_30089_p2;
wire   [15:0] add_ln703_73_fu_30083_p2;
wire   [15:0] add_ln703_75_fu_30095_p2;
wire   [15:0] add_ln703_72_fu_30077_p2;
wire   [15:0] mult_281_V_fu_29391_p4;
wire   [15:0] mult_287_V_fu_29432_p4;
wire   [15:0] add_ln703_77_fu_30107_p2;
wire   [15:0] mult_311_V_fu_29462_p4;
wire   [15:0] mult_335_V_fu_29552_p4;
wire   [15:0] mult_338_V_fu_29567_p4;
wire   [15:0] add_ln703_80_fu_30125_p2;
wire   [15:0] add_ln703_79_fu_30119_p2;
wire   [15:0] add_ln703_81_fu_30131_p2;
wire   [15:0] add_ln703_78_fu_30113_p2;
wire   [15:0] add_ln703_82_fu_30137_p2;
wire   [15:0] add_ln703_76_fu_30101_p2;
wire   [15:0] add_ln703_14_fu_30149_p2;
wire   [15:0] add_ln703_70_fu_30158_p2;
wire   [15:0] add_ln703_31_fu_30153_p2;
wire   [15:0] acc_2_V_fu_30162_p2;
reg    ap_ce_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        acc_1_V_reg_30199 <= acc_1_V_fu_30005_p2;
        add_ln703_13_reg_30189 <= add_ln703_13_fu_29741_p2;
        add_ln703_30_reg_30194 <= add_ln703_30_fu_29837_p2;
        add_ln703_62_reg_30204 <= add_ln703_62_fu_30023_p2;
        add_ln703_69_reg_30209 <= add_ln703_69_fu_30065_p2;
        add_ln703_6_reg_30184 <= add_ln703_6_fu_29699_p2;
        add_ln703_83_reg_30214 <= add_ln703_83_fu_30143_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= add_ln703_31_fu_30153_p2;
        ap_return_1_int_reg <= acc_1_V_reg_30199;
        ap_return_2_int_reg <= acc_2_V_fu_30162_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = add_ln703_31_fu_30153_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = acc_1_V_reg_30199;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = acc_2_V_fu_30162_p2;
    end
end

assign acc_1_V_fu_30005_p2 = (add_ln703_58_fu_29999_p2 + add_ln703_45_fu_29921_p2);

assign acc_2_V_fu_30162_p2 = (add_ln703_83_reg_30214 + add_ln703_70_fu_30158_p2);

assign add_ln703_10_fu_29723_p2 = (mult_162_V_fu_29019_p4 + mult_168_V_fu_29084_p4);

assign add_ln703_11_fu_29729_p2 = (add_ln703_10_fu_29723_p2 + mult_150_V_fu_28993_p4);

assign add_ln703_12_fu_29735_p2 = (add_ln703_11_fu_29729_p2 + add_ln703_9_fu_29717_p2);

assign add_ln703_13_fu_29741_p2 = (add_ln703_12_fu_29735_p2 + add_ln703_8_fu_29711_p2);

assign add_ln703_14_fu_30149_p2 = (add_ln703_13_reg_30189 + add_ln703_6_reg_30184);

assign add_ln703_15_fu_29747_p2 = ($signed(mult_183_V_fu_29139_p1) + $signed(16'd65518));

assign add_ln703_16_fu_29753_p2 = (mult_210_V_fu_29175_p4 + mult_222_V_fu_29200_p4);

assign add_ln703_17_fu_29759_p2 = (add_ln703_16_fu_29753_p2 + add_ln703_15_fu_29747_p2);

assign add_ln703_18_fu_29765_p2 = (mult_225_V_fu_29215_p4 + mult_228_V_fu_29230_p4);

assign add_ln703_19_fu_29771_p2 = (mult_240_V_fu_29260_p4 + mult_246_V_fu_29275_p4);

assign add_ln703_1_fu_29669_p2 = (mult_33_V_fu_28599_p4 + 16'd9);

assign add_ln703_20_fu_29777_p2 = (add_ln703_19_fu_29771_p2 + mult_231_V_fu_29245_p4);

assign add_ln703_21_fu_29783_p2 = (add_ln703_20_fu_29777_p2 + add_ln703_18_fu_29765_p2);

assign add_ln703_22_fu_29789_p2 = (add_ln703_21_fu_29783_p2 + add_ln703_17_fu_29759_p2);

assign add_ln703_23_fu_29795_p2 = ($signed(mult_255_V_fu_29306_p1) + $signed(mult_258_V_fu_29336_p4));

assign add_ln703_24_fu_29801_p2 = (mult_282_V_fu_29407_p4 + mult_306_V_fu_29447_p4);

assign add_ln703_25_fu_29807_p2 = (add_ln703_24_fu_29801_p2 + add_ln703_23_fu_29795_p2);

assign add_ln703_26_fu_29813_p2 = (mult_312_V_fu_29477_p4 + mult_360_V_fu_29612_p4);

assign add_ln703_27_fu_29819_p2 = ($signed(mult_381_V_fu_29643_p4) + $signed(16'd65438));

assign add_ln703_28_fu_29825_p2 = (add_ln703_27_fu_29819_p2 + add_ln703_26_fu_29813_p2);

assign add_ln703_29_fu_29831_p2 = (add_ln703_28_fu_29825_p2 + add_ln703_25_fu_29807_p2);

assign add_ln703_2_fu_29675_p2 = (add_ln703_1_fu_29669_p2 + add_ln703_fu_29663_p2);

assign add_ln703_30_fu_29837_p2 = (add_ln703_29_fu_29831_p2 + add_ln703_22_fu_29789_p2);

assign add_ln703_31_fu_30153_p2 = (add_ln703_30_reg_30194 + add_ln703_14_fu_30149_p2);

assign add_ln703_32_fu_29843_p2 = (mult_58_V_fu_28673_p4 + mult_28_V_fu_28573_p4);

assign add_ln703_33_fu_29849_p2 = (add_ln703_32_fu_29843_p2 + 16'd57);

assign add_ln703_34_fu_29855_p2 = (mult_64_V_fu_28720_p4 + mult_67_V_fu_28735_p4);

assign add_ln703_35_fu_29861_p2 = (mult_88_V_fu_28805_p4 + 16'd42);

assign add_ln703_36_fu_29867_p2 = (add_ln703_35_fu_29861_p2 + add_ln703_34_fu_29855_p2);

assign add_ln703_37_fu_29873_p2 = (add_ln703_36_fu_29867_p2 + add_ln703_33_fu_29849_p2);

assign add_ln703_38_fu_29879_p2 = ($signed(mult_91_V_fu_28821_p4) + $signed(mult_97_V_fu_28871_p1));

assign add_ln703_39_fu_29885_p2 = (mult_124_V_fu_28921_p4 + mult_136_V_fu_28936_p4);

assign add_ln703_3_fu_29681_p2 = (mult_45_V_fu_28624_p4 + mult_48_V_fu_28639_p4);

assign add_ln703_40_fu_29891_p2 = (add_ln703_39_fu_29885_p2 + add_ln703_38_fu_29879_p2);

assign add_ln703_41_fu_29897_p2 = (mult_142_V_fu_28962_p4 + mult_145_V_fu_28977_p4);

assign add_ln703_42_fu_29903_p2 = (mult_151_V_fu_29003_p4 + mult_172_V_fu_29099_p4);

assign add_ln703_43_fu_29909_p2 = (add_ln703_42_fu_29903_p2 + add_ln703_41_fu_29897_p2);

assign add_ln703_44_fu_29915_p2 = (add_ln703_43_fu_29909_p2 + add_ln703_40_fu_29891_p2);

assign add_ln703_45_fu_29921_p2 = (add_ln703_44_fu_29915_p2 + add_ln703_37_fu_29873_p2);

assign add_ln703_46_fu_29927_p2 = (mult_256_V_fu_29310_p4 + 16'd53);

assign add_ln703_47_fu_29933_p2 = (add_ln703_46_fu_29927_p2 + mult_199_V_fu_29149_p4);

assign add_ln703_48_fu_29939_p2 = (mult_283_V_fu_29417_p4 + 16'd50);

assign add_ln703_49_fu_29945_p2 = (mult_316_V_fu_29492_p4 + mult_319_V_fu_29507_p4);

assign add_ln703_4_fu_29687_p2 = (mult_54_V_fu_28654_p4 + mult_69_V_fu_28775_p4);

assign add_ln703_50_fu_29951_p2 = (add_ln703_49_fu_29945_p2 + add_ln703_48_fu_29939_p2);

assign add_ln703_51_fu_29957_p2 = (add_ln703_50_fu_29951_p2 + add_ln703_47_fu_29933_p2);

assign add_ln703_52_fu_29963_p2 = (mult_325_V_fu_29522_p4 + mult_328_V_fu_29537_p4);

assign add_ln703_53_fu_29969_p2 = (mult_343_V_fu_29582_p4 + mult_358_V_fu_29597_p4);

assign add_ln703_54_fu_29975_p2 = (add_ln703_53_fu_29969_p2 + add_ln703_52_fu_29963_p2);

assign add_ln703_55_fu_29981_p2 = (mult_382_V_fu_29653_p4 + mult_364_V_fu_29627_p4);

assign add_ln703_56_fu_29987_p2 = (add_ln703_55_fu_29981_p2 + 16'd237);

assign add_ln703_57_fu_29993_p2 = (add_ln703_56_fu_29987_p2 + add_ln703_54_fu_29975_p2);

assign add_ln703_58_fu_29999_p2 = (add_ln703_57_fu_29993_p2 + add_ln703_51_fu_29957_p2);

assign add_ln703_5_fu_29693_p2 = (add_ln703_4_fu_29687_p2 + add_ln703_3_fu_29681_p2);

assign add_ln703_60_fu_30011_p2 = (mult_29_V_fu_28583_p4 + mult_11_V_fu_28542_p4);

assign add_ln703_61_fu_30017_p2 = ($signed(mult_35_V_fu_28609_p4) + $signed(16'd65422));

assign add_ln703_62_fu_30023_p2 = (add_ln703_61_fu_30017_p2 + add_ln703_60_fu_30011_p2);

assign add_ln703_63_fu_30029_p2 = ($signed(mult_59_V_fu_28711_p1) + $signed(16'd65457));

assign add_ln703_64_fu_30035_p2 = (mult_83_V_fu_28790_p4 + mult_92_V_fu_28831_p4);

assign add_ln703_65_fu_30041_p2 = (add_ln703_64_fu_30035_p2 + add_ln703_63_fu_30029_p2);

assign add_ln703_66_fu_30047_p2 = (mult_113_V_fu_28906_p4 + mult_164_V_fu_29029_p4);

assign add_ln703_67_fu_30053_p2 = (mult_167_V_fu_29069_p4 + mult_176_V_fu_29114_p4);

assign add_ln703_68_fu_30059_p2 = (add_ln703_67_fu_30053_p2 + add_ln703_66_fu_30047_p2);

assign add_ln703_69_fu_30065_p2 = (add_ln703_68_fu_30059_p2 + add_ln703_65_fu_30041_p2);

assign add_ln703_6_fu_29699_p2 = (add_ln703_5_fu_29693_p2 + add_ln703_2_fu_29675_p2);

assign add_ln703_70_fu_30158_p2 = (add_ln703_69_reg_30209 + add_ln703_62_reg_30204);

assign add_ln703_71_fu_30071_p2 = (mult_200_V_fu_29159_p4 + mult_212_V_fu_29185_p4);

assign add_ln703_72_fu_30077_p2 = (mult_257_V_fu_29320_p4 + add_ln703_71_fu_30071_p2);

assign add_ln703_73_fu_30083_p2 = (mult_260_V_fu_29346_p4 + mult_266_V_fu_29361_p4);

assign add_ln703_74_fu_30089_p2 = ($signed(mult_272_V_fu_29376_p4) + $signed(16'd65470));

assign add_ln703_75_fu_30095_p2 = (add_ln703_74_fu_30089_p2 + add_ln703_73_fu_30083_p2);

assign add_ln703_76_fu_30101_p2 = (add_ln703_75_fu_30095_p2 + add_ln703_72_fu_30077_p2);

assign add_ln703_77_fu_30107_p2 = (mult_281_V_fu_29391_p4 + mult_287_V_fu_29432_p4);

assign add_ln703_78_fu_30113_p2 = ($signed(add_ln703_77_fu_30107_p2) + $signed(16'd65492));

assign add_ln703_79_fu_30119_p2 = (mult_311_V_fu_29462_p4 + mult_335_V_fu_29552_p4);

assign add_ln703_7_fu_29705_p2 = (mult_102_V_fu_28880_p4 + 16'd1);

assign add_ln703_80_fu_30125_p2 = ($signed(mult_338_V_fu_29567_p4) + $signed(16'd65392));

assign add_ln703_81_fu_30131_p2 = (add_ln703_80_fu_30125_p2 + add_ln703_79_fu_30119_p2);

assign add_ln703_82_fu_30137_p2 = (add_ln703_81_fu_30131_p2 + add_ln703_78_fu_30113_p2);

assign add_ln703_83_fu_30143_p2 = (add_ln703_82_fu_30137_p2 + add_ln703_76_fu_30101_p2);

assign add_ln703_8_fu_29711_p2 = (add_ln703_7_fu_29705_p2 + mult_96_V_fu_28851_p4);

assign add_ln703_9_fu_29717_p2 = (mult_111_V_fu_28896_p4 + mult_141_V_fu_28952_p4);

assign add_ln703_fu_29663_p2 = (mult_6_V_fu_28527_p4 + mult_12_V_fu_28557_p4);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign mul_ln1118_10_fu_706_p0 = data_16_V_read;

assign mul_ln1118_10_fu_706_p2 = ($signed(mul_ln1118_10_fu_706_p0) * $signed(-'h17E));

assign mul_ln1118_11_fu_710_p0 = data_18_V_read;

assign mul_ln1118_11_fu_710_p2 = ($signed(mul_ln1118_11_fu_710_p0) * $signed('h197));

assign mul_ln1118_12_fu_720_p0 = sext_ln1118_9_fu_28668_p0;

assign mul_ln1118_12_fu_720_p2 = ($signed(mul_ln1118_12_fu_720_p0) * $signed('h10B));

assign mul_ln1118_13_fu_758_p0 = data_21_V_read;

assign mul_ln1118_13_fu_758_p2 = ($signed(mul_ln1118_13_fu_758_p0) * $signed(-'h179));

assign mul_ln1118_14_fu_689_p0 = data_22_V_read;

assign mul_ln1118_14_fu_689_p2 = ($signed(mul_ln1118_14_fu_689_p0) * $signed(-'h15F));

assign mul_ln1118_15_fu_681_p0 = data_27_V_read;

assign mul_ln1118_15_fu_681_p2 = ($signed(mul_ln1118_15_fu_681_p0) * $signed('h16B));

assign mul_ln1118_16_fu_688_p0 = data_29_V_read;

assign mul_ln1118_16_fu_688_p2 = ($signed(mul_ln1118_16_fu_688_p0) * $signed(-'h18E));

assign mul_ln1118_17_fu_721_p0 = sext_ln1118_17_fu_28815_p1;

assign mul_ln1118_17_fu_721_p2 = ($signed(mul_ln1118_17_fu_721_p0) * $signed('h13F));

assign mul_ln1118_18_fu_716_p0 = sext_ln1118_17_fu_28815_p1;

assign mul_ln1118_18_fu_716_p2 = ($signed(mul_ln1118_18_fu_716_p0) * $signed(-'h189));

assign mul_ln1118_19_fu_670_p0 = sext_ln1118_19_fu_28846_p0;

assign mul_ln1118_19_fu_670_p2 = ($signed(mul_ln1118_19_fu_670_p0) * $signed('h19F));

assign mul_ln1118_20_fu_671_p0 = sext_ln1118_18_fu_28841_p0;

assign mul_ln1118_20_fu_671_p2 = ($signed(mul_ln1118_20_fu_671_p0) * $signed('h89));

assign mul_ln1118_21_fu_699_p0 = data_34_V_read;

assign mul_ln1118_21_fu_699_p2 = ($signed(mul_ln1118_21_fu_699_p0) * $signed('h190));

assign mul_ln1118_22_fu_684_p0 = sext_ln1118_21_fu_28890_p1;

assign mul_ln1118_22_fu_684_p2 = ($signed(mul_ln1118_22_fu_684_p0) * $signed(-'h1B5));

assign mul_ln1118_23_fu_744_p0 = sext_ln1118_21_fu_28890_p1;

assign mul_ln1118_23_fu_744_p2 = ($signed(mul_ln1118_23_fu_744_p0) * $signed('h107));

assign mul_ln1118_24_fu_754_p0 = data_41_V_read;

assign mul_ln1118_24_fu_754_p2 = ($signed(mul_ln1118_24_fu_754_p0) * $signed(-'h1C4));

assign mul_ln1118_25_fu_742_p0 = data_45_V_read;

assign mul_ln1118_25_fu_742_p2 = ($signed(mul_ln1118_25_fu_742_p0) * $signed(-'h170));

assign mul_ln1118_26_fu_709_p0 = sext_ln1118_24_fu_28946_p1;

assign mul_ln1118_26_fu_709_p2 = ($signed(mul_ln1118_26_fu_709_p0) * $signed(-'h154));

assign mul_ln1118_27_fu_668_p0 = sext_ln1118_24_fu_28946_p1;

assign mul_ln1118_27_fu_668_p2 = ($signed(mul_ln1118_27_fu_668_p0) * $signed('h14F));

assign mul_ln1118_28_fu_725_p0 = data_48_V_read;

assign mul_ln1118_28_fu_725_p2 = ($signed(mul_ln1118_28_fu_725_p0) * $signed(-'h172));

assign mul_ln1118_29_fu_732_p0 = sext_ln1118_26_fu_28987_p1;

assign mul_ln1118_29_fu_732_p2 = ($signed(mul_ln1118_29_fu_732_p0) * $signed(-'h1C5));

assign mul_ln1118_30_fu_707_p0 = sext_ln1118_26_fu_28987_p1;

assign mul_ln1118_30_fu_707_p2 = ($signed(mul_ln1118_30_fu_707_p0) * $signed('h126));

assign mul_ln1118_31_fu_665_p0 = sext_ln1118_27_fu_29013_p1;

assign mul_ln1118_31_fu_665_p2 = ($signed(mul_ln1118_31_fu_665_p0) * $signed(-'h17F));

assign mul_ln1118_32_fu_698_p0 = sext_ln1118_27_fu_29013_p1;

assign mul_ln1118_32_fu_698_p2 = ($signed(mul_ln1118_32_fu_698_p0) * $signed('h15B));

assign mul_ln1118_33_fu_718_p0 = data_56_V_read;

assign mul_ln1118_33_fu_718_p2 = ($signed(mul_ln1118_33_fu_718_p0) * $signed(-'h15E));

assign mul_ln1118_34_fu_759_p0 = data_57_V_read;

assign mul_ln1118_34_fu_759_p2 = ($signed(mul_ln1118_34_fu_759_p0) * $signed(-'h188));

assign mul_ln1118_35_fu_690_p0 = data_58_V_read;

assign mul_ln1118_35_fu_690_p2 = ($signed(mul_ln1118_35_fu_690_p0) * $signed('h1BF));

assign mul_ln1118_36_fu_666_p0 = data_61_V_read;

assign mul_ln1118_36_fu_666_p2 = ($signed(mul_ln1118_36_fu_666_p0) * $signed(-'hC4));

assign mul_ln1118_37_fu_692_p0 = sext_ln1118_34_fu_29143_p1;

assign mul_ln1118_37_fu_692_p2 = ($signed(mul_ln1118_37_fu_692_p0) * $signed(-'h13A));

assign mul_ln1118_38_fu_687_p0 = sext_ln1118_34_fu_29143_p1;

assign mul_ln1118_38_fu_687_p2 = ($signed(mul_ln1118_38_fu_687_p0) * $signed(-'h191));

assign mul_ln1118_39_fu_700_p0 = sext_ln1118_35_fu_29169_p1;

assign mul_ln1118_39_fu_700_p2 = ($signed(mul_ln1118_39_fu_700_p0) * $signed(-'h1E7));

assign mul_ln1118_3_fu_703_p0 = data_3_V_read;

assign mul_ln1118_3_fu_703_p2 = ($signed(mul_ln1118_3_fu_703_p0) * $signed('h156));

assign mul_ln1118_40_fu_734_p0 = sext_ln1118_35_fu_29169_p1;

assign mul_ln1118_40_fu_734_p2 = ($signed(mul_ln1118_40_fu_734_p0) * $signed('h193));

assign mul_ln1118_41_fu_674_p0 = data_74_V_read;

assign mul_ln1118_41_fu_674_p2 = ($signed(mul_ln1118_41_fu_674_p0) * $signed(-'h1B5));

assign mul_ln1118_42_fu_673_p0 = data_75_V_read;

assign mul_ln1118_42_fu_673_p2 = ($signed(mul_ln1118_42_fu_673_p0) * $signed(-'h20C));

assign mul_ln1118_43_fu_677_p0 = data_76_V_read;

assign mul_ln1118_43_fu_677_p2 = ($signed(mul_ln1118_43_fu_677_p0) * $signed('h16F));

assign mul_ln1118_44_fu_705_p0 = data_77_V_read;

assign mul_ln1118_44_fu_705_p2 = ($signed(mul_ln1118_44_fu_705_p0) * $signed('h176));

assign mul_ln1118_45_fu_733_p0 = data_80_V_read;

assign mul_ln1118_45_fu_733_p2 = ($signed(mul_ln1118_45_fu_733_p0) * $signed('h153));

assign mul_ln1118_46_fu_750_p0 = data_82_V_read;

assign mul_ln1118_46_fu_750_p2 = ($signed(mul_ln1118_46_fu_750_p0) * $signed(-'h1A5));

assign mul_ln1118_47_fu_669_p0 = sext_ln1118_43_fu_29291_p0;

assign mul_ln1118_47_fu_669_p2 = ($signed(mul_ln1118_47_fu_669_p0) * $signed(-'hC1));

assign mul_ln1118_48_fu_757_p0 = sext_ln1118_42_fu_29285_p1;

assign mul_ln1118_48_fu_757_p2 = ($signed(mul_ln1118_48_fu_757_p0) * $signed('h111));

assign mul_ln1118_49_fu_715_p0 = sext_ln1118_42_fu_29285_p1;

assign mul_ln1118_49_fu_715_p2 = ($signed(mul_ln1118_49_fu_715_p0) * $signed(-'h138));

assign mul_ln1118_4_fu_722_p0 = data_4_V_read;

assign mul_ln1118_4_fu_722_p2 = ($signed(mul_ln1118_4_fu_722_p0) * $signed(-'h1A7));

assign mul_ln1118_50_fu_746_p0 = sext_ln1118_44_fu_29330_p1;

assign mul_ln1118_50_fu_746_p2 = ($signed(mul_ln1118_50_fu_746_p0) * $signed('h19D));

assign mul_ln1118_51_fu_737_p0 = sext_ln1118_44_fu_29330_p1;

assign mul_ln1118_51_fu_737_p2 = ($signed(mul_ln1118_51_fu_737_p0) * $signed(-'h1D9));

assign mul_ln1118_52_fu_729_p0 = data_88_V_read;

assign mul_ln1118_52_fu_729_p2 = ($signed(mul_ln1118_52_fu_729_p0) * $signed('h199));

assign mul_ln1118_53_fu_740_p0 = data_90_V_read;

assign mul_ln1118_53_fu_740_p2 = ($signed(mul_ln1118_53_fu_740_p0) * $signed('h1A0));

assign mul_ln1118_54_fu_680_p0 = data_93_V_read;

assign mul_ln1118_54_fu_680_p2 = ($signed(mul_ln1118_54_fu_680_p0) * $signed('h168));

assign mul_ln1118_55_fu_685_p0 = sext_ln1118_48_fu_29401_p1;

assign mul_ln1118_55_fu_685_p2 = ($signed(mul_ln1118_55_fu_685_p0) * $signed(-'h1C7));

assign mul_ln1118_56_fu_712_p0 = sext_ln1118_48_fu_29401_p1;

assign mul_ln1118_56_fu_712_p2 = ($signed(mul_ln1118_56_fu_712_p0) * $signed(-'h17F));

assign mul_ln1118_57_fu_713_p0 = data_95_V_read;

assign mul_ln1118_57_fu_713_p2 = ($signed(mul_ln1118_57_fu_713_p0) * $signed('h1BC));

assign mul_ln1118_58_fu_730_p0 = data_102_V_read;

assign mul_ln1118_58_fu_730_p2 = ($signed(mul_ln1118_58_fu_730_p0) * $signed('h16D));

assign mul_ln1118_59_fu_686_p0 = data_103_V_read;

assign mul_ln1118_59_fu_686_p2 = ($signed(mul_ln1118_59_fu_686_p0) * $signed('h1B2));

assign mul_ln1118_5_fu_731_p0 = sext_ln1118_3_fu_28567_p1;

assign mul_ln1118_5_fu_731_p2 = ($signed(mul_ln1118_5_fu_731_p0) * $signed('h143));

assign mul_ln1118_60_fu_695_p0 = data_104_V_read;

assign mul_ln1118_60_fu_695_p2 = ($signed(mul_ln1118_60_fu_695_p0) * $signed(-'h1B2));

assign mul_ln1118_61_fu_693_p0 = data_105_V_read;

assign mul_ln1118_61_fu_693_p2 = ($signed(mul_ln1118_61_fu_693_p0) * $signed(-'h194));

assign mul_ln1118_62_fu_697_p0 = data_106_V_read;

assign mul_ln1118_62_fu_697_p2 = ($signed(mul_ln1118_62_fu_697_p0) * $signed(-'h1B3));

assign mul_ln1118_63_fu_752_p0 = data_108_V_read;

assign mul_ln1118_63_fu_752_p2 = ($signed(mul_ln1118_63_fu_752_p0) * $signed(-'h19D));

assign mul_ln1118_64_fu_748_p0 = data_109_V_read;

assign mul_ln1118_64_fu_748_p2 = ($signed(mul_ln1118_64_fu_748_p0) * $signed(-'h163));

assign mul_ln1118_65_fu_676_p0 = data_111_V_read;

assign mul_ln1118_65_fu_676_p2 = ($signed(mul_ln1118_65_fu_676_p0) * $signed('h16B));

assign mul_ln1118_66_fu_753_p0 = data_112_V_read;

assign mul_ln1118_66_fu_753_p2 = ($signed(mul_ln1118_66_fu_753_p0) * $signed(-'h18F));

assign mul_ln1118_67_fu_675_p0 = data_114_V_read;

assign mul_ln1118_67_fu_675_p2 = ($signed(mul_ln1118_67_fu_675_p0) * $signed(-'h188));

assign mul_ln1118_68_fu_696_p0 = data_119_V_read;

assign mul_ln1118_68_fu_696_p2 = ($signed(mul_ln1118_68_fu_696_p0) * $signed('h14A));

assign mul_ln1118_69_fu_756_p0 = data_120_V_read;

assign mul_ln1118_69_fu_756_p2 = ($signed(mul_ln1118_69_fu_756_p0) * $signed('h17F));

assign mul_ln1118_6_fu_738_p0 = sext_ln1118_3_fu_28567_p1;

assign mul_ln1118_6_fu_738_p2 = ($signed(mul_ln1118_6_fu_738_p0) * $signed(-'h1C5));

assign mul_ln1118_70_fu_751_p0 = data_121_V_read;

assign mul_ln1118_70_fu_751_p2 = ($signed(mul_ln1118_70_fu_751_p0) * $signed(-'h1D1));

assign mul_ln1118_71_fu_745_p0 = sext_ln1118_63_fu_29637_p1;

assign mul_ln1118_71_fu_745_p2 = ($signed(mul_ln1118_71_fu_745_p0) * $signed(-'h1BA));

assign mul_ln1118_72_fu_667_p0 = sext_ln1118_63_fu_29637_p1;

assign mul_ln1118_72_fu_667_p2 = ($signed(mul_ln1118_72_fu_667_p0) * $signed('h156));

assign mul_ln1118_7_fu_701_p0 = sext_ln1118_4_fu_28593_p1;

assign mul_ln1118_7_fu_701_p2 = ($signed(mul_ln1118_7_fu_701_p0) * $signed(-'h17D));

assign mul_ln1118_8_fu_728_p0 = sext_ln1118_4_fu_28593_p1;

assign mul_ln1118_8_fu_728_p2 = ($signed(mul_ln1118_8_fu_728_p0) * $signed('h138));

assign mul_ln1118_9_fu_704_p0 = data_15_V_read;

assign mul_ln1118_9_fu_704_p2 = ($signed(mul_ln1118_9_fu_704_p0) * $signed('h169));

assign mul_ln1118_fu_736_p0 = data_2_V_read;

assign mul_ln1118_fu_736_p2 = ($signed(mul_ln1118_fu_736_p0) * $signed(-'h18E));

assign mult_102_V_fu_28880_p4 = {{mul_ln1118_21_fu_699_p2[25:10]}};

assign mult_111_V_fu_28896_p4 = {{mul_ln1118_22_fu_684_p2[25:10]}};

assign mult_113_V_fu_28906_p4 = {{mul_ln1118_23_fu_744_p2[25:10]}};

assign mult_11_V_fu_28542_p4 = {{mul_ln1118_3_fu_703_p2[25:10]}};

assign mult_124_V_fu_28921_p4 = {{mul_ln1118_24_fu_754_p2[25:10]}};

assign mult_12_V_fu_28557_p4 = {{mul_ln1118_4_fu_722_p2[25:10]}};

assign mult_136_V_fu_28936_p4 = {{mul_ln1118_25_fu_742_p2[25:10]}};

assign mult_141_V_fu_28952_p4 = {{mul_ln1118_26_fu_709_p2[25:10]}};

assign mult_142_V_fu_28962_p4 = {{mul_ln1118_27_fu_668_p2[25:10]}};

assign mult_145_V_fu_28977_p4 = {{mul_ln1118_28_fu_725_p2[25:10]}};

assign mult_150_V_fu_28993_p4 = {{mul_ln1118_29_fu_732_p2[25:10]}};

assign mult_151_V_fu_29003_p4 = {{mul_ln1118_30_fu_707_p2[25:10]}};

assign mult_162_V_fu_29019_p4 = {{mul_ln1118_31_fu_665_p2[25:10]}};

assign mult_164_V_fu_29029_p4 = {{mul_ln1118_32_fu_698_p2[25:10]}};

assign mult_167_V_fu_29069_p4 = {{sub_ln1118_1_fu_29063_p2[25:10]}};

assign mult_168_V_fu_29084_p4 = {{mul_ln1118_33_fu_718_p2[25:10]}};

assign mult_172_V_fu_29099_p4 = {{mul_ln1118_34_fu_759_p2[25:10]}};

assign mult_176_V_fu_29114_p4 = {{mul_ln1118_35_fu_690_p2[25:10]}};

assign mult_183_V_fu_29139_p1 = $signed(trunc_ln708_4_fu_29129_p4);

assign mult_199_V_fu_29149_p4 = {{mul_ln1118_37_fu_692_p2[25:10]}};

assign mult_200_V_fu_29159_p4 = {{mul_ln1118_38_fu_687_p2[25:10]}};

assign mult_210_V_fu_29175_p4 = {{mul_ln1118_39_fu_700_p2[25:10]}};

assign mult_212_V_fu_29185_p4 = {{mul_ln1118_40_fu_734_p2[25:10]}};

assign mult_222_V_fu_29200_p4 = {{mul_ln1118_41_fu_674_p2[25:10]}};

assign mult_225_V_fu_29215_p4 = {{mul_ln1118_42_fu_673_p2[25:10]}};

assign mult_228_V_fu_29230_p4 = {{mul_ln1118_43_fu_677_p2[25:10]}};

assign mult_231_V_fu_29245_p4 = {{mul_ln1118_44_fu_705_p2[25:10]}};

assign mult_240_V_fu_29260_p4 = {{mul_ln1118_45_fu_733_p2[25:10]}};

assign mult_246_V_fu_29275_p4 = {{mul_ln1118_46_fu_750_p2[25:10]}};

assign mult_255_V_fu_29306_p1 = $signed(trunc_ln708_8_fu_29296_p4);

assign mult_256_V_fu_29310_p4 = {{mul_ln1118_48_fu_757_p2[25:10]}};

assign mult_257_V_fu_29320_p4 = {{mul_ln1118_49_fu_715_p2[25:10]}};

assign mult_258_V_fu_29336_p4 = {{mul_ln1118_50_fu_746_p2[25:10]}};

assign mult_260_V_fu_29346_p4 = {{mul_ln1118_51_fu_737_p2[25:10]}};

assign mult_266_V_fu_29361_p4 = {{mul_ln1118_52_fu_729_p2[25:10]}};

assign mult_272_V_fu_29376_p4 = {{mul_ln1118_53_fu_740_p2[25:10]}};

assign mult_281_V_fu_29391_p4 = {{mul_ln1118_54_fu_680_p2[25:10]}};

assign mult_282_V_fu_29407_p4 = {{mul_ln1118_55_fu_685_p2[25:10]}};

assign mult_283_V_fu_29417_p4 = {{mul_ln1118_56_fu_712_p2[25:10]}};

assign mult_287_V_fu_29432_p4 = {{mul_ln1118_57_fu_713_p2[25:10]}};

assign mult_28_V_fu_28573_p4 = {{mul_ln1118_5_fu_731_p2[25:10]}};

assign mult_29_V_fu_28583_p4 = {{mul_ln1118_6_fu_738_p2[25:10]}};

assign mult_306_V_fu_29447_p4 = {{mul_ln1118_58_fu_730_p2[25:10]}};

assign mult_311_V_fu_29462_p4 = {{mul_ln1118_59_fu_686_p2[25:10]}};

assign mult_312_V_fu_29477_p4 = {{mul_ln1118_60_fu_695_p2[25:10]}};

assign mult_316_V_fu_29492_p4 = {{mul_ln1118_61_fu_693_p2[25:10]}};

assign mult_319_V_fu_29507_p4 = {{mul_ln1118_62_fu_697_p2[25:10]}};

assign mult_325_V_fu_29522_p4 = {{mul_ln1118_63_fu_752_p2[25:10]}};

assign mult_328_V_fu_29537_p4 = {{mul_ln1118_64_fu_748_p2[25:10]}};

assign mult_335_V_fu_29552_p4 = {{mul_ln1118_65_fu_676_p2[25:10]}};

assign mult_338_V_fu_29567_p4 = {{mul_ln1118_66_fu_753_p2[25:10]}};

assign mult_33_V_fu_28599_p4 = {{mul_ln1118_7_fu_701_p2[25:10]}};

assign mult_343_V_fu_29582_p4 = {{mul_ln1118_67_fu_675_p2[25:10]}};

assign mult_358_V_fu_29597_p4 = {{mul_ln1118_68_fu_696_p2[25:10]}};

assign mult_35_V_fu_28609_p4 = {{mul_ln1118_8_fu_728_p2[25:10]}};

assign mult_360_V_fu_29612_p4 = {{mul_ln1118_69_fu_756_p2[25:10]}};

assign mult_364_V_fu_29627_p4 = {{mul_ln1118_70_fu_751_p2[25:10]}};

assign mult_381_V_fu_29643_p4 = {{mul_ln1118_71_fu_745_p2[25:10]}};

assign mult_382_V_fu_29653_p4 = {{mul_ln1118_72_fu_667_p2[25:10]}};

assign mult_45_V_fu_28624_p4 = {{mul_ln1118_9_fu_704_p2[25:10]}};

assign mult_48_V_fu_28639_p4 = {{mul_ln1118_10_fu_706_p2[25:10]}};

assign mult_54_V_fu_28654_p4 = {{mul_ln1118_11_fu_710_p2[25:10]}};

assign mult_58_V_fu_28673_p4 = {{mul_ln1118_12_fu_720_p2[25:10]}};

assign mult_59_V_fu_28711_p1 = $signed(trunc_ln708_1_fu_28701_p4);

assign mult_64_V_fu_28720_p4 = {{mul_ln1118_13_fu_758_p2[25:10]}};

assign mult_67_V_fu_28735_p4 = {{mul_ln1118_14_fu_689_p2[25:10]}};

assign mult_69_V_fu_28775_p4 = {{sub_ln1118_fu_28769_p2[25:10]}};

assign mult_6_V_fu_28527_p4 = {{mul_ln1118_fu_736_p2[25:10]}};

assign mult_83_V_fu_28790_p4 = {{mul_ln1118_15_fu_681_p2[25:10]}};

assign mult_88_V_fu_28805_p4 = {{mul_ln1118_16_fu_688_p2[25:10]}};

assign mult_91_V_fu_28821_p4 = {{mul_ln1118_17_fu_721_p2[25:10]}};

assign mult_92_V_fu_28831_p4 = {{mul_ln1118_18_fu_716_p2[25:10]}};

assign mult_96_V_fu_28851_p4 = {{mul_ln1118_19_fu_670_p2[25:10]}};

assign mult_97_V_fu_28871_p1 = $signed(trunc_ln708_2_fu_28861_p4);

assign sext_ln1118_10_fu_28691_p1 = $signed(tmp_fu_28683_p3);

assign sext_ln1118_13_fu_28753_p1 = $signed(shl_ln1118_2_fu_28745_p3);

assign sext_ln1118_14_fu_28765_p1 = $signed(shl_ln1118_3_fu_28757_p3);

assign sext_ln1118_17_fu_28815_p1 = $signed(data_30_V_read);

assign sext_ln1118_18_fu_28841_p0 = data_32_V_read;

assign sext_ln1118_19_fu_28846_p0 = data_32_V_read;

assign sext_ln1118_21_fu_28890_p1 = $signed(data_37_V_read);

assign sext_ln1118_24_fu_28946_p1 = $signed(data_47_V_read);

assign sext_ln1118_26_fu_28987_p1 = $signed(data_50_V_read);

assign sext_ln1118_27_fu_29013_p1 = $signed(data_54_V_read);

assign sext_ln1118_28_fu_29047_p1 = $signed(shl_ln1118_4_fu_29039_p3);

assign sext_ln1118_29_fu_29059_p1 = $signed(shl_ln1118_5_fu_29051_p3);

assign sext_ln1118_34_fu_29143_p1 = $signed(data_66_V_read);

assign sext_ln1118_35_fu_29169_p1 = $signed(data_70_V_read);

assign sext_ln1118_3_fu_28567_p1 = $signed(data_9_V_read);

assign sext_ln1118_42_fu_29285_p0 = data_85_V_read;

assign sext_ln1118_42_fu_29285_p1 = sext_ln1118_42_fu_29285_p0;

assign sext_ln1118_43_fu_29291_p0 = data_85_V_read;

assign sext_ln1118_44_fu_29330_p1 = $signed(data_86_V_read);

assign sext_ln1118_48_fu_29401_p1 = $signed(data_94_V_read);

assign sext_ln1118_4_fu_28593_p1 = $signed(data_11_V_read);

assign sext_ln1118_63_fu_29637_p1 = $signed(data_127_V_read);

assign sext_ln1118_8_fu_28664_p0 = data_19_V_read;

assign sext_ln1118_8_fu_28664_p1 = sext_ln1118_8_fu_28664_p0;

assign sext_ln1118_9_fu_28668_p0 = data_19_V_read;

assign shl_ln1118_2_fu_28745_p3 = {{data_23_V_read}, {9'd0}};

assign shl_ln1118_3_fu_28757_p3 = {{data_23_V_read}, {6'd0}};

assign shl_ln1118_4_fu_29039_p3 = {{data_55_V_read}, {9'd0}};

assign shl_ln1118_5_fu_29051_p3 = {{data_55_V_read}, {4'd0}};

assign sub_ln1118_1_fu_29063_p2 = ($signed(sext_ln1118_29_fu_29059_p1) - $signed(sext_ln1118_28_fu_29047_p1));

assign sub_ln1118_2_fu_28695_p2 = ($signed(sext_ln1118_8_fu_28664_p1) - $signed(sext_ln1118_10_fu_28691_p1));

assign sub_ln1118_fu_28769_p2 = ($signed(sext_ln1118_13_fu_28753_p1) - $signed(sext_ln1118_14_fu_28765_p1));

assign tmp_fu_28683_p1 = data_19_V_read;

assign tmp_fu_28683_p3 = {{tmp_fu_28683_p1}, {8'd0}};

assign trunc_ln708_1_fu_28701_p4 = {{sub_ln1118_2_fu_28695_p2[24:10]}};

assign trunc_ln708_2_fu_28861_p4 = {{mul_ln1118_20_fu_671_p2[24:10]}};

assign trunc_ln708_4_fu_29129_p4 = {{mul_ln1118_36_fu_666_p2[24:10]}};

assign trunc_ln708_8_fu_29296_p4 = {{mul_ln1118_47_fu_669_p2[24:10]}};

endmodule //dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0
