\subsection{diq1\+\_\+test\+\_\+data Entity Reference}
\label{classdiq1__test__data}\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}


Collaboration diagram for diq1\+\_\+test\+\_\+data\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d8/df0/classdiq1__test__data__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf dev\+\_\+family} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf iq\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf trxiqpulse}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fidm}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wrfull}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+q}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.



\subsubsection{Member Data Documentation}
\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq1__test__data_a6494f316f504075c4ccf47146756d576}


Definition at line {\bf 27} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!clk@{clk}}
\index{clk@{clk}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq1__test__data_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 21} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!ddr\+\_\+en@{ddr\+\_\+en}}
\index{ddr\+\_\+en@{ddr\+\_\+en}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{ddr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq1__test__data_adbfe05e6692f69f8e592df06c6055f0a}


Definition at line {\bf 25} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!dev\+\_\+family@{dev\+\_\+family}}
\index{dev\+\_\+family@{dev\+\_\+family}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{dev\+\_\+family}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dev\+\_\+family} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classdiq1__test__data_a1314572919959082d23e5f98e64a0ce2}


Definition at line {\bf 17} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!fidm@{fidm}}
\index{fidm@{fidm}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{fidm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fidm} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq1__test__data_a97ae5ad9eee26d5f984f95d151f62ec0}


Definition at line {\bf 28} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!fifo\+\_\+q@{fifo\+\_\+q}}
\index{fifo\+\_\+q@{fifo\+\_\+q}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{fifo\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+q} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq1__test__data_a7b48f3b1e5d679e5588d0e43505bd840}


Definition at line {\bf 33} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!fifo\+\_\+wrfull@{fifo\+\_\+wrfull}}
\index{fifo\+\_\+wrfull@{fifo\+\_\+wrfull}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{fifo\+\_\+wrfull}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wrfull} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq1__test__data_a59fbdb67737213369010063bac8d7540}


Definition at line {\bf 30} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!fifo\+\_\+wrreq@{fifo\+\_\+wrreq}}
\index{fifo\+\_\+wrreq@{fifo\+\_\+wrreq}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{fifo\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wrreq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq1__test__data_a4643410c72f0390bde3d442228a1dfd2}


Definition at line {\bf 31} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!ieee@{ieee}}
\index{ieee@{ieee}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classdiq1__test__data_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!iq\+\_\+width@{iq\+\_\+width}}
\index{iq\+\_\+width@{iq\+\_\+width}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{iq\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iq\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classdiq1__test__data_ad9eb9b875b008b241e3b7e7c8ff4b62a}


Definition at line {\bf 19} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq1__test__data_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 26} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classdiq1__test__data_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq1__test__data_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 22} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classdiq1__test__data_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.

\index{diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}!trxiqpulse@{trxiqpulse}}
\index{trxiqpulse@{trxiqpulse}!diq1\+\_\+test\+\_\+data@{diq1\+\_\+test\+\_\+data}}
\paragraph[{trxiqpulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trxiqpulse} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq1__test__data_a808d6d382f3c6a02784a160f67d0f891}


Definition at line {\bf 24} of file {\bf diq1\+\_\+test\+\_\+data.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/fifo2diq/sim/{\bf diq1\+\_\+test\+\_\+data.\+vhd}\end{DoxyCompactItemize}
