Timing Analyzer report for MEALY_M_1
Wed Apr 25 13:15:49 2018
Version 4.2 Build 157 12/07/2004 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.491 ns                                       ; X       ; ST_C.S2 ;            ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.210 ns                                       ; ST_C.S0 ; Y       ; CLK        ;          ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.500 ns                                       ; X       ; Y       ;            ;          ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.162 ns                                      ; X       ; ST_C.S0 ;            ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; ST_C.S2 ; ST_C.S0 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minumum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Clock Analysis Only                                   ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off clear and preset signal paths                 ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Do Min/Max analysis using Rise/Fall delays            ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Use Clock Latency for PLL offset                      ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                               ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; CLK             ;                    ; User Pin ; NONE             ; NONE     ; N/A                   ; N/A                 ; N/A    ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; ST_C.S2 ; ST_C.S1 ; CLK        ; CLK      ; None                        ; None                      ; 0.948 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; ST_C.S2 ; ST_C.S0 ; CLK        ; CLK      ; None                        ; None                      ; 0.948 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; ST_C.S0 ; ST_C.S1 ; CLK        ; CLK      ; None                        ; None                      ; 0.852 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; ST_C.S1 ; ST_C.S0 ; CLK        ; CLK      ; None                        ; None                      ; 0.839 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; ST_C.S1 ; ST_C.S2 ; CLK        ; CLK      ; None                        ; None                      ; 0.733 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; ST_C.S0 ; ST_C.S0 ; CLK        ; CLK      ; None                        ; None                      ; 0.624 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 2.491 ns   ; X    ; ST_C.S2 ; CLK      ;
; N/A   ; None         ; 2.273 ns   ; X    ; ST_C.S1 ; CLK      ;
; N/A   ; None         ; 2.272 ns   ; X    ; ST_C.S0 ; CLK      ;
+-------+--------------+------------+------+---------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 7.210 ns   ; ST_C.S0 ; Y  ; CLK        ;
+-------+--------------+------------+---------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 8.500 ns        ; X    ; Y  ;
+-------+-------------------+-----------------+------+----+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; -2.162 ns ; X    ; ST_C.S0 ; CLK      ;
; N/A           ; None        ; -2.163 ns ; X    ; ST_C.S1 ; CLK      ;
; N/A           ; None        ; -2.381 ns ; X    ; ST_C.S2 ; CLK      ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 4.2 Build 157 12/07/2004 SJ Full Version
    Info: Processing started: Wed Apr 25 13:15:49 2018
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off MEALY_M_1 -c MEALY_M_1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 422.12 MHz between source register "ST_C.S2" and destination register "ST_C.S1"
    Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.948 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y30_N2; Fanout = 2; REG Node = 'ST_C.S2'
            Info: 2: + IC(0.409 ns) + CELL(0.539 ns) = 0.948 ns; Loc. = LC_X1_Y30_N5; Fanout = 2; REG Node = 'ST_C.S1'
            Info: Total cell delay = 0.539 ns ( 56.86 % )
            Info: Total interconnect delay = 0.409 ns ( 43.14 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.853 ns
                Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'CLK'
                Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N5; Fanout = 2; REG Node = 'ST_C.S1'
                Info: Total cell delay = 1.267 ns ( 44.41 % )
                Info: Total interconnect delay = 1.586 ns ( 55.59 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.853 ns
                Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'CLK'
                Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N2; Fanout = 2; REG Node = 'ST_C.S2'
                Info: Total cell delay = 1.267 ns ( 44.41 % )
                Info: Total interconnect delay = 1.586 ns ( 55.59 % )
        Info: + Micro clock to output delay of source is 0.156 ns
        Info: + Micro setup delay of destination is 0.010 ns
Info: tsu for register "ST_C.S2" (data pin = "X", clock pin = "CLK") is 2.491 ns
    Info: + Longest pin to register delay is 5.334 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_D19; Fanout = 4; PIN Node = 'X'
        Info: 2: + IC(3.708 ns) + CELL(0.539 ns) = 5.334 ns; Loc. = LC_X1_Y30_N2; Fanout = 2; REG Node = 'ST_C.S2'
        Info: Total cell delay = 1.626 ns ( 30.48 % )
        Info: Total interconnect delay = 3.708 ns ( 69.52 % )
    Info: + Micro setup delay of destination is 0.010 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N2; Fanout = 2; REG Node = 'ST_C.S2'
        Info: Total cell delay = 1.267 ns ( 44.41 % )
        Info: Total interconnect delay = 1.586 ns ( 55.59 % )
Info: tco from clock "CLK" to destination pin "Y" through register "ST_C.S0" is 7.210 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N6; Fanout = 3; REG Node = 'ST_C.S0'
        Info: Total cell delay = 1.267 ns ( 44.41 % )
        Info: Total interconnect delay = 1.586 ns ( 55.59 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 4.201 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y30_N6; Fanout = 3; REG Node = 'ST_C.S0'
        Info: 2: + IC(0.397 ns) + CELL(0.280 ns) = 0.677 ns; Loc. = LC_X1_Y30_N4; Fanout = 1; COMB Node = 'Select~5'
        Info: 3: + IC(1.120 ns) + CELL(2.404 ns) = 4.201 ns; Loc. = PIN_B21; Fanout = 0; PIN Node = 'Y'
        Info: Total cell delay = 2.684 ns ( 63.89 % )
        Info: Total interconnect delay = 1.517 ns ( 36.11 % )
Info: Longest tpd from source pin "X" to destination pin "Y" is 8.500 ns
    Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_D19; Fanout = 4; PIN Node = 'X'
    Info: 2: + IC(3.706 ns) + CELL(0.183 ns) = 4.976 ns; Loc. = LC_X1_Y30_N4; Fanout = 1; COMB Node = 'Select~5'
    Info: 3: + IC(1.120 ns) + CELL(2.404 ns) = 8.500 ns; Loc. = PIN_B21; Fanout = 0; PIN Node = 'Y'
    Info: Total cell delay = 3.674 ns ( 43.22 % )
    Info: Total interconnect delay = 4.826 ns ( 56.78 % )
Info: th for register "ST_C.S0" (data pin = "X", clock pin = "CLK") is -2.162 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.853 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 3; CLK Node = 'CLK'
        Info: 2: + IC(1.586 ns) + CELL(0.542 ns) = 2.853 ns; Loc. = LC_X1_Y30_N6; Fanout = 3; REG Node = 'ST_C.S0'
        Info: Total cell delay = 1.267 ns ( 44.41 % )
        Info: Total interconnect delay = 1.586 ns ( 55.59 % )
    Info: + Micro hold delay of destination is 0.100 ns
    Info: - Shortest pin to register delay is 5.115 ns
        Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_D19; Fanout = 4; PIN Node = 'X'
        Info: 2: + IC(3.709 ns) + CELL(0.319 ns) = 5.115 ns; Loc. = LC_X1_Y30_N6; Fanout = 3; REG Node = 'ST_C.S0'
        Info: Total cell delay = 1.406 ns ( 27.49 % )
        Info: Total interconnect delay = 3.709 ns ( 72.51 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Wed Apr 25 13:15:49 2018
    Info: Elapsed time: 00:00:00


