

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_32_1_proc3'
================================================================
* Date:           Thu Feb 18 17:43:14 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        axis_chan_com_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|       56|  0.560 us|  0.560 us|   56|   56|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1  |       54|       54|        15|         10|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    178|    -|
|Register         |        -|    -|      84|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     249|    289|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_3ns_32_2_1_U1  |mul_32s_3ns_32_2_1  |        0|   0|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   0|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_87_p2                  |         +|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage5_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_81_p2                 |      icmp|   0|  0|   8|           3|           3|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  61|          27|          26|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         13|    1|         13|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_73_p4    |   9|          2|    3|          6|
    |consumer_TDATA_blk_n         |   9|          2|    1|          2|
    |consumer_TDATA_int_regslice  |  59|         11|    8|         88|
    |i_reg_69                     |   9|          2|    3|          6|
    |producer_TDATA_blk_n         |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 178|         36|   19|        121|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln32_reg_214                 |   3|   0|    3|          0|
    |ap_CS_fsm                        |  12|   0|   12|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |i_reg_69                         |   3|   0|    3|          0|
    |icmp_ln32_reg_195                |   1|   0|    1|          0|
    |icmp_ln32_reg_195_pp0_iter1_reg  |   1|   0|    1|          0|
    |producer_read_1_reg_204          |   8|   0|    8|          0|
    |producer_read_2_reg_209          |   8|   0|    8|          0|
    |producer_read_reg_199            |   8|   0|    8|          0|
    |trunc_ln33_2_reg_234             |   8|   0|    8|          0|
    |trunc_ln33_3_reg_239             |   8|   0|    8|          0|
    |trunc_ln33_4_reg_244             |   8|   0|    8|          0|
    |trunc_ln34_reg_249               |   4|   0|    4|          0|
    |trunc_ln35_reg_254               |   4|   0|    4|          0|
    |trunc_ln36_reg_259               |   2|   0|    2|          0|
    |trunc_ln37_reg_264               |   1|   0|    1|          0|
    |trunc_ln38_reg_274               |   1|   0|    1|          0|
    |trunc_ln39_reg_284               |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  84|   0|   84|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------+-----+-----+------------+----------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_32_1_proc3|  return value|
|producer_TDATA   |   in|    8|        axis|                    producer|       pointer|
|producer_TVALID  |   in|    1|        axis|                    producer|       pointer|
|producer_TREADY  |  out|    1|        axis|                    producer|       pointer|
|consumer_TDATA   |  out|    8|        axis|                    consumer|       pointer|
|consumer_TVALID  |  out|    1|        axis|                    consumer|       pointer|
|consumer_TREADY  |   in|    1|        axis|                    consumer|       pointer|
+-----------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 10, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 17 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 2 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %consumer, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %producer, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln32, void, i3 0, void %newFuncRoot" [com_chan_axis.cpp:33]   --->   Operation 21 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln32 = icmp_eq  i3 %i, i3 5" [com_chan_axis.cpp:32]   --->   Operation 22 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void, void %axiStreamExample_.exit.exitStub" [com_chan_axis.cpp:32]   --->   Operation 23 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%producer_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer"   --->   Operation 24 'read' 'producer_read' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%producer_read_1 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer"   --->   Operation 25 'read' 'producer_read_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%producer_read_2 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer"   --->   Operation 26 'read' 'producer_read_2' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 27 [1/1] (1.65ns)   --->   "%add_ln32 = add i3 %i, i3 1" [com_chan_axis.cpp:32]   --->   Operation 27 'add' 'add_ln32' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%producer_read_3 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer"   --->   Operation 30 'read' 'producer_read_3' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln545_2_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %producer_read_3, i8 %producer_read_2, i8 %producer_read_1, i8 %producer_read"   --->   Operation 31 'bitconcatenate' 'or_ln545_2_i' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i3 %i" [com_chan_axis.cpp:33]   --->   Operation 32 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (6.91ns)   --->   "%mul_ln33 = mul i32 %or_ln545_2_i, i32 %zext_ln33" [com_chan_axis.cpp:33]   --->   Operation 33 'mul' 'mul_ln33' <Predicate = (!icmp_ln32)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 34 [1/2] (6.91ns)   --->   "%mul_ln33 = mul i32 %or_ln545_2_i, i32 %zext_ln33" [com_chan_axis.cpp:33]   --->   Operation 34 'mul' 'mul_ln33' <Predicate = (!icmp_ln32)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %mul_ln33" [com_chan_axis.cpp:33]   --->   Operation 35 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 36 [2/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33" [com_chan_axis.cpp:33]   --->   Operation 36 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %mul_ln33, i32 8, i32 15" [com_chan_axis.cpp:33]   --->   Operation 37 'partselect' 'trunc_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln33_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %mul_ln33, i32 16, i32 23" [com_chan_axis.cpp:33]   --->   Operation 38 'partselect' 'trunc_ln33_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln33_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %mul_ln33, i32 24, i32 31" [com_chan_axis.cpp:33]   --->   Operation 39 'partselect' 'trunc_ln33_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%producer_read_4 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer" [com_chan_axis.cpp:34]   --->   Operation 40 'read' 'producer_read_4' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i8 %producer_read_4" [com_chan_axis.cpp:34]   --->   Operation 41 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 42 [1/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33" [com_chan_axis.cpp:33]   --->   Operation 42 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 43 [2/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33_2" [com_chan_axis.cpp:33]   --->   Operation 43 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%producer_read_5 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer" [com_chan_axis.cpp:35]   --->   Operation 44 'read' 'producer_read_5' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i8 %producer_read_5" [com_chan_axis.cpp:35]   --->   Operation 45 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 46 [1/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33_2" [com_chan_axis.cpp:33]   --->   Operation 46 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 47 [2/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33_3" [com_chan_axis.cpp:33]   --->   Operation 47 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%producer_read_6 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer" [com_chan_axis.cpp:36]   --->   Operation 48 'read' 'producer_read_6' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i8 %producer_read_6" [com_chan_axis.cpp:36]   --->   Operation 49 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 50 [1/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33_3" [com_chan_axis.cpp:33]   --->   Operation 50 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 51 [2/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33_4" [com_chan_axis.cpp:33]   --->   Operation 51 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%producer_read_7 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer" [com_chan_axis.cpp:37]   --->   Operation 52 'read' 'producer_read_7' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i8 %producer_read_7" [com_chan_axis.cpp:37]   --->   Operation 53 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 54 [1/2] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %trunc_ln33_4" [com_chan_axis.cpp:33]   --->   Operation 54 'write' 'write_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %trunc_ln34" [com_chan_axis.cpp:34]   --->   Operation 55 'zext' 'zext_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 56 [2/2] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln34" [com_chan_axis.cpp:34]   --->   Operation 56 'write' 'write_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%producer_read_8 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer" [com_chan_axis.cpp:38]   --->   Operation 57 'read' 'producer_read_8' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i8 %producer_read_8" [com_chan_axis.cpp:38]   --->   Operation 58 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 59 [1/2] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln34" [com_chan_axis.cpp:34]   --->   Operation 59 'write' 'write_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %trunc_ln35" [com_chan_axis.cpp:35]   --->   Operation 60 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 61 [2/2] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln35" [com_chan_axis.cpp:35]   --->   Operation 61 'write' 'write_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%producer_read_9 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %producer" [com_chan_axis.cpp:39]   --->   Operation 62 'read' 'producer_read_9' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i8 %producer_read_9" [com_chan_axis.cpp:39]   --->   Operation 63 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 64 [1/2] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln35" [com_chan_axis.cpp:35]   --->   Operation 64 'write' 'write_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i2 %trunc_ln36" [com_chan_axis.cpp:36]   --->   Operation 65 'zext' 'zext_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_12 : Operation 66 [2/2] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln36" [com_chan_axis.cpp:36]   --->   Operation 66 'write' 'write_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 67 [1/2] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln36" [com_chan_axis.cpp:36]   --->   Operation 67 'write' 'write_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i1 %trunc_ln37" [com_chan_axis.cpp:37]   --->   Operation 68 'zext' 'zext_ln37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_13 : Operation 69 [2/2] (0.00ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln37" [com_chan_axis.cpp:37]   --->   Operation 69 'write' 'write_ln37' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 70 [1/2] (0.00ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln37" [com_chan_axis.cpp:37]   --->   Operation 70 'write' 'write_ln37' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i1 %trunc_ln38" [com_chan_axis.cpp:38]   --->   Operation 71 'zext' 'zext_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 72 [2/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln38" [com_chan_axis.cpp:38]   --->   Operation 72 'write' 'write_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 73 [1/2] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln38" [com_chan_axis.cpp:38]   --->   Operation 73 'write' 'write_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i1 %trunc_ln39" [com_chan_axis.cpp:39]   --->   Operation 74 'zext' 'zext_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 75 [2/2] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln39" [com_chan_axis.cpp:39]   --->   Operation 75 'write' 'write_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln545 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 76 'specloopname' 'specloopname_ln545' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 77 [1/2] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %consumer, i8 %zext_ln39" [com_chan_axis.cpp:39]   --->   Operation 77 'write' 'write_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln32 = br void" [com_chan_axis.cpp:32]   --->   Operation 78 'br' 'br_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ producer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ consumer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
br_ln0             (br               ) [ 011111111111111110]
i                  (phi              ) [ 001111000000000000]
icmp_ln32          (icmp             ) [ 001111111111111110]
br_ln32            (br               ) [ 000000000000000000]
producer_read      (read             ) [ 000111000000000000]
producer_read_1    (read             ) [ 000011000000000000]
producer_read_2    (read             ) [ 000001000000000000]
add_ln32           (add              ) [ 011111111111111110]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000]
empty              (speclooptripcount) [ 000000000000000000]
producer_read_3    (read             ) [ 000000000000000000]
or_ln545_2_i       (bitconcatenate   ) [ 000000100000000000]
zext_ln33          (zext             ) [ 000000100000000000]
mul_ln33           (mul              ) [ 000000000000000000]
trunc_ln33         (trunc            ) [ 000000010000000000]
trunc_ln33_2       (partselect       ) [ 000000011000000000]
trunc_ln33_3       (partselect       ) [ 000000011100000000]
trunc_ln33_4       (partselect       ) [ 000000011110000000]
producer_read_4    (read             ) [ 000000000000000000]
trunc_ln34         (trunc            ) [ 000000011110000000]
write_ln33         (write            ) [ 000000000000000000]
producer_read_5    (read             ) [ 000000000000000000]
trunc_ln35         (trunc            ) [ 000000001111000000]
write_ln33         (write            ) [ 000000000000000000]
producer_read_6    (read             ) [ 000000000000000000]
trunc_ln36         (trunc            ) [ 001000000111100000]
write_ln33         (write            ) [ 000000000000000000]
producer_read_7    (read             ) [ 000000000000000000]
trunc_ln37         (trunc            ) [ 001100000011110000]
write_ln33         (write            ) [ 000000000000000000]
zext_ln34          (zext             ) [ 000000000001000000]
producer_read_8    (read             ) [ 000000000000000000]
trunc_ln38         (trunc            ) [ 001110000001111000]
write_ln34         (write            ) [ 000000000000000000]
zext_ln35          (zext             ) [ 001000000000100000]
producer_read_9    (read             ) [ 000000000000000000]
trunc_ln39         (trunc            ) [ 001111000000111100]
write_ln35         (write            ) [ 000000000000000000]
zext_ln36          (zext             ) [ 000100000000010000]
write_ln36         (write            ) [ 000000000000000000]
zext_ln37          (zext             ) [ 000010000000001000]
write_ln37         (write            ) [ 000000000000000000]
zext_ln38          (zext             ) [ 000001000000000100]
write_ln38         (write            ) [ 000000000000000000]
zext_ln39          (zext             ) [ 000000100000000010]
specloopname_ln545 (specloopname     ) [ 000000000000000000]
write_ln39         (write            ) [ 000000000000000000]
br_ln32            (br               ) [ 011111111111111110]
ret_ln0            (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="producer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="producer"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="consumer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="consumer"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="grp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="producer_read/2 producer_read_1/3 producer_read_2/4 producer_read_3/5 producer_read_4/6 producer_read_5/7 producer_read_6/8 producer_read_7/9 producer_read_8/10 producer_read_9/11 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/6 write_ln33/7 write_ln33/8 write_ln33/9 write_ln34/10 write_ln35/11 write_ln36/12 write_ln37/13 write_ln38/14 write_ln39/15 "/>
</bind>
</comp>

<comp id="69" class="1005" name="i_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="3" slack="1"/>
<pin id="71" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="1" slack="1"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln32_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="0" index="1" bw="3" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="add_ln32_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="3"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="or_ln545_2_i_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="0"/>
<pin id="96" dir="0" index="2" bw="8" slack="1"/>
<pin id="97" dir="0" index="3" bw="8" slack="2"/>
<pin id="98" dir="0" index="4" bw="8" slack="3"/>
<pin id="99" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln545_2_i/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln33_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="3"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln33_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="trunc_ln33_2_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="0" index="3" bw="5" slack="0"/>
<pin id="122" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln33_2/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln33_3_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="0" index="3" bw="6" slack="0"/>
<pin id="132" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln33_3/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln33_4_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="6" slack="0"/>
<pin id="141" dir="0" index="3" bw="6" slack="0"/>
<pin id="142" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln33_4/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln34_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln35_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln36_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln37_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/9 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln34_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="4"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln38_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/10 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln35_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="4"/>
<pin id="173" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln39_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/11 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln36_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="4"/>
<pin id="181" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/12 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln37_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="4"/>
<pin id="185" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/13 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln38_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="4"/>
<pin id="189" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/14 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln39_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="4"/>
<pin id="193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/15 "/>
</bind>
</comp>

<comp id="195" class="1005" name="icmp_ln32_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="199" class="1005" name="producer_read_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="3"/>
<pin id="201" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="producer_read "/>
</bind>
</comp>

<comp id="204" class="1005" name="producer_read_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="2"/>
<pin id="206" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="producer_read_1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="producer_read_2_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="1"/>
<pin id="211" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="producer_read_2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="add_ln32_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="1"/>
<pin id="216" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="219" class="1005" name="or_ln545_2_i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln545_2_i "/>
</bind>
</comp>

<comp id="224" class="1005" name="zext_ln33_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="229" class="1005" name="trunc_ln33_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="1"/>
<pin id="231" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

<comp id="234" class="1005" name="trunc_ln33_2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="1"/>
<pin id="236" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33_2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="trunc_ln33_3_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2"/>
<pin id="241" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln33_3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="trunc_ln33_4_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="3"/>
<pin id="246" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln33_4 "/>
</bind>
</comp>

<comp id="249" class="1005" name="trunc_ln34_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="4"/>
<pin id="251" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln34 "/>
</bind>
</comp>

<comp id="254" class="1005" name="trunc_ln35_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="4"/>
<pin id="256" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

<comp id="259" class="1005" name="trunc_ln36_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="4"/>
<pin id="261" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln36 "/>
</bind>
</comp>

<comp id="264" class="1005" name="trunc_ln37_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="4"/>
<pin id="266" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln37 "/>
</bind>
</comp>

<comp id="269" class="1005" name="zext_ln34_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="1"/>
<pin id="271" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="274" class="1005" name="trunc_ln38_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="4"/>
<pin id="276" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln38 "/>
</bind>
</comp>

<comp id="279" class="1005" name="zext_ln35_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="284" class="1005" name="trunc_ln39_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="4"/>
<pin id="286" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="289" class="1005" name="zext_ln36_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="1"/>
<pin id="291" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="294" class="1005" name="zext_ln37_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37 "/>
</bind>
</comp>

<comp id="299" class="1005" name="zext_ln38_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="304" class="1005" name="zext_ln39_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="80"><net_src comp="73" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="85"><net_src comp="73" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="69" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="56" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="69" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="93" pin="5"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="102" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="106" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="106" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="106" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="106" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="150"><net_src comp="56" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="56" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="56" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="56" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="170"><net_src comp="56" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="178"><net_src comp="56" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="198"><net_src comp="81" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="56" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="207"><net_src comp="56" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="93" pin=3"/></net>

<net id="212"><net_src comp="56" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="217"><net_src comp="87" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="222"><net_src comp="93" pin="5"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="227"><net_src comp="102" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="232"><net_src comp="112" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="237"><net_src comp="117" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="242"><net_src comp="127" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="247"><net_src comp="137" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="252"><net_src comp="147" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="257"><net_src comp="151" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="262"><net_src comp="155" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="267"><net_src comp="159" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="272"><net_src comp="163" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="277"><net_src comp="167" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="282"><net_src comp="171" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="287"><net_src comp="175" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="292"><net_src comp="179" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="297"><net_src comp="183" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="302"><net_src comp="187" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="307"><net_src comp="191" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: producer | {}
	Port: consumer | {7 8 9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: Loop_VITIS_LOOP_32_1_proc3 : producer | {2 3 4 5 6 7 8 9 10 11 }
	Port: Loop_VITIS_LOOP_32_1_proc3 : consumer | {}
  - Chain level:
	State 1
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
	State 3
	State 4
	State 5
		mul_ln33 : 1
	State 6
		trunc_ln33 : 1
		write_ln33 : 2
		trunc_ln33_2 : 1
		trunc_ln33_3 : 1
		trunc_ln33_4 : 1
	State 7
	State 8
	State 9
	State 10
		write_ln34 : 1
	State 11
		write_ln35 : 1
	State 12
		write_ln36 : 1
	State 13
		write_ln37 : 1
	State 14
		write_ln38 : 1
	State 15
		write_ln39 : 1
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_106     |    0    |   165   |    50   |
|----------|---------------------|---------|---------|---------|
|    add   |    add_ln32_fu_87   |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln32_fu_81   |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|   read   |    grp_read_fu_56   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   write  |   grp_write_fu_62   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|  or_ln545_2_i_fu_93 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln33_fu_102  |    0    |    0    |    0    |
|          |   zext_ln34_fu_163  |    0    |    0    |    0    |
|          |   zext_ln35_fu_171  |    0    |    0    |    0    |
|   zext   |   zext_ln36_fu_179  |    0    |    0    |    0    |
|          |   zext_ln37_fu_183  |    0    |    0    |    0    |
|          |   zext_ln38_fu_187  |    0    |    0    |    0    |
|          |   zext_ln39_fu_191  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln33_fu_112  |    0    |    0    |    0    |
|          |  trunc_ln34_fu_147  |    0    |    0    |    0    |
|          |  trunc_ln35_fu_151  |    0    |    0    |    0    |
|   trunc  |  trunc_ln36_fu_155  |    0    |    0    |    0    |
|          |  trunc_ln37_fu_159  |    0    |    0    |    0    |
|          |  trunc_ln38_fu_167  |    0    |    0    |    0    |
|          |  trunc_ln39_fu_175  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | trunc_ln33_2_fu_117 |    0    |    0    |    0    |
|partselect| trunc_ln33_3_fu_127 |    0    |    0    |    0    |
|          | trunc_ln33_4_fu_137 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |   165   |    69   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln32_reg_214   |    3   |
|        i_reg_69       |    3   |
|   icmp_ln32_reg_195   |    1   |
|  or_ln545_2_i_reg_219 |   32   |
|producer_read_1_reg_204|    8   |
|producer_read_2_reg_209|    8   |
| producer_read_reg_199 |    8   |
|  trunc_ln33_2_reg_234 |    8   |
|  trunc_ln33_3_reg_239 |    8   |
|  trunc_ln33_4_reg_244 |    8   |
|   trunc_ln33_reg_229  |    8   |
|   trunc_ln34_reg_249  |    4   |
|   trunc_ln35_reg_254  |    4   |
|   trunc_ln36_reg_259  |    2   |
|   trunc_ln37_reg_264  |    1   |
|   trunc_ln38_reg_274  |    1   |
|   trunc_ln39_reg_284  |    1   |
|   zext_ln33_reg_224   |   32   |
|   zext_ln34_reg_269   |    8   |
|   zext_ln35_reg_279   |    8   |
|   zext_ln36_reg_289   |    8   |
|   zext_ln37_reg_294   |    8   |
|   zext_ln38_reg_299   |    8   |
|   zext_ln39_reg_304   |    8   |
+-----------------------+--------+
|         Total         |   188  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_62 |  p2  |  17  |   8  |   136  ||    81   |
|     i_reg_69    |  p0  |   2  |   3  |    6   ||    9    |
|    grp_fu_106   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_106   |  p1  |   2  |   3  |    6   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   212  ||  7.516  ||   108   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   165  |   69   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   108  |
|  Register |    -   |    -   |   188  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   353  |   177  |
+-----------+--------+--------+--------+--------+
