LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
-------------------------------------
ENTITY Reg_0 IS
	PORT( 	clk					:		IN		STD_LOGIC;		--Reloj del sistema de 50 MHz
				n_Res					:		IN		STD_LOGIC;
				n2byt					:		IN 	STD_LOGIC;		--LLega de control enviado previamente por bloque contar_8_bits 	--
				Reg_0_IN				:		IN		STD_LOGIC_VECTOR (7 DOWNTO 0);
				
				Reg_0_OUT			:		OUT	STD_LOGIC_VECTOR(7 DOWNTO 0)
								);												
END ENTITY;

-------------------------------------
architecture Reg_0Arch of Reg_0 is
component dffe is
	port(d, clk, clrn, prn, ena: in std_logic;
		q: out std_logic
			);
end component;
signal Q : std_logic_vector (7 downto 0);
signal D : std_logic_vector (7 downto 0);
signal O :  std_logic;

signal E : std_logic;
SIGNAL estado: STD_LOGIC_VECTOR(7 DOWNTO 0);

BEGIN
PROCESS (clk, n_Res, n2byt, Reg_0_IN)
BEGIN 
IF ( n_Res = '1') THEN
	estado <= "00000000";
ELSIF (rising_edge(clk)) THEN
	IF (n2byt = '1') THEN 
		estado <= Reg_0_IN;
						
	END IF;
END IF;

END PROCESS;

Reg_0_OUT <= estado;

End Reg_0Arch;
