
9_FreeRTOS_count_semaphore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009090  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  08009220  08009220  00019220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080094f8  080094f8  000200f4  2**0
                  CONTENTS
  4 .ARM          00000008  080094f8  080094f8  000194f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009500  08009500  000200f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009500  08009500  00019500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009504  08009504  00019504  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f4  20000000  08009508  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014584  200000f4  080095fc  000200f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20014678  080095fc  00024678  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022c00  00000000  00000000  00020124  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000047ac  00000000  00000000  00042d24  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000018a8  00000000  00000000  000474d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001660  00000000  00000000  00048d78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027295  00000000  00000000  0004a3d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00019798  00000000  00000000  0007166d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000df246  00000000  00000000  0008ae05  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016a04b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000691c  00000000  00000000  0016a0c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000f4 	.word	0x200000f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009208 	.word	0x08009208

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000f8 	.word	0x200000f8
 80001cc:	08009208 	.word	0x08009208

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	200145cc 	.word	0x200145cc

08000264 <strcmp>:
 8000264:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000268:	f811 3b01 	ldrb.w	r3, [r1], #1
 800026c:	2a01      	cmp	r2, #1
 800026e:	bf28      	it	cs
 8000270:	429a      	cmpcs	r2, r3
 8000272:	d0f7      	beq.n	8000264 <strcmp>
 8000274:	1ad0      	subs	r0, r2, r3
 8000276:	4770      	bx	lr

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
	...

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <__aeabi_uldivmod>:
 8000330:	b953      	cbnz	r3, 8000348 <__aeabi_uldivmod+0x18>
 8000332:	b94a      	cbnz	r2, 8000348 <__aeabi_uldivmod+0x18>
 8000334:	2900      	cmp	r1, #0
 8000336:	bf08      	it	eq
 8000338:	2800      	cmpeq	r0, #0
 800033a:	bf1c      	itt	ne
 800033c:	f04f 31ff 	movne.w	r1, #4294967295
 8000340:	f04f 30ff 	movne.w	r0, #4294967295
 8000344:	f000 b972 	b.w	800062c <__aeabi_idiv0>
 8000348:	f1ad 0c08 	sub.w	ip, sp, #8
 800034c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000350:	f000 f806 	bl	8000360 <__udivmoddi4>
 8000354:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000358:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800035c:	b004      	add	sp, #16
 800035e:	4770      	bx	lr

08000360 <__udivmoddi4>:
 8000360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000364:	9e08      	ldr	r6, [sp, #32]
 8000366:	4604      	mov	r4, r0
 8000368:	4688      	mov	r8, r1
 800036a:	2b00      	cmp	r3, #0
 800036c:	d14b      	bne.n	8000406 <__udivmoddi4+0xa6>
 800036e:	428a      	cmp	r2, r1
 8000370:	4615      	mov	r5, r2
 8000372:	d967      	bls.n	8000444 <__udivmoddi4+0xe4>
 8000374:	fab2 f282 	clz	r2, r2
 8000378:	b14a      	cbz	r2, 800038e <__udivmoddi4+0x2e>
 800037a:	f1c2 0720 	rsb	r7, r2, #32
 800037e:	fa01 f302 	lsl.w	r3, r1, r2
 8000382:	fa20 f707 	lsr.w	r7, r0, r7
 8000386:	4095      	lsls	r5, r2
 8000388:	ea47 0803 	orr.w	r8, r7, r3
 800038c:	4094      	lsls	r4, r2
 800038e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000392:	0c23      	lsrs	r3, r4, #16
 8000394:	fbb8 f7fe 	udiv	r7, r8, lr
 8000398:	fa1f fc85 	uxth.w	ip, r5
 800039c:	fb0e 8817 	mls	r8, lr, r7, r8
 80003a0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003a4:	fb07 f10c 	mul.w	r1, r7, ip
 80003a8:	4299      	cmp	r1, r3
 80003aa:	d909      	bls.n	80003c0 <__udivmoddi4+0x60>
 80003ac:	18eb      	adds	r3, r5, r3
 80003ae:	f107 30ff 	add.w	r0, r7, #4294967295
 80003b2:	f080 811b 	bcs.w	80005ec <__udivmoddi4+0x28c>
 80003b6:	4299      	cmp	r1, r3
 80003b8:	f240 8118 	bls.w	80005ec <__udivmoddi4+0x28c>
 80003bc:	3f02      	subs	r7, #2
 80003be:	442b      	add	r3, r5
 80003c0:	1a5b      	subs	r3, r3, r1
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb3 f0fe 	udiv	r0, r3, lr
 80003c8:	fb0e 3310 	mls	r3, lr, r0, r3
 80003cc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003d0:	fb00 fc0c 	mul.w	ip, r0, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d909      	bls.n	80003ec <__udivmoddi4+0x8c>
 80003d8:	192c      	adds	r4, r5, r4
 80003da:	f100 33ff 	add.w	r3, r0, #4294967295
 80003de:	f080 8107 	bcs.w	80005f0 <__udivmoddi4+0x290>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	f240 8104 	bls.w	80005f0 <__udivmoddi4+0x290>
 80003e8:	3802      	subs	r0, #2
 80003ea:	442c      	add	r4, r5
 80003ec:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003f0:	eba4 040c 	sub.w	r4, r4, ip
 80003f4:	2700      	movs	r7, #0
 80003f6:	b11e      	cbz	r6, 8000400 <__udivmoddi4+0xa0>
 80003f8:	40d4      	lsrs	r4, r2
 80003fa:	2300      	movs	r3, #0
 80003fc:	e9c6 4300 	strd	r4, r3, [r6]
 8000400:	4639      	mov	r1, r7
 8000402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0xbe>
 800040a:	2e00      	cmp	r6, #0
 800040c:	f000 80eb 	beq.w	80005e6 <__udivmoddi4+0x286>
 8000410:	2700      	movs	r7, #0
 8000412:	e9c6 0100 	strd	r0, r1, [r6]
 8000416:	4638      	mov	r0, r7
 8000418:	4639      	mov	r1, r7
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f783 	clz	r7, r3
 8000422:	2f00      	cmp	r7, #0
 8000424:	d147      	bne.n	80004b6 <__udivmoddi4+0x156>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0xd0>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80fa 	bhi.w	8000624 <__udivmoddi4+0x2c4>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0303 	sbc.w	r3, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	4698      	mov	r8, r3
 800043a:	2e00      	cmp	r6, #0
 800043c:	d0e0      	beq.n	8000400 <__udivmoddi4+0xa0>
 800043e:	e9c6 4800 	strd	r4, r8, [r6]
 8000442:	e7dd      	b.n	8000400 <__udivmoddi4+0xa0>
 8000444:	b902      	cbnz	r2, 8000448 <__udivmoddi4+0xe8>
 8000446:	deff      	udf	#255	; 0xff
 8000448:	fab2 f282 	clz	r2, r2
 800044c:	2a00      	cmp	r2, #0
 800044e:	f040 808f 	bne.w	8000570 <__udivmoddi4+0x210>
 8000452:	1b49      	subs	r1, r1, r5
 8000454:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000458:	fa1f f885 	uxth.w	r8, r5
 800045c:	2701      	movs	r7, #1
 800045e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000462:	0c23      	lsrs	r3, r4, #16
 8000464:	fb0e 111c 	mls	r1, lr, ip, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb08 f10c 	mul.w	r1, r8, ip
 8000470:	4299      	cmp	r1, r3
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x124>
 8000474:	18eb      	adds	r3, r5, r3
 8000476:	f10c 30ff 	add.w	r0, ip, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x122>
 800047c:	4299      	cmp	r1, r3
 800047e:	f200 80cd 	bhi.w	800061c <__udivmoddi4+0x2bc>
 8000482:	4684      	mov	ip, r0
 8000484:	1a59      	subs	r1, r3, r1
 8000486:	b2a3      	uxth	r3, r4
 8000488:	fbb1 f0fe 	udiv	r0, r1, lr
 800048c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000490:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000494:	fb08 f800 	mul.w	r8, r8, r0
 8000498:	45a0      	cmp	r8, r4
 800049a:	d907      	bls.n	80004ac <__udivmoddi4+0x14c>
 800049c:	192c      	adds	r4, r5, r4
 800049e:	f100 33ff 	add.w	r3, r0, #4294967295
 80004a2:	d202      	bcs.n	80004aa <__udivmoddi4+0x14a>
 80004a4:	45a0      	cmp	r8, r4
 80004a6:	f200 80b6 	bhi.w	8000616 <__udivmoddi4+0x2b6>
 80004aa:	4618      	mov	r0, r3
 80004ac:	eba4 0408 	sub.w	r4, r4, r8
 80004b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004b4:	e79f      	b.n	80003f6 <__udivmoddi4+0x96>
 80004b6:	f1c7 0c20 	rsb	ip, r7, #32
 80004ba:	40bb      	lsls	r3, r7
 80004bc:	fa22 fe0c 	lsr.w	lr, r2, ip
 80004c0:	ea4e 0e03 	orr.w	lr, lr, r3
 80004c4:	fa01 f407 	lsl.w	r4, r1, r7
 80004c8:	fa20 f50c 	lsr.w	r5, r0, ip
 80004cc:	fa21 f30c 	lsr.w	r3, r1, ip
 80004d0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80004d4:	4325      	orrs	r5, r4
 80004d6:	fbb3 f9f8 	udiv	r9, r3, r8
 80004da:	0c2c      	lsrs	r4, r5, #16
 80004dc:	fb08 3319 	mls	r3, r8, r9, r3
 80004e0:	fa1f fa8e 	uxth.w	sl, lr
 80004e4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004e8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ec:	429c      	cmp	r4, r3
 80004ee:	fa02 f207 	lsl.w	r2, r2, r7
 80004f2:	fa00 f107 	lsl.w	r1, r0, r7
 80004f6:	d90b      	bls.n	8000510 <__udivmoddi4+0x1b0>
 80004f8:	eb1e 0303 	adds.w	r3, lr, r3
 80004fc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000500:	f080 8087 	bcs.w	8000612 <__udivmoddi4+0x2b2>
 8000504:	429c      	cmp	r4, r3
 8000506:	f240 8084 	bls.w	8000612 <__udivmoddi4+0x2b2>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4473      	add	r3, lr
 8000510:	1b1b      	subs	r3, r3, r4
 8000512:	b2ad      	uxth	r5, r5
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3310 	mls	r3, r8, r0, r3
 800051c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000520:	fb00 fa0a 	mul.w	sl, r0, sl
 8000524:	45a2      	cmp	sl, r4
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x1da>
 8000528:	eb1e 0404 	adds.w	r4, lr, r4
 800052c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000530:	d26b      	bcs.n	800060a <__udivmoddi4+0x2aa>
 8000532:	45a2      	cmp	sl, r4
 8000534:	d969      	bls.n	800060a <__udivmoddi4+0x2aa>
 8000536:	3802      	subs	r0, #2
 8000538:	4474      	add	r4, lr
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	fba0 8902 	umull	r8, r9, r0, r2
 8000542:	eba4 040a 	sub.w	r4, r4, sl
 8000546:	454c      	cmp	r4, r9
 8000548:	46c2      	mov	sl, r8
 800054a:	464b      	mov	r3, r9
 800054c:	d354      	bcc.n	80005f8 <__udivmoddi4+0x298>
 800054e:	d051      	beq.n	80005f4 <__udivmoddi4+0x294>
 8000550:	2e00      	cmp	r6, #0
 8000552:	d069      	beq.n	8000628 <__udivmoddi4+0x2c8>
 8000554:	ebb1 050a 	subs.w	r5, r1, sl
 8000558:	eb64 0403 	sbc.w	r4, r4, r3
 800055c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000560:	40fd      	lsrs	r5, r7
 8000562:	40fc      	lsrs	r4, r7
 8000564:	ea4c 0505 	orr.w	r5, ip, r5
 8000568:	e9c6 5400 	strd	r5, r4, [r6]
 800056c:	2700      	movs	r7, #0
 800056e:	e747      	b.n	8000400 <__udivmoddi4+0xa0>
 8000570:	f1c2 0320 	rsb	r3, r2, #32
 8000574:	fa20 f703 	lsr.w	r7, r0, r3
 8000578:	4095      	lsls	r5, r2
 800057a:	fa01 f002 	lsl.w	r0, r1, r2
 800057e:	fa21 f303 	lsr.w	r3, r1, r3
 8000582:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000586:	4338      	orrs	r0, r7
 8000588:	0c01      	lsrs	r1, r0, #16
 800058a:	fbb3 f7fe 	udiv	r7, r3, lr
 800058e:	fa1f f885 	uxth.w	r8, r5
 8000592:	fb0e 3317 	mls	r3, lr, r7, r3
 8000596:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800059a:	fb07 f308 	mul.w	r3, r7, r8
 800059e:	428b      	cmp	r3, r1
 80005a0:	fa04 f402 	lsl.w	r4, r4, r2
 80005a4:	d907      	bls.n	80005b6 <__udivmoddi4+0x256>
 80005a6:	1869      	adds	r1, r5, r1
 80005a8:	f107 3cff 	add.w	ip, r7, #4294967295
 80005ac:	d22f      	bcs.n	800060e <__udivmoddi4+0x2ae>
 80005ae:	428b      	cmp	r3, r1
 80005b0:	d92d      	bls.n	800060e <__udivmoddi4+0x2ae>
 80005b2:	3f02      	subs	r7, #2
 80005b4:	4429      	add	r1, r5
 80005b6:	1acb      	subs	r3, r1, r3
 80005b8:	b281      	uxth	r1, r0
 80005ba:	fbb3 f0fe 	udiv	r0, r3, lr
 80005be:	fb0e 3310 	mls	r3, lr, r0, r3
 80005c2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005c6:	fb00 f308 	mul.w	r3, r0, r8
 80005ca:	428b      	cmp	r3, r1
 80005cc:	d907      	bls.n	80005de <__udivmoddi4+0x27e>
 80005ce:	1869      	adds	r1, r5, r1
 80005d0:	f100 3cff 	add.w	ip, r0, #4294967295
 80005d4:	d217      	bcs.n	8000606 <__udivmoddi4+0x2a6>
 80005d6:	428b      	cmp	r3, r1
 80005d8:	d915      	bls.n	8000606 <__udivmoddi4+0x2a6>
 80005da:	3802      	subs	r0, #2
 80005dc:	4429      	add	r1, r5
 80005de:	1ac9      	subs	r1, r1, r3
 80005e0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005e4:	e73b      	b.n	800045e <__udivmoddi4+0xfe>
 80005e6:	4637      	mov	r7, r6
 80005e8:	4630      	mov	r0, r6
 80005ea:	e709      	b.n	8000400 <__udivmoddi4+0xa0>
 80005ec:	4607      	mov	r7, r0
 80005ee:	e6e7      	b.n	80003c0 <__udivmoddi4+0x60>
 80005f0:	4618      	mov	r0, r3
 80005f2:	e6fb      	b.n	80003ec <__udivmoddi4+0x8c>
 80005f4:	4541      	cmp	r1, r8
 80005f6:	d2ab      	bcs.n	8000550 <__udivmoddi4+0x1f0>
 80005f8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005fc:	eb69 020e 	sbc.w	r2, r9, lr
 8000600:	3801      	subs	r0, #1
 8000602:	4613      	mov	r3, r2
 8000604:	e7a4      	b.n	8000550 <__udivmoddi4+0x1f0>
 8000606:	4660      	mov	r0, ip
 8000608:	e7e9      	b.n	80005de <__udivmoddi4+0x27e>
 800060a:	4618      	mov	r0, r3
 800060c:	e795      	b.n	800053a <__udivmoddi4+0x1da>
 800060e:	4667      	mov	r7, ip
 8000610:	e7d1      	b.n	80005b6 <__udivmoddi4+0x256>
 8000612:	4681      	mov	r9, r0
 8000614:	e77c      	b.n	8000510 <__udivmoddi4+0x1b0>
 8000616:	3802      	subs	r0, #2
 8000618:	442c      	add	r4, r5
 800061a:	e747      	b.n	80004ac <__udivmoddi4+0x14c>
 800061c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000620:	442b      	add	r3, r5
 8000622:	e72f      	b.n	8000484 <__udivmoddi4+0x124>
 8000624:	4638      	mov	r0, r7
 8000626:	e708      	b.n	800043a <__udivmoddi4+0xda>
 8000628:	4637      	mov	r7, r6
 800062a:	e6e9      	b.n	8000400 <__udivmoddi4+0xa0>

0800062c <__aeabi_idiv0>:
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop

08000630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000634:	f000 fc24 	bl	8000e80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000638:	f000 f828 	bl	800068c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063c:	f000 f922 	bl	8000884 <MX_GPIO_Init>
  MX_RTC_Init();
 8000640:	f000 f8a6 	bl	8000790 <MX_RTC_Init>
  MX_USART2_UART_Init();
 8000644:	f000 f8f4 	bl	8000830 <MX_USART2_UART_Init>
  MX_UART4_Init();
 8000648:	f000 f8c8 	bl	80007dc <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  DWT_CTRL |= 1;
 800064c:	4b0c      	ldr	r3, [pc, #48]	; (8000680 <main+0x50>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a0b      	ldr	r2, [pc, #44]	; (8000680 <main+0x50>)
 8000652:	f043 0301 	orr.w	r3, r3, #1
 8000656:	6013      	str	r3, [r2, #0]

  SEGGER_SYSVIEW_Conf();
 8000658:	f006 fb3a 	bl	8006cd0 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 800065c:	f007 fb28 	bl	8007cb0 <SEGGER_SYSVIEW_Start>

  init_esp8266(STATION_MODE);
 8000660:	2001      	movs	r0, #1
 8000662:	f002 ffc1 	bl	80035e8 <init_esp8266>

  queue_create();
 8000666:	f000 f9e5 	bl	8000a34 <queue_create>
  task_create();
 800066a:	f000 f963 	bl	8000934 <task_create>


  enable_UART_IT(&huart2);
 800066e:	4805      	ldr	r0, [pc, #20]	; (8000684 <main+0x54>)
 8000670:	f000 f930 	bl	80008d4 <enable_UART_IT>
  enable_UART_IT(&huart4);
 8000674:	4804      	ldr	r0, [pc, #16]	; (8000688 <main+0x58>)
 8000676:	f000 f92d 	bl	80008d4 <enable_UART_IT>

  vTaskStartScheduler();   // schedular ı başlat
 800067a:	f004 fc63 	bl	8004f44 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800067e:	e7fe      	b.n	800067e <main+0x4e>
 8000680:	e0001000 	.word	0xe0001000
 8000684:	200144f4 	.word	0x200144f4
 8000688:	200144b4 	.word	0x200144b4

0800068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b098      	sub	sp, #96	; 0x60
 8000690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000692:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000696:	2230      	movs	r2, #48	; 0x30
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f008 f91e 	bl	80088dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a0:	f107 031c 	add.w	r3, r7, #28
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006b0:	f107 030c 	add.w	r3, r7, #12
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006be:	2300      	movs	r3, #0
 80006c0:	60bb      	str	r3, [r7, #8]
 80006c2:	4b31      	ldr	r3, [pc, #196]	; (8000788 <SystemClock_Config+0xfc>)
 80006c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c6:	4a30      	ldr	r2, [pc, #192]	; (8000788 <SystemClock_Config+0xfc>)
 80006c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006cc:	6413      	str	r3, [r2, #64]	; 0x40
 80006ce:	4b2e      	ldr	r3, [pc, #184]	; (8000788 <SystemClock_Config+0xfc>)
 80006d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006da:	2300      	movs	r3, #0
 80006dc:	607b      	str	r3, [r7, #4]
 80006de:	4b2b      	ldr	r3, [pc, #172]	; (800078c <SystemClock_Config+0x100>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4a2a      	ldr	r2, [pc, #168]	; (800078c <SystemClock_Config+0x100>)
 80006e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006e8:	6013      	str	r3, [r2, #0]
 80006ea:	4b28      	ldr	r3, [pc, #160]	; (800078c <SystemClock_Config+0x100>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80006f6:	230a      	movs	r3, #10
 80006f8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006fa:	2301      	movs	r3, #1
 80006fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006fe:	2310      	movs	r3, #16
 8000700:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000702:	2301      	movs	r3, #1
 8000704:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000706:	2302      	movs	r3, #2
 8000708:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800070a:	2300      	movs	r3, #0
 800070c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800070e:	2308      	movs	r3, #8
 8000710:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000712:	2332      	movs	r3, #50	; 0x32
 8000714:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000716:	2304      	movs	r3, #4
 8000718:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800071a:	2307      	movs	r3, #7
 800071c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000722:	4618      	mov	r0, r3
 8000724:	f000 feca 	bl	80014bc <HAL_RCC_OscConfig>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800072e:	f000 f9cb 	bl	8000ac8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000732:	230f      	movs	r3, #15
 8000734:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000736:	2302      	movs	r3, #2
 8000738:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800073a:	2300      	movs	r3, #0
 800073c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800073e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000742:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000744:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000748:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800074a:	f107 031c 	add.w	r3, r7, #28
 800074e:	2100      	movs	r1, #0
 8000750:	4618      	mov	r0, r3
 8000752:	f001 f923 	bl	800199c <HAL_RCC_ClockConfig>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800075c:	f000 f9b4 	bl	8000ac8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000760:	2302      	movs	r3, #2
 8000762:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000764:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000768:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800076a:	f107 030c 	add.w	r3, r7, #12
 800076e:	4618      	mov	r0, r3
 8000770:	f001 fb38 	bl	8001de4 <HAL_RCCEx_PeriphCLKConfig>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800077a:	f000 f9a5 	bl	8000ac8 <Error_Handler>
  }
}
 800077e:	bf00      	nop
 8000780:	3760      	adds	r7, #96	; 0x60
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	40023800 	.word	0x40023800
 800078c:	40007000 	.word	0x40007000

08000790 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000794:	4b0f      	ldr	r3, [pc, #60]	; (80007d4 <MX_RTC_Init+0x44>)
 8000796:	4a10      	ldr	r2, [pc, #64]	; (80007d8 <MX_RTC_Init+0x48>)
 8000798:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800079a:	4b0e      	ldr	r3, [pc, #56]	; (80007d4 <MX_RTC_Init+0x44>)
 800079c:	2200      	movs	r2, #0
 800079e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80007a0:	4b0c      	ldr	r3, [pc, #48]	; (80007d4 <MX_RTC_Init+0x44>)
 80007a2:	227f      	movs	r2, #127	; 0x7f
 80007a4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80007a6:	4b0b      	ldr	r3, [pc, #44]	; (80007d4 <MX_RTC_Init+0x44>)
 80007a8:	22ff      	movs	r2, #255	; 0xff
 80007aa:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80007ac:	4b09      	ldr	r3, [pc, #36]	; (80007d4 <MX_RTC_Init+0x44>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80007b2:	4b08      	ldr	r3, [pc, #32]	; (80007d4 <MX_RTC_Init+0x44>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80007b8:	4b06      	ldr	r3, [pc, #24]	; (80007d4 <MX_RTC_Init+0x44>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80007be:	4805      	ldr	r0, [pc, #20]	; (80007d4 <MX_RTC_Init+0x44>)
 80007c0:	f001 fbf2 	bl	8001fa8 <HAL_RTC_Init>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80007ca:	f000 f97d 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	20014494 	.word	0x20014494
 80007d8:	40002800 	.word	0x40002800

080007dc <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80007e0:	4b11      	ldr	r3, [pc, #68]	; (8000828 <MX_UART4_Init+0x4c>)
 80007e2:	4a12      	ldr	r2, [pc, #72]	; (800082c <MX_UART4_Init+0x50>)
 80007e4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80007e6:	4b10      	ldr	r3, [pc, #64]	; (8000828 <MX_UART4_Init+0x4c>)
 80007e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007ec:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80007ee:	4b0e      	ldr	r3, [pc, #56]	; (8000828 <MX_UART4_Init+0x4c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80007f4:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <MX_UART4_Init+0x4c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80007fa:	4b0b      	ldr	r3, [pc, #44]	; (8000828 <MX_UART4_Init+0x4c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000800:	4b09      	ldr	r3, [pc, #36]	; (8000828 <MX_UART4_Init+0x4c>)
 8000802:	220c      	movs	r2, #12
 8000804:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000806:	4b08      	ldr	r3, [pc, #32]	; (8000828 <MX_UART4_Init+0x4c>)
 8000808:	2200      	movs	r2, #0
 800080a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800080c:	4b06      	ldr	r3, [pc, #24]	; (8000828 <MX_UART4_Init+0x4c>)
 800080e:	2200      	movs	r2, #0
 8000810:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000812:	4805      	ldr	r0, [pc, #20]	; (8000828 <MX_UART4_Init+0x4c>)
 8000814:	f001 feea 	bl	80025ec <HAL_UART_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800081e:	f000 f953 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	200144b4 	.word	0x200144b4
 800082c:	40004c00 	.word	0x40004c00

08000830 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000834:	4b11      	ldr	r3, [pc, #68]	; (800087c <MX_USART2_UART_Init+0x4c>)
 8000836:	4a12      	ldr	r2, [pc, #72]	; (8000880 <MX_USART2_UART_Init+0x50>)
 8000838:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800083a:	4b10      	ldr	r3, [pc, #64]	; (800087c <MX_USART2_UART_Init+0x4c>)
 800083c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000840:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <MX_USART2_UART_Init+0x4c>)
 8000844:	2200      	movs	r2, #0
 8000846:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000848:	4b0c      	ldr	r3, [pc, #48]	; (800087c <MX_USART2_UART_Init+0x4c>)
 800084a:	2200      	movs	r2, #0
 800084c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800084e:	4b0b      	ldr	r3, [pc, #44]	; (800087c <MX_USART2_UART_Init+0x4c>)
 8000850:	2200      	movs	r2, #0
 8000852:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000854:	4b09      	ldr	r3, [pc, #36]	; (800087c <MX_USART2_UART_Init+0x4c>)
 8000856:	220c      	movs	r2, #12
 8000858:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800085a:	4b08      	ldr	r3, [pc, #32]	; (800087c <MX_USART2_UART_Init+0x4c>)
 800085c:	2200      	movs	r2, #0
 800085e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000860:	4b06      	ldr	r3, [pc, #24]	; (800087c <MX_USART2_UART_Init+0x4c>)
 8000862:	2200      	movs	r2, #0
 8000864:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000866:	4805      	ldr	r0, [pc, #20]	; (800087c <MX_USART2_UART_Init+0x4c>)
 8000868:	f001 fec0 	bl	80025ec <HAL_UART_Init>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000872:	f000 f929 	bl	8000ac8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	200144f4 	.word	0x200144f4
 8000880:	40004400 	.word	0x40004400

08000884 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	607b      	str	r3, [r7, #4]
 800088e:	4b10      	ldr	r3, [pc, #64]	; (80008d0 <MX_GPIO_Init+0x4c>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	4a0f      	ldr	r2, [pc, #60]	; (80008d0 <MX_GPIO_Init+0x4c>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6313      	str	r3, [r2, #48]	; 0x30
 800089a:	4b0d      	ldr	r3, [pc, #52]	; (80008d0 <MX_GPIO_Init+0x4c>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	603b      	str	r3, [r7, #0]
 80008aa:	4b09      	ldr	r3, [pc, #36]	; (80008d0 <MX_GPIO_Init+0x4c>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	4a08      	ldr	r2, [pc, #32]	; (80008d0 <MX_GPIO_Init+0x4c>)
 80008b0:	f043 0308 	orr.w	r3, r3, #8
 80008b4:	6313      	str	r3, [r2, #48]	; 0x30
 80008b6:	4b06      	ldr	r3, [pc, #24]	; (80008d0 <MX_GPIO_Init+0x4c>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	f003 0308 	and.w	r3, r3, #8
 80008be:	603b      	str	r3, [r7, #0]
 80008c0:	683b      	ldr	r3, [r7, #0]

}
 80008c2:	bf00      	nop
 80008c4:	370c      	adds	r7, #12
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	40023800 	.word	0x40023800

080008d4 <enable_UART_IT>:

/* USER CODE BEGIN 4 */
void enable_UART_IT(UART_HandleTypeDef *huart)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a08      	ldr	r2, [pc, #32]	; (8000904 <enable_UART_IT+0x30>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d102      	bne.n	80008ec <enable_UART_IT+0x18>
		enable_receive_USB_IT();
 80008e6:	f003 fad5 	bl	8003e94 <enable_receive_USB_IT>
	else if(huart->Instance == UART4)
		enable_receive_esp8266_IT();
}
 80008ea:	e006      	b.n	80008fa <enable_UART_IT+0x26>
	else if(huart->Instance == UART4)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a05      	ldr	r2, [pc, #20]	; (8000908 <enable_UART_IT+0x34>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d101      	bne.n	80008fa <enable_UART_IT+0x26>
		enable_receive_esp8266_IT();
 80008f6:	f003 f8eb 	bl	8003ad0 <enable_receive_esp8266_IT>
}
 80008fa:	bf00      	nop
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	40004400 	.word	0x40004400
 8000908:	40004c00 	.word	0x40004c00

0800090c <send_to_UART>:

int send_to_UART(uint8_t * pData, uint16_t Size)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
 8000914:	460b      	mov	r3, r1
 8000916:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, pData, Size, HAL_MAX_DELAY);
 8000918:	887a      	ldrh	r2, [r7, #2]
 800091a:	f04f 33ff 	mov.w	r3, #4294967295
 800091e:	6879      	ldr	r1, [r7, #4]
 8000920:	4803      	ldr	r0, [pc, #12]	; (8000930 <send_to_UART+0x24>)
 8000922:	f001 feb0 	bl	8002686 <HAL_UART_Transmit>
	return true;
 8000926:	2301      	movs	r3, #1
}
 8000928:	4618      	mov	r0, r3
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	200144f4 	.word	0x200144f4

08000934 <task_create>:

void task_create()
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af02      	add	r7, sp, #8
	BaseType_t status;

	status = xTaskCreate(GS_task_handler,"GS",STACK_SIZE,NULL,HIGH_PRI,&GS_task_handle);
 800093a:	4b32      	ldr	r3, [pc, #200]	; (8000a04 <task_create+0xd0>)
 800093c:	9301      	str	r3, [sp, #4]
 800093e:	2303      	movs	r3, #3
 8000940:	9300      	str	r3, [sp, #0]
 8000942:	2300      	movs	r3, #0
 8000944:	22c8      	movs	r2, #200	; 0xc8
 8000946:	4930      	ldr	r1, [pc, #192]	; (8000a08 <task_create+0xd4>)
 8000948:	4830      	ldr	r0, [pc, #192]	; (8000a0c <task_create+0xd8>)
 800094a:	f004 f961 	bl	8004c10 <xTaskCreate>
 800094e:	6178      	str	r0, [r7, #20]
	configASSERT(status == pdPASS);
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	2b01      	cmp	r3, #1
 8000954:	d009      	beq.n	800096a <task_create+0x36>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800095a:	f383 8811 	msr	BASEPRI, r3
 800095e:	f3bf 8f6f 	isb	sy
 8000962:	f3bf 8f4f 	dsb	sy
 8000966:	613b      	str	r3, [r7, #16]
 8000968:	e7fe      	b.n	8000968 <task_create+0x34>

	status = xTaskCreate(FB_task_handler,"FB",STACK_SIZE,NULL,HIGH_PRI,&FB_task_handle);
 800096a:	4b29      	ldr	r3, [pc, #164]	; (8000a10 <task_create+0xdc>)
 800096c:	9301      	str	r3, [sp, #4]
 800096e:	2303      	movs	r3, #3
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	2300      	movs	r3, #0
 8000974:	22c8      	movs	r2, #200	; 0xc8
 8000976:	4927      	ldr	r1, [pc, #156]	; (8000a14 <task_create+0xe0>)
 8000978:	4827      	ldr	r0, [pc, #156]	; (8000a18 <task_create+0xe4>)
 800097a:	f004 f949 	bl	8004c10 <xTaskCreate>
 800097e:	6178      	str	r0, [r7, #20]
	configASSERT(status == pdPASS);
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d009      	beq.n	800099a <task_create+0x66>
 8000986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800098a:	f383 8811 	msr	BASEPRI, r3
 800098e:	f3bf 8f6f 	isb	sy
 8000992:	f3bf 8f4f 	dsb	sy
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	e7fe      	b.n	8000998 <task_create+0x64>

	status = xTaskCreate(user_interface_task_handler,"UI",STACK_SIZE,NULL,HIGH_PRI,&User_interface_task_handle);
 800099a:	4b20      	ldr	r3, [pc, #128]	; (8000a1c <task_create+0xe8>)
 800099c:	9301      	str	r3, [sp, #4]
 800099e:	2303      	movs	r3, #3
 80009a0:	9300      	str	r3, [sp, #0]
 80009a2:	2300      	movs	r3, #0
 80009a4:	22c8      	movs	r2, #200	; 0xc8
 80009a6:	491e      	ldr	r1, [pc, #120]	; (8000a20 <task_create+0xec>)
 80009a8:	481e      	ldr	r0, [pc, #120]	; (8000a24 <task_create+0xf0>)
 80009aa:	f004 f931 	bl	8004c10 <xTaskCreate>
 80009ae:	6178      	str	r0, [r7, #20]
	configASSERT(status == pdPASS);
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	2b01      	cmp	r3, #1
 80009b4:	d009      	beq.n	80009ca <task_create+0x96>
 80009b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009ba:	f383 8811 	msr	BASEPRI, r3
 80009be:	f3bf 8f6f 	isb	sy
 80009c2:	f3bf 8f4f 	dsb	sy
 80009c6:	60bb      	str	r3, [r7, #8]
 80009c8:	e7fe      	b.n	80009c8 <task_create+0x94>

  status = xTaskCreate(command_task_handler,"CMD",STACK_SIZE,NULL,HIGH_PRI,&Command_task_handle);
 80009ca:	4b17      	ldr	r3, [pc, #92]	; (8000a28 <task_create+0xf4>)
 80009cc:	9301      	str	r3, [sp, #4]
 80009ce:	2303      	movs	r3, #3
 80009d0:	9300      	str	r3, [sp, #0]
 80009d2:	2300      	movs	r3, #0
 80009d4:	22c8      	movs	r2, #200	; 0xc8
 80009d6:	4915      	ldr	r1, [pc, #84]	; (8000a2c <task_create+0xf8>)
 80009d8:	4815      	ldr	r0, [pc, #84]	; (8000a30 <task_create+0xfc>)
 80009da:	f004 f919 	bl	8004c10 <xTaskCreate>
 80009de:	6178      	str	r0, [r7, #20]
	configASSERT(status == pdPASS);
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d009      	beq.n	80009fa <task_create+0xc6>
 80009e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009ea:	f383 8811 	msr	BASEPRI, r3
 80009ee:	f3bf 8f6f 	isb	sy
 80009f2:	f3bf 8f4f 	dsb	sy
 80009f6:	607b      	str	r3, [r7, #4]
 80009f8:	e7fe      	b.n	80009f8 <task_create+0xc4>
}
 80009fa:	bf00      	nop
 80009fc:	3718      	adds	r7, #24
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	20000110 	.word	0x20000110
 8000a08:	08009288 	.word	0x08009288
 8000a0c:	08003cf9 	.word	0x08003cf9
 8000a10:	20000114 	.word	0x20000114
 8000a14:	0800928c 	.word	0x0800928c
 8000a18:	08003d31 	.word	0x08003d31
 8000a1c:	20000118 	.word	0x20000118
 8000a20:	08009290 	.word	0x08009290
 8000a24:	08003c59 	.word	0x08003c59
 8000a28:	2000011c 	.word	0x2000011c
 8000a2c:	08009294 	.word	0x08009294
 8000a30:	08003ca9 	.word	0x08003ca9

08000a34 <queue_create>:

void queue_create()
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
	esp8266_input_queue = xQueueCreate(SIZE_OF_PRINT_QUE, ESP8266_MAX_COMMAND_LENGTH * sizeof(char));
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	210a      	movs	r1, #10
 8000a3e:	2014      	movs	r0, #20
 8000a40:	f003 fbba 	bl	80041b8 <xQueueGenericCreate>
 8000a44:	4602      	mov	r2, r0
 8000a46:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <queue_create+0x68>)
 8000a48:	601a      	str	r2, [r3, #0]
	configASSERT(esp8266_input_queue != NULL);
 8000a4a:	4b14      	ldr	r3, [pc, #80]	; (8000a9c <queue_create+0x68>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d109      	bne.n	8000a66 <queue_create+0x32>
 8000a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a56:	f383 8811 	msr	BASEPRI, r3
 8000a5a:	f3bf 8f6f 	isb	sy
 8000a5e:	f3bf 8f4f 	dsb	sy
 8000a62:	607b      	str	r3, [r7, #4]
 8000a64:	e7fe      	b.n	8000a64 <queue_create+0x30>

	q_read_data = xQueueCreate(SIZE_OF_READ_DATA_QUE,sizeof(char[LOG_MAX_COMMAND_LENGTH]));
 8000a66:	2200      	movs	r2, #0
 8000a68:	210f      	movs	r1, #15
 8000a6a:	2014      	movs	r0, #20
 8000a6c:	f003 fba4 	bl	80041b8 <xQueueGenericCreate>
 8000a70:	4602      	mov	r2, r0
 8000a72:	4b0b      	ldr	r3, [pc, #44]	; (8000aa0 <queue_create+0x6c>)
 8000a74:	601a      	str	r2, [r3, #0]
	configASSERT(q_read_data != NULL);
 8000a76:	4b0a      	ldr	r3, [pc, #40]	; (8000aa0 <queue_create+0x6c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d109      	bne.n	8000a92 <queue_create+0x5e>
 8000a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a82:	f383 8811 	msr	BASEPRI, r3
 8000a86:	f3bf 8f6f 	isb	sy
 8000a8a:	f3bf 8f4f 	dsb	sy
 8000a8e:	603b      	str	r3, [r7, #0]
 8000a90:	e7fe      	b.n	8000a90 <queue_create+0x5c>
}
 8000a92:	bf00      	nop
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20014490 	.word	0x20014490
 8000aa0:	2001448c 	.word	0x2001448c

08000aa4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a04      	ldr	r2, [pc, #16]	; (8000ac4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d101      	bne.n	8000aba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ab6:	f000 fa05 	bl	8000ec4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000aba:	bf00      	nop
 8000abc:	3708      	adds	r7, #8
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	40001000 	.word	0x40001000

08000ac8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000acc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ace:	e7fe      	b.n	8000ace <Error_Handler+0x6>

08000ad0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <HAL_MspInit+0x4c>)
 8000adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ade:	4a0f      	ldr	r2, [pc, #60]	; (8000b1c <HAL_MspInit+0x4c>)
 8000ae0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	; (8000b1c <HAL_MspInit+0x4c>)
 8000ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	603b      	str	r3, [r7, #0]
 8000af6:	4b09      	ldr	r3, [pc, #36]	; (8000b1c <HAL_MspInit+0x4c>)
 8000af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afa:	4a08      	ldr	r2, [pc, #32]	; (8000b1c <HAL_MspInit+0x4c>)
 8000afc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b00:	6413      	str	r3, [r2, #64]	; 0x40
 8000b02:	4b06      	ldr	r3, [pc, #24]	; (8000b1c <HAL_MspInit+0x4c>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();  //BY:
 8000b0e:	f005 fd3f 	bl	8006590 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40023800 	.word	0x40023800

08000b20 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a05      	ldr	r2, [pc, #20]	; (8000b44 <HAL_RTC_MspInit+0x24>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d102      	bne.n	8000b38 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b32:	4b05      	ldr	r3, [pc, #20]	; (8000b48 <HAL_RTC_MspInit+0x28>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000b38:	bf00      	nop
 8000b3a:	370c      	adds	r7, #12
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr
 8000b44:	40002800 	.word	0x40002800
 8000b48:	42470e3c 	.word	0x42470e3c

08000b4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08c      	sub	sp, #48	; 0x30
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	f107 031c 	add.w	r3, r7, #28
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
 8000b62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a3a      	ldr	r2, [pc, #232]	; (8000c54 <HAL_UART_MspInit+0x108>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d134      	bne.n	8000bd8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	61bb      	str	r3, [r7, #24]
 8000b72:	4b39      	ldr	r3, [pc, #228]	; (8000c58 <HAL_UART_MspInit+0x10c>)
 8000b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b76:	4a38      	ldr	r2, [pc, #224]	; (8000c58 <HAL_UART_MspInit+0x10c>)
 8000b78:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000b7c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b7e:	4b36      	ldr	r3, [pc, #216]	; (8000c58 <HAL_UART_MspInit+0x10c>)
 8000b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000b86:	61bb      	str	r3, [r7, #24]
 8000b88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	617b      	str	r3, [r7, #20]
 8000b8e:	4b32      	ldr	r3, [pc, #200]	; (8000c58 <HAL_UART_MspInit+0x10c>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b92:	4a31      	ldr	r2, [pc, #196]	; (8000c58 <HAL_UART_MspInit+0x10c>)
 8000b94:	f043 0301 	orr.w	r3, r3, #1
 8000b98:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9a:	4b2f      	ldr	r3, [pc, #188]	; (8000c58 <HAL_UART_MspInit+0x10c>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	f003 0301 	and.w	r3, r3, #1
 8000ba2:	617b      	str	r3, [r7, #20]
 8000ba4:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000baa:	2302      	movs	r3, #2
 8000bac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb2:	2303      	movs	r3, #3
 8000bb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000bb6:	2308      	movs	r3, #8
 8000bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bba:	f107 031c 	add.w	r3, r7, #28
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4826      	ldr	r0, [pc, #152]	; (8000c5c <HAL_UART_MspInit+0x110>)
 8000bc2:	f000 fac5 	bl	8001150 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 6, 0);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2106      	movs	r1, #6
 8000bca:	2034      	movs	r0, #52	; 0x34
 8000bcc:	f000 fa74 	bl	80010b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000bd0:	2034      	movs	r0, #52	; 0x34
 8000bd2:	f000 fa8d 	bl	80010f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000bd6:	e038      	b.n	8000c4a <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART2)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a20      	ldr	r2, [pc, #128]	; (8000c60 <HAL_UART_MspInit+0x114>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d133      	bne.n	8000c4a <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	613b      	str	r3, [r7, #16]
 8000be6:	4b1c      	ldr	r3, [pc, #112]	; (8000c58 <HAL_UART_MspInit+0x10c>)
 8000be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bea:	4a1b      	ldr	r2, [pc, #108]	; (8000c58 <HAL_UART_MspInit+0x10c>)
 8000bec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8000bf2:	4b19      	ldr	r3, [pc, #100]	; (8000c58 <HAL_UART_MspInit+0x10c>)
 8000bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bfa:	613b      	str	r3, [r7, #16]
 8000bfc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <HAL_UART_MspInit+0x10c>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	4a14      	ldr	r2, [pc, #80]	; (8000c58 <HAL_UART_MspInit+0x10c>)
 8000c08:	f043 0308 	orr.w	r3, r3, #8
 8000c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c0e:	4b12      	ldr	r3, [pc, #72]	; (8000c58 <HAL_UART_MspInit+0x10c>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	f003 0308 	and.w	r3, r3, #8
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000c1a:	2360      	movs	r3, #96	; 0x60
 8000c1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c22:	2300      	movs	r3, #0
 8000c24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c26:	2303      	movs	r3, #3
 8000c28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c2a:	2307      	movs	r3, #7
 8000c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c2e:	f107 031c 	add.w	r3, r7, #28
 8000c32:	4619      	mov	r1, r3
 8000c34:	480b      	ldr	r0, [pc, #44]	; (8000c64 <HAL_UART_MspInit+0x118>)
 8000c36:	f000 fa8b 	bl	8001150 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	2106      	movs	r1, #6
 8000c3e:	2026      	movs	r0, #38	; 0x26
 8000c40:	f000 fa3a 	bl	80010b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c44:	2026      	movs	r0, #38	; 0x26
 8000c46:	f000 fa53 	bl	80010f0 <HAL_NVIC_EnableIRQ>
}
 8000c4a:	bf00      	nop
 8000c4c:	3730      	adds	r7, #48	; 0x30
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40004c00 	.word	0x40004c00
 8000c58:	40023800 	.word	0x40023800
 8000c5c:	40020000 	.word	0x40020000
 8000c60:	40004400 	.word	0x40004400
 8000c64:	40020c00 	.word	0x40020c00

08000c68 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08c      	sub	sp, #48	; 0x30
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c70:	2300      	movs	r3, #0
 8000c72:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000c78:	2200      	movs	r2, #0
 8000c7a:	6879      	ldr	r1, [r7, #4]
 8000c7c:	2036      	movs	r0, #54	; 0x36
 8000c7e:	f000 fa1b 	bl	80010b8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c82:	2036      	movs	r0, #54	; 0x36
 8000c84:	f000 fa34 	bl	80010f0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c88:	2300      	movs	r3, #0
 8000c8a:	60fb      	str	r3, [r7, #12]
 8000c8c:	4b1f      	ldr	r3, [pc, #124]	; (8000d0c <HAL_InitTick+0xa4>)
 8000c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c90:	4a1e      	ldr	r2, [pc, #120]	; (8000d0c <HAL_InitTick+0xa4>)
 8000c92:	f043 0310 	orr.w	r3, r3, #16
 8000c96:	6413      	str	r3, [r2, #64]	; 0x40
 8000c98:	4b1c      	ldr	r3, [pc, #112]	; (8000d0c <HAL_InitTick+0xa4>)
 8000c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c9c:	f003 0310 	and.w	r3, r3, #16
 8000ca0:	60fb      	str	r3, [r7, #12]
 8000ca2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ca4:	f107 0210 	add.w	r2, r7, #16
 8000ca8:	f107 0314 	add.w	r3, r7, #20
 8000cac:	4611      	mov	r1, r2
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f001 f866 	bl	8001d80 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000cb4:	f001 f83c 	bl	8001d30 <HAL_RCC_GetPCLK1Freq>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cc0:	4a13      	ldr	r2, [pc, #76]	; (8000d10 <HAL_InitTick+0xa8>)
 8000cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8000cc6:	0c9b      	lsrs	r3, r3, #18
 8000cc8:	3b01      	subs	r3, #1
 8000cca:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000ccc:	4b11      	ldr	r3, [pc, #68]	; (8000d14 <HAL_InitTick+0xac>)
 8000cce:	4a12      	ldr	r2, [pc, #72]	; (8000d18 <HAL_InitTick+0xb0>)
 8000cd0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000cd2:	4b10      	ldr	r3, [pc, #64]	; (8000d14 <HAL_InitTick+0xac>)
 8000cd4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000cd8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000cda:	4a0e      	ldr	r2, [pc, #56]	; (8000d14 <HAL_InitTick+0xac>)
 8000cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cde:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	; (8000d14 <HAL_InitTick+0xac>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce6:	4b0b      	ldr	r3, [pc, #44]	; (8000d14 <HAL_InitTick+0xac>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000cec:	4809      	ldr	r0, [pc, #36]	; (8000d14 <HAL_InitTick+0xac>)
 8000cee:	f001 fa40 	bl	8002172 <HAL_TIM_Base_Init>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d104      	bne.n	8000d02 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000cf8:	4806      	ldr	r0, [pc, #24]	; (8000d14 <HAL_InitTick+0xac>)
 8000cfa:	f001 fa6f 	bl	80021dc <HAL_TIM_Base_Start_IT>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	e000      	b.n	8000d04 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3730      	adds	r7, #48	; 0x30
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	40023800 	.word	0x40023800
 8000d10:	431bde83 	.word	0x431bde83
 8000d14:	20014534 	.word	0x20014534
 8000d18:	40001000 	.word	0x40001000

08000d1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d20:	e7fe      	b.n	8000d20 <NMI_Handler+0x4>

08000d22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d22:	b480      	push	{r7}
 8000d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d26:	e7fe      	b.n	8000d26 <HardFault_Handler+0x4>

08000d28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d2c:	e7fe      	b.n	8000d2c <MemManage_Handler+0x4>

08000d2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d32:	e7fe      	b.n	8000d32 <BusFault_Handler+0x4>

08000d34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d38:	e7fe      	b.n	8000d38 <UsageFault_Handler+0x4>

08000d3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d4c:	4802      	ldr	r0, [pc, #8]	; (8000d58 <USART2_IRQHandler+0x10>)
 8000d4e:	f001 fe2f 	bl	80029b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d52:	bf00      	nop
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	200144f4 	.word	0x200144f4

08000d5c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000d60:	4802      	ldr	r0, [pc, #8]	; (8000d6c <UART4_IRQHandler+0x10>)
 8000d62:	f001 fe25 	bl	80029b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000d66:	bf00      	nop
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	200144b4 	.word	0x200144b4

08000d70 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d74:	4802      	ldr	r0, [pc, #8]	; (8000d80 <TIM6_DAC_IRQHandler+0x10>)
 8000d76:	f001 fa55 	bl	8002224 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20014534 	.word	0x20014534

08000d84 <DMA1_Stream7_IRQHandler>:

void DMA1_Stream7_IRQHandler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
	}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
	...

08000d94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b086      	sub	sp, #24
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d9c:	4a14      	ldr	r2, [pc, #80]	; (8000df0 <_sbrk+0x5c>)
 8000d9e:	4b15      	ldr	r3, [pc, #84]	; (8000df4 <_sbrk+0x60>)
 8000da0:	1ad3      	subs	r3, r2, r3
 8000da2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000da8:	4b13      	ldr	r3, [pc, #76]	; (8000df8 <_sbrk+0x64>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d102      	bne.n	8000db6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000db0:	4b11      	ldr	r3, [pc, #68]	; (8000df8 <_sbrk+0x64>)
 8000db2:	4a12      	ldr	r2, [pc, #72]	; (8000dfc <_sbrk+0x68>)
 8000db4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000db6:	4b10      	ldr	r3, [pc, #64]	; (8000df8 <_sbrk+0x64>)
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d207      	bcs.n	8000dd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dc4:	f007 fd3e 	bl	8008844 <__errno>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	230c      	movs	r3, #12
 8000dcc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000dce:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd2:	e009      	b.n	8000de8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dd4:	4b08      	ldr	r3, [pc, #32]	; (8000df8 <_sbrk+0x64>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dda:	4b07      	ldr	r3, [pc, #28]	; (8000df8 <_sbrk+0x64>)
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4413      	add	r3, r2
 8000de2:	4a05      	ldr	r2, [pc, #20]	; (8000df8 <_sbrk+0x64>)
 8000de4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000de6:	68fb      	ldr	r3, [r7, #12]
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3718      	adds	r7, #24
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	20020000 	.word	0x20020000
 8000df4:	00000400 	.word	0x00000400
 8000df8:	20000120 	.word	0x20000120
 8000dfc:	20014678 	.word	0x20014678

08000e00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e04:	4b08      	ldr	r3, [pc, #32]	; (8000e28 <SystemInit+0x28>)
 8000e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e0a:	4a07      	ldr	r2, [pc, #28]	; (8000e28 <SystemInit+0x28>)
 8000e0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e14:	4b04      	ldr	r3, [pc, #16]	; (8000e28 <SystemInit+0x28>)
 8000e16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e1a:	609a      	str	r2, [r3, #8]
#endif
}
 8000e1c:	bf00      	nop
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	e000ed00 	.word	0xe000ed00

08000e2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e64 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000e30:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000e32:	e003      	b.n	8000e3c <LoopCopyDataInit>

08000e34 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000e34:	4b0c      	ldr	r3, [pc, #48]	; (8000e68 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000e36:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000e38:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000e3a:	3104      	adds	r1, #4

08000e3c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000e3c:	480b      	ldr	r0, [pc, #44]	; (8000e6c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000e3e:	4b0c      	ldr	r3, [pc, #48]	; (8000e70 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000e40:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000e42:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000e44:	d3f6      	bcc.n	8000e34 <CopyDataInit>
  ldr  r2, =_sbss
 8000e46:	4a0b      	ldr	r2, [pc, #44]	; (8000e74 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000e48:	e002      	b.n	8000e50 <LoopFillZerobss>

08000e4a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000e4a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000e4c:	f842 3b04 	str.w	r3, [r2], #4

08000e50 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000e50:	4b09      	ldr	r3, [pc, #36]	; (8000e78 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000e52:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000e54:	d3f9      	bcc.n	8000e4a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e56:	f7ff ffd3 	bl	8000e00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e5a:	f007 fcf9 	bl	8008850 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e5e:	f7ff fbe7 	bl	8000630 <main>
  bx  lr    
 8000e62:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e64:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000e68:	08009508 	.word	0x08009508
  ldr  r0, =_sdata
 8000e6c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000e70:	200000f4 	.word	0x200000f4
  ldr  r2, =_sbss
 8000e74:	200000f4 	.word	0x200000f4
  ldr  r3, = _ebss
 8000e78:	20014678 	.word	0x20014678

08000e7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e7c:	e7fe      	b.n	8000e7c <ADC_IRQHandler>
	...

08000e80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e84:	4b0e      	ldr	r3, [pc, #56]	; (8000ec0 <HAL_Init+0x40>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a0d      	ldr	r2, [pc, #52]	; (8000ec0 <HAL_Init+0x40>)
 8000e8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e90:	4b0b      	ldr	r3, [pc, #44]	; (8000ec0 <HAL_Init+0x40>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a0a      	ldr	r2, [pc, #40]	; (8000ec0 <HAL_Init+0x40>)
 8000e96:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e9c:	4b08      	ldr	r3, [pc, #32]	; (8000ec0 <HAL_Init+0x40>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a07      	ldr	r2, [pc, #28]	; (8000ec0 <HAL_Init+0x40>)
 8000ea2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ea6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ea8:	2003      	movs	r0, #3
 8000eaa:	f000 f8fa 	bl	80010a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eae:	2000      	movs	r0, #0
 8000eb0:	f7ff feda 	bl	8000c68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eb4:	f7ff fe0c 	bl	8000ad0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	40023c00 	.word	0x40023c00

08000ec4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ec8:	4b06      	ldr	r3, [pc, #24]	; (8000ee4 <HAL_IncTick+0x20>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	461a      	mov	r2, r3
 8000ece:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <HAL_IncTick+0x24>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	4a04      	ldr	r2, [pc, #16]	; (8000ee8 <HAL_IncTick+0x24>)
 8000ed6:	6013      	str	r3, [r2, #0]
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	20000008 	.word	0x20000008
 8000ee8:	20014574 	.word	0x20014574

08000eec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef0:	4b03      	ldr	r3, [pc, #12]	; (8000f00 <HAL_GetTick+0x14>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	20014574 	.word	0x20014574

08000f04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f0c:	f7ff ffee 	bl	8000eec <HAL_GetTick>
 8000f10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f1c:	d005      	beq.n	8000f2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f1e:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <HAL_Delay+0x40>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	461a      	mov	r2, r3
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	4413      	add	r3, r2
 8000f28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f2a:	bf00      	nop
 8000f2c:	f7ff ffde 	bl	8000eec <HAL_GetTick>
 8000f30:	4602      	mov	r2, r0
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	68fa      	ldr	r2, [r7, #12]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	d8f7      	bhi.n	8000f2c <HAL_Delay+0x28>
  {
  }
}
 8000f3c:	bf00      	nop
 8000f3e:	3710      	adds	r7, #16
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20000008 	.word	0x20000008

08000f48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	f003 0307 	and.w	r3, r3, #7
 8000f56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f58:	4b0c      	ldr	r3, [pc, #48]	; (8000f8c <__NVIC_SetPriorityGrouping+0x44>)
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f5e:	68ba      	ldr	r2, [r7, #8]
 8000f60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f64:	4013      	ands	r3, r2
 8000f66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f7a:	4a04      	ldr	r2, [pc, #16]	; (8000f8c <__NVIC_SetPriorityGrouping+0x44>)
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	60d3      	str	r3, [r2, #12]
}
 8000f80:	bf00      	nop
 8000f82:	3714      	adds	r7, #20
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f94:	4b04      	ldr	r3, [pc, #16]	; (8000fa8 <__NVIC_GetPriorityGrouping+0x18>)
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	0a1b      	lsrs	r3, r3, #8
 8000f9a:	f003 0307 	and.w	r3, r3, #7
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	e000ed00 	.word	0xe000ed00

08000fac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	db0b      	blt.n	8000fd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	f003 021f 	and.w	r2, r3, #31
 8000fc4:	4907      	ldr	r1, [pc, #28]	; (8000fe4 <__NVIC_EnableIRQ+0x38>)
 8000fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fca:	095b      	lsrs	r3, r3, #5
 8000fcc:	2001      	movs	r0, #1
 8000fce:	fa00 f202 	lsl.w	r2, r0, r2
 8000fd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fd6:	bf00      	nop
 8000fd8:	370c      	adds	r7, #12
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000e100 	.word	0xe000e100

08000fe8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	6039      	str	r1, [r7, #0]
 8000ff2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	db0a      	blt.n	8001012 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	b2da      	uxtb	r2, r3
 8001000:	490c      	ldr	r1, [pc, #48]	; (8001034 <__NVIC_SetPriority+0x4c>)
 8001002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001006:	0112      	lsls	r2, r2, #4
 8001008:	b2d2      	uxtb	r2, r2
 800100a:	440b      	add	r3, r1
 800100c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001010:	e00a      	b.n	8001028 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	b2da      	uxtb	r2, r3
 8001016:	4908      	ldr	r1, [pc, #32]	; (8001038 <__NVIC_SetPriority+0x50>)
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	f003 030f 	and.w	r3, r3, #15
 800101e:	3b04      	subs	r3, #4
 8001020:	0112      	lsls	r2, r2, #4
 8001022:	b2d2      	uxtb	r2, r2
 8001024:	440b      	add	r3, r1
 8001026:	761a      	strb	r2, [r3, #24]
}
 8001028:	bf00      	nop
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr
 8001034:	e000e100 	.word	0xe000e100
 8001038:	e000ed00 	.word	0xe000ed00

0800103c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800103c:	b480      	push	{r7}
 800103e:	b089      	sub	sp, #36	; 0x24
 8001040:	af00      	add	r7, sp, #0
 8001042:	60f8      	str	r0, [r7, #12]
 8001044:	60b9      	str	r1, [r7, #8]
 8001046:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	f003 0307 	and.w	r3, r3, #7
 800104e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	f1c3 0307 	rsb	r3, r3, #7
 8001056:	2b04      	cmp	r3, #4
 8001058:	bf28      	it	cs
 800105a:	2304      	movcs	r3, #4
 800105c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	3304      	adds	r3, #4
 8001062:	2b06      	cmp	r3, #6
 8001064:	d902      	bls.n	800106c <NVIC_EncodePriority+0x30>
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	3b03      	subs	r3, #3
 800106a:	e000      	b.n	800106e <NVIC_EncodePriority+0x32>
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001070:	f04f 32ff 	mov.w	r2, #4294967295
 8001074:	69bb      	ldr	r3, [r7, #24]
 8001076:	fa02 f303 	lsl.w	r3, r2, r3
 800107a:	43da      	mvns	r2, r3
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	401a      	ands	r2, r3
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001084:	f04f 31ff 	mov.w	r1, #4294967295
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	fa01 f303 	lsl.w	r3, r1, r3
 800108e:	43d9      	mvns	r1, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001094:	4313      	orrs	r3, r2
         );
}
 8001096:	4618      	mov	r0, r3
 8001098:	3724      	adds	r7, #36	; 0x24
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr

080010a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b082      	sub	sp, #8
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f7ff ff4c 	bl	8000f48 <__NVIC_SetPriorityGrouping>
}
 80010b0:	bf00      	nop
 80010b2:	3708      	adds	r7, #8
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b086      	sub	sp, #24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	60b9      	str	r1, [r7, #8]
 80010c2:	607a      	str	r2, [r7, #4]
 80010c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010ca:	f7ff ff61 	bl	8000f90 <__NVIC_GetPriorityGrouping>
 80010ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	68b9      	ldr	r1, [r7, #8]
 80010d4:	6978      	ldr	r0, [r7, #20]
 80010d6:	f7ff ffb1 	bl	800103c <NVIC_EncodePriority>
 80010da:	4602      	mov	r2, r0
 80010dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010e0:	4611      	mov	r1, r2
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff ff80 	bl	8000fe8 <__NVIC_SetPriority>
}
 80010e8:	bf00      	nop
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff ff54 	bl	8000fac <__NVIC_EnableIRQ>
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800111a:	b2db      	uxtb	r3, r3
 800111c:	2b02      	cmp	r3, #2
 800111e:	d004      	beq.n	800112a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2280      	movs	r2, #128	; 0x80
 8001124:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
 8001128:	e00c      	b.n	8001144 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2205      	movs	r2, #5
 800112e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f022 0201 	bic.w	r2, r2, #1
 8001140:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001142:	2300      	movs	r3, #0
}
 8001144:	4618      	mov	r0, r3
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001150:	b480      	push	{r7}
 8001152:	b089      	sub	sp, #36	; 0x24
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800115a:	2300      	movs	r3, #0
 800115c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800115e:	2300      	movs	r3, #0
 8001160:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001162:	2300      	movs	r3, #0
 8001164:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001166:	2300      	movs	r3, #0
 8001168:	61fb      	str	r3, [r7, #28]
 800116a:	e16b      	b.n	8001444 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800116c:	2201      	movs	r2, #1
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	697a      	ldr	r2, [r7, #20]
 800117c:	4013      	ands	r3, r2
 800117e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001180:	693a      	ldr	r2, [r7, #16]
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	429a      	cmp	r2, r3
 8001186:	f040 815a 	bne.w	800143e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d00b      	beq.n	80011aa <HAL_GPIO_Init+0x5a>
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b02      	cmp	r3, #2
 8001198:	d007      	beq.n	80011aa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800119e:	2b11      	cmp	r3, #17
 80011a0:	d003      	beq.n	80011aa <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2b12      	cmp	r3, #18
 80011a8:	d130      	bne.n	800120c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	2203      	movs	r2, #3
 80011b6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ba:	43db      	mvns	r3, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4013      	ands	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	68da      	ldr	r2, [r3, #12]
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011e0:	2201      	movs	r2, #1
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	43db      	mvns	r3, r3
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	4013      	ands	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	091b      	lsrs	r3, r3, #4
 80011f6:	f003 0201 	and.w	r2, r3, #1
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	4313      	orrs	r3, r2
 8001204:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	2203      	movs	r2, #3
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	43db      	mvns	r3, r3
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	4013      	ands	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	689a      	ldr	r2, [r3, #8]
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	fa02 f303 	lsl.w	r3, r2, r3
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	4313      	orrs	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	2b02      	cmp	r3, #2
 8001242:	d003      	beq.n	800124c <HAL_GPIO_Init+0xfc>
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	2b12      	cmp	r3, #18
 800124a:	d123      	bne.n	8001294 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	08da      	lsrs	r2, r3, #3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3208      	adds	r2, #8
 8001254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001258:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	f003 0307 	and.w	r3, r3, #7
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	220f      	movs	r2, #15
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	43db      	mvns	r3, r3
 800126a:	69ba      	ldr	r2, [r7, #24]
 800126c:	4013      	ands	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	691a      	ldr	r2, [r3, #16]
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	4313      	orrs	r3, r2
 8001284:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	08da      	lsrs	r2, r3, #3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	3208      	adds	r2, #8
 800128e:	69b9      	ldr	r1, [r7, #24]
 8001290:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	2203      	movs	r2, #3
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f003 0203 	and.w	r2, r3, #3
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4313      	orrs	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	f000 80b4 	beq.w	800143e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]
 80012da:	4b5f      	ldr	r3, [pc, #380]	; (8001458 <HAL_GPIO_Init+0x308>)
 80012dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012de:	4a5e      	ldr	r2, [pc, #376]	; (8001458 <HAL_GPIO_Init+0x308>)
 80012e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012e4:	6453      	str	r3, [r2, #68]	; 0x44
 80012e6:	4b5c      	ldr	r3, [pc, #368]	; (8001458 <HAL_GPIO_Init+0x308>)
 80012e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012f2:	4a5a      	ldr	r2, [pc, #360]	; (800145c <HAL_GPIO_Init+0x30c>)
 80012f4:	69fb      	ldr	r3, [r7, #28]
 80012f6:	089b      	lsrs	r3, r3, #2
 80012f8:	3302      	adds	r3, #2
 80012fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	f003 0303 	and.w	r3, r3, #3
 8001306:	009b      	lsls	r3, r3, #2
 8001308:	220f      	movs	r2, #15
 800130a:	fa02 f303 	lsl.w	r3, r2, r3
 800130e:	43db      	mvns	r3, r3
 8001310:	69ba      	ldr	r2, [r7, #24]
 8001312:	4013      	ands	r3, r2
 8001314:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a51      	ldr	r2, [pc, #324]	; (8001460 <HAL_GPIO_Init+0x310>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d02b      	beq.n	8001376 <HAL_GPIO_Init+0x226>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a50      	ldr	r2, [pc, #320]	; (8001464 <HAL_GPIO_Init+0x314>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d025      	beq.n	8001372 <HAL_GPIO_Init+0x222>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a4f      	ldr	r2, [pc, #316]	; (8001468 <HAL_GPIO_Init+0x318>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d01f      	beq.n	800136e <HAL_GPIO_Init+0x21e>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a4e      	ldr	r2, [pc, #312]	; (800146c <HAL_GPIO_Init+0x31c>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d019      	beq.n	800136a <HAL_GPIO_Init+0x21a>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a4d      	ldr	r2, [pc, #308]	; (8001470 <HAL_GPIO_Init+0x320>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d013      	beq.n	8001366 <HAL_GPIO_Init+0x216>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a4c      	ldr	r2, [pc, #304]	; (8001474 <HAL_GPIO_Init+0x324>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d00d      	beq.n	8001362 <HAL_GPIO_Init+0x212>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4a4b      	ldr	r2, [pc, #300]	; (8001478 <HAL_GPIO_Init+0x328>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d007      	beq.n	800135e <HAL_GPIO_Init+0x20e>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a4a      	ldr	r2, [pc, #296]	; (800147c <HAL_GPIO_Init+0x32c>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d101      	bne.n	800135a <HAL_GPIO_Init+0x20a>
 8001356:	2307      	movs	r3, #7
 8001358:	e00e      	b.n	8001378 <HAL_GPIO_Init+0x228>
 800135a:	2308      	movs	r3, #8
 800135c:	e00c      	b.n	8001378 <HAL_GPIO_Init+0x228>
 800135e:	2306      	movs	r3, #6
 8001360:	e00a      	b.n	8001378 <HAL_GPIO_Init+0x228>
 8001362:	2305      	movs	r3, #5
 8001364:	e008      	b.n	8001378 <HAL_GPIO_Init+0x228>
 8001366:	2304      	movs	r3, #4
 8001368:	e006      	b.n	8001378 <HAL_GPIO_Init+0x228>
 800136a:	2303      	movs	r3, #3
 800136c:	e004      	b.n	8001378 <HAL_GPIO_Init+0x228>
 800136e:	2302      	movs	r3, #2
 8001370:	e002      	b.n	8001378 <HAL_GPIO_Init+0x228>
 8001372:	2301      	movs	r3, #1
 8001374:	e000      	b.n	8001378 <HAL_GPIO_Init+0x228>
 8001376:	2300      	movs	r3, #0
 8001378:	69fa      	ldr	r2, [r7, #28]
 800137a:	f002 0203 	and.w	r2, r2, #3
 800137e:	0092      	lsls	r2, r2, #2
 8001380:	4093      	lsls	r3, r2
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	4313      	orrs	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001388:	4934      	ldr	r1, [pc, #208]	; (800145c <HAL_GPIO_Init+0x30c>)
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	089b      	lsrs	r3, r3, #2
 800138e:	3302      	adds	r3, #2
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001396:	4b3a      	ldr	r3, [pc, #232]	; (8001480 <HAL_GPIO_Init+0x330>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	43db      	mvns	r3, r3
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	4013      	ands	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d003      	beq.n	80013ba <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	4313      	orrs	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013ba:	4a31      	ldr	r2, [pc, #196]	; (8001480 <HAL_GPIO_Init+0x330>)
 80013bc:	69bb      	ldr	r3, [r7, #24]
 80013be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80013c0:	4b2f      	ldr	r3, [pc, #188]	; (8001480 <HAL_GPIO_Init+0x330>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	43db      	mvns	r3, r3
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	4013      	ands	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d003      	beq.n	80013e4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013e4:	4a26      	ldr	r2, [pc, #152]	; (8001480 <HAL_GPIO_Init+0x330>)
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013ea:	4b25      	ldr	r3, [pc, #148]	; (8001480 <HAL_GPIO_Init+0x330>)
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	43db      	mvns	r3, r3
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	4013      	ands	r3, r2
 80013f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001402:	2b00      	cmp	r3, #0
 8001404:	d003      	beq.n	800140e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	4313      	orrs	r3, r2
 800140c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800140e:	4a1c      	ldr	r2, [pc, #112]	; (8001480 <HAL_GPIO_Init+0x330>)
 8001410:	69bb      	ldr	r3, [r7, #24]
 8001412:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001414:	4b1a      	ldr	r3, [pc, #104]	; (8001480 <HAL_GPIO_Init+0x330>)
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	43db      	mvns	r3, r3
 800141e:	69ba      	ldr	r2, [r7, #24]
 8001420:	4013      	ands	r3, r2
 8001422:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800142c:	2b00      	cmp	r3, #0
 800142e:	d003      	beq.n	8001438 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	693b      	ldr	r3, [r7, #16]
 8001434:	4313      	orrs	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001438:	4a11      	ldr	r2, [pc, #68]	; (8001480 <HAL_GPIO_Init+0x330>)
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	3301      	adds	r3, #1
 8001442:	61fb      	str	r3, [r7, #28]
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	2b0f      	cmp	r3, #15
 8001448:	f67f ae90 	bls.w	800116c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800144c:	bf00      	nop
 800144e:	3724      	adds	r7, #36	; 0x24
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	40023800 	.word	0x40023800
 800145c:	40013800 	.word	0x40013800
 8001460:	40020000 	.word	0x40020000
 8001464:	40020400 	.word	0x40020400
 8001468:	40020800 	.word	0x40020800
 800146c:	40020c00 	.word	0x40020c00
 8001470:	40021000 	.word	0x40021000
 8001474:	40021400 	.word	0x40021400
 8001478:	40021800 	.word	0x40021800
 800147c:	40021c00 	.word	0x40021c00
 8001480:	40013c00 	.word	0x40013c00

08001484 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	460b      	mov	r3, r1
 800148e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001490:	4b09      	ldr	r3, [pc, #36]	; (80014b8 <HAL_PWR_EnterSLEEPMode+0x34>)
 8001492:	691b      	ldr	r3, [r3, #16]
 8001494:	4a08      	ldr	r2, [pc, #32]	; (80014b8 <HAL_PWR_EnterSLEEPMode+0x34>)
 8001496:	f023 0304 	bic.w	r3, r3, #4
 800149a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800149c:	78fb      	ldrb	r3, [r7, #3]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d101      	bne.n	80014a6 <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 80014a2:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80014a4:	e002      	b.n	80014ac <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80014a6:	bf40      	sev
    __WFE();
 80014a8:	bf20      	wfe
    __WFE();
 80014aa:	bf20      	wfe
}
 80014ac:	bf00      	nop
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	e000ed00 	.word	0xe000ed00

080014bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d101      	bne.n	80014ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e25b      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0301 	and.w	r3, r3, #1
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d075      	beq.n	80015c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014da:	4ba3      	ldr	r3, [pc, #652]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	f003 030c 	and.w	r3, r3, #12
 80014e2:	2b04      	cmp	r3, #4
 80014e4:	d00c      	beq.n	8001500 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014e6:	4ba0      	ldr	r3, [pc, #640]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80014ee:	2b08      	cmp	r3, #8
 80014f0:	d112      	bne.n	8001518 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014f2:	4b9d      	ldr	r3, [pc, #628]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80014fe:	d10b      	bne.n	8001518 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001500:	4b99      	ldr	r3, [pc, #612]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001508:	2b00      	cmp	r3, #0
 800150a:	d05b      	beq.n	80015c4 <HAL_RCC_OscConfig+0x108>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d157      	bne.n	80015c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e236      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001520:	d106      	bne.n	8001530 <HAL_RCC_OscConfig+0x74>
 8001522:	4b91      	ldr	r3, [pc, #580]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a90      	ldr	r2, [pc, #576]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001528:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800152c:	6013      	str	r3, [r2, #0]
 800152e:	e01d      	b.n	800156c <HAL_RCC_OscConfig+0xb0>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001538:	d10c      	bne.n	8001554 <HAL_RCC_OscConfig+0x98>
 800153a:	4b8b      	ldr	r3, [pc, #556]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a8a      	ldr	r2, [pc, #552]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001540:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001544:	6013      	str	r3, [r2, #0]
 8001546:	4b88      	ldr	r3, [pc, #544]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a87      	ldr	r2, [pc, #540]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 800154c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001550:	6013      	str	r3, [r2, #0]
 8001552:	e00b      	b.n	800156c <HAL_RCC_OscConfig+0xb0>
 8001554:	4b84      	ldr	r3, [pc, #528]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a83      	ldr	r2, [pc, #524]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 800155a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800155e:	6013      	str	r3, [r2, #0]
 8001560:	4b81      	ldr	r3, [pc, #516]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a80      	ldr	r2, [pc, #512]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001566:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800156a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d013      	beq.n	800159c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001574:	f7ff fcba 	bl	8000eec <HAL_GetTick>
 8001578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800157a:	e008      	b.n	800158e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800157c:	f7ff fcb6 	bl	8000eec <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b64      	cmp	r3, #100	; 0x64
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e1fb      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800158e:	4b76      	ldr	r3, [pc, #472]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d0f0      	beq.n	800157c <HAL_RCC_OscConfig+0xc0>
 800159a:	e014      	b.n	80015c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800159c:	f7ff fca6 	bl	8000eec <HAL_GetTick>
 80015a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015a2:	e008      	b.n	80015b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015a4:	f7ff fca2 	bl	8000eec <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	2b64      	cmp	r3, #100	; 0x64
 80015b0:	d901      	bls.n	80015b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015b2:	2303      	movs	r3, #3
 80015b4:	e1e7      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015b6:	4b6c      	ldr	r3, [pc, #432]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d1f0      	bne.n	80015a4 <HAL_RCC_OscConfig+0xe8>
 80015c2:	e000      	b.n	80015c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d063      	beq.n	800169a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015d2:	4b65      	ldr	r3, [pc, #404]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	f003 030c 	and.w	r3, r3, #12
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d00b      	beq.n	80015f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015de:	4b62      	ldr	r3, [pc, #392]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80015e6:	2b08      	cmp	r3, #8
 80015e8:	d11c      	bne.n	8001624 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015ea:	4b5f      	ldr	r3, [pc, #380]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d116      	bne.n	8001624 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015f6:	4b5c      	ldr	r3, [pc, #368]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f003 0302 	and.w	r3, r3, #2
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d005      	beq.n	800160e <HAL_RCC_OscConfig+0x152>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	68db      	ldr	r3, [r3, #12]
 8001606:	2b01      	cmp	r3, #1
 8001608:	d001      	beq.n	800160e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e1bb      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800160e:	4b56      	ldr	r3, [pc, #344]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	691b      	ldr	r3, [r3, #16]
 800161a:	00db      	lsls	r3, r3, #3
 800161c:	4952      	ldr	r1, [pc, #328]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 800161e:	4313      	orrs	r3, r2
 8001620:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001622:	e03a      	b.n	800169a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d020      	beq.n	800166e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800162c:	4b4f      	ldr	r3, [pc, #316]	; (800176c <HAL_RCC_OscConfig+0x2b0>)
 800162e:	2201      	movs	r2, #1
 8001630:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001632:	f7ff fc5b 	bl	8000eec <HAL_GetTick>
 8001636:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001638:	e008      	b.n	800164c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800163a:	f7ff fc57 	bl	8000eec <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d901      	bls.n	800164c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e19c      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800164c:	4b46      	ldr	r3, [pc, #280]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 0302 	and.w	r3, r3, #2
 8001654:	2b00      	cmp	r3, #0
 8001656:	d0f0      	beq.n	800163a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001658:	4b43      	ldr	r3, [pc, #268]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	691b      	ldr	r3, [r3, #16]
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	4940      	ldr	r1, [pc, #256]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001668:	4313      	orrs	r3, r2
 800166a:	600b      	str	r3, [r1, #0]
 800166c:	e015      	b.n	800169a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800166e:	4b3f      	ldr	r3, [pc, #252]	; (800176c <HAL_RCC_OscConfig+0x2b0>)
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001674:	f7ff fc3a 	bl	8000eec <HAL_GetTick>
 8001678:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800167a:	e008      	b.n	800168e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800167c:	f7ff fc36 	bl	8000eec <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b02      	cmp	r3, #2
 8001688:	d901      	bls.n	800168e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e17b      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800168e:	4b36      	ldr	r3, [pc, #216]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f003 0302 	and.w	r3, r3, #2
 8001696:	2b00      	cmp	r3, #0
 8001698:	d1f0      	bne.n	800167c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0308 	and.w	r3, r3, #8
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d030      	beq.n	8001708 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	695b      	ldr	r3, [r3, #20]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d016      	beq.n	80016dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016ae:	4b30      	ldr	r3, [pc, #192]	; (8001770 <HAL_RCC_OscConfig+0x2b4>)
 80016b0:	2201      	movs	r2, #1
 80016b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016b4:	f7ff fc1a 	bl	8000eec <HAL_GetTick>
 80016b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ba:	e008      	b.n	80016ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016bc:	f7ff fc16 	bl	8000eec <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e15b      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ce:	4b26      	ldr	r3, [pc, #152]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 80016d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d0f0      	beq.n	80016bc <HAL_RCC_OscConfig+0x200>
 80016da:	e015      	b.n	8001708 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016dc:	4b24      	ldr	r3, [pc, #144]	; (8001770 <HAL_RCC_OscConfig+0x2b4>)
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016e2:	f7ff fc03 	bl	8000eec <HAL_GetTick>
 80016e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016e8:	e008      	b.n	80016fc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016ea:	f7ff fbff 	bl	8000eec <HAL_GetTick>
 80016ee:	4602      	mov	r2, r0
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d901      	bls.n	80016fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	e144      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016fc:	4b1a      	ldr	r3, [pc, #104]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 80016fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001700:	f003 0302 	and.w	r3, r3, #2
 8001704:	2b00      	cmp	r3, #0
 8001706:	d1f0      	bne.n	80016ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0304 	and.w	r3, r3, #4
 8001710:	2b00      	cmp	r3, #0
 8001712:	f000 80a0 	beq.w	8001856 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001716:	2300      	movs	r3, #0
 8001718:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800171a:	4b13      	ldr	r3, [pc, #76]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 800171c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d10f      	bne.n	8001746 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	60bb      	str	r3, [r7, #8]
 800172a:	4b0f      	ldr	r3, [pc, #60]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 800172c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172e:	4a0e      	ldr	r2, [pc, #56]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001730:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001734:	6413      	str	r3, [r2, #64]	; 0x40
 8001736:	4b0c      	ldr	r3, [pc, #48]	; (8001768 <HAL_RCC_OscConfig+0x2ac>)
 8001738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001742:	2301      	movs	r3, #1
 8001744:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001746:	4b0b      	ldr	r3, [pc, #44]	; (8001774 <HAL_RCC_OscConfig+0x2b8>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800174e:	2b00      	cmp	r3, #0
 8001750:	d121      	bne.n	8001796 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001752:	4b08      	ldr	r3, [pc, #32]	; (8001774 <HAL_RCC_OscConfig+0x2b8>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a07      	ldr	r2, [pc, #28]	; (8001774 <HAL_RCC_OscConfig+0x2b8>)
 8001758:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800175c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800175e:	f7ff fbc5 	bl	8000eec <HAL_GetTick>
 8001762:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001764:	e011      	b.n	800178a <HAL_RCC_OscConfig+0x2ce>
 8001766:	bf00      	nop
 8001768:	40023800 	.word	0x40023800
 800176c:	42470000 	.word	0x42470000
 8001770:	42470e80 	.word	0x42470e80
 8001774:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001778:	f7ff fbb8 	bl	8000eec <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b02      	cmp	r3, #2
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e0fd      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800178a:	4b81      	ldr	r3, [pc, #516]	; (8001990 <HAL_RCC_OscConfig+0x4d4>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001792:	2b00      	cmp	r3, #0
 8001794:	d0f0      	beq.n	8001778 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d106      	bne.n	80017ac <HAL_RCC_OscConfig+0x2f0>
 800179e:	4b7d      	ldr	r3, [pc, #500]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 80017a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017a2:	4a7c      	ldr	r2, [pc, #496]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6713      	str	r3, [r2, #112]	; 0x70
 80017aa:	e01c      	b.n	80017e6 <HAL_RCC_OscConfig+0x32a>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	2b05      	cmp	r3, #5
 80017b2:	d10c      	bne.n	80017ce <HAL_RCC_OscConfig+0x312>
 80017b4:	4b77      	ldr	r3, [pc, #476]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 80017b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017b8:	4a76      	ldr	r2, [pc, #472]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 80017ba:	f043 0304 	orr.w	r3, r3, #4
 80017be:	6713      	str	r3, [r2, #112]	; 0x70
 80017c0:	4b74      	ldr	r3, [pc, #464]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 80017c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017c4:	4a73      	ldr	r2, [pc, #460]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 80017c6:	f043 0301 	orr.w	r3, r3, #1
 80017ca:	6713      	str	r3, [r2, #112]	; 0x70
 80017cc:	e00b      	b.n	80017e6 <HAL_RCC_OscConfig+0x32a>
 80017ce:	4b71      	ldr	r3, [pc, #452]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 80017d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017d2:	4a70      	ldr	r2, [pc, #448]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 80017d4:	f023 0301 	bic.w	r3, r3, #1
 80017d8:	6713      	str	r3, [r2, #112]	; 0x70
 80017da:	4b6e      	ldr	r3, [pc, #440]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 80017dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017de:	4a6d      	ldr	r2, [pc, #436]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 80017e0:	f023 0304 	bic.w	r3, r3, #4
 80017e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d015      	beq.n	800181a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017ee:	f7ff fb7d 	bl	8000eec <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f4:	e00a      	b.n	800180c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017f6:	f7ff fb79 	bl	8000eec <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	f241 3288 	movw	r2, #5000	; 0x1388
 8001804:	4293      	cmp	r3, r2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e0bc      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800180c:	4b61      	ldr	r3, [pc, #388]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 800180e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0ee      	beq.n	80017f6 <HAL_RCC_OscConfig+0x33a>
 8001818:	e014      	b.n	8001844 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800181a:	f7ff fb67 	bl	8000eec <HAL_GetTick>
 800181e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001820:	e00a      	b.n	8001838 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001822:	f7ff fb63 	bl	8000eec <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001830:	4293      	cmp	r3, r2
 8001832:	d901      	bls.n	8001838 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001834:	2303      	movs	r3, #3
 8001836:	e0a6      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001838:	4b56      	ldr	r3, [pc, #344]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 800183a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800183c:	f003 0302 	and.w	r3, r3, #2
 8001840:	2b00      	cmp	r3, #0
 8001842:	d1ee      	bne.n	8001822 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001844:	7dfb      	ldrb	r3, [r7, #23]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d105      	bne.n	8001856 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800184a:	4b52      	ldr	r3, [pc, #328]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	4a51      	ldr	r2, [pc, #324]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 8001850:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001854:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	699b      	ldr	r3, [r3, #24]
 800185a:	2b00      	cmp	r3, #0
 800185c:	f000 8092 	beq.w	8001984 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001860:	4b4c      	ldr	r3, [pc, #304]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f003 030c 	and.w	r3, r3, #12
 8001868:	2b08      	cmp	r3, #8
 800186a:	d05c      	beq.n	8001926 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	2b02      	cmp	r3, #2
 8001872:	d141      	bne.n	80018f8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001874:	4b48      	ldr	r3, [pc, #288]	; (8001998 <HAL_RCC_OscConfig+0x4dc>)
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187a:	f7ff fb37 	bl	8000eec <HAL_GetTick>
 800187e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001880:	e008      	b.n	8001894 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001882:	f7ff fb33 	bl	8000eec <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e078      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001894:	4b3f      	ldr	r3, [pc, #252]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d1f0      	bne.n	8001882 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	69da      	ldr	r2, [r3, #28]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a1b      	ldr	r3, [r3, #32]
 80018a8:	431a      	orrs	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ae:	019b      	lsls	r3, r3, #6
 80018b0:	431a      	orrs	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b6:	085b      	lsrs	r3, r3, #1
 80018b8:	3b01      	subs	r3, #1
 80018ba:	041b      	lsls	r3, r3, #16
 80018bc:	431a      	orrs	r2, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c2:	061b      	lsls	r3, r3, #24
 80018c4:	4933      	ldr	r1, [pc, #204]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 80018c6:	4313      	orrs	r3, r2
 80018c8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018ca:	4b33      	ldr	r3, [pc, #204]	; (8001998 <HAL_RCC_OscConfig+0x4dc>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d0:	f7ff fb0c 	bl	8000eec <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018d6:	e008      	b.n	80018ea <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018d8:	f7ff fb08 	bl	8000eec <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e04d      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018ea:	4b2a      	ldr	r3, [pc, #168]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d0f0      	beq.n	80018d8 <HAL_RCC_OscConfig+0x41c>
 80018f6:	e045      	b.n	8001984 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018f8:	4b27      	ldr	r3, [pc, #156]	; (8001998 <HAL_RCC_OscConfig+0x4dc>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fe:	f7ff faf5 	bl	8000eec <HAL_GetTick>
 8001902:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001904:	e008      	b.n	8001918 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001906:	f7ff faf1 	bl	8000eec <HAL_GetTick>
 800190a:	4602      	mov	r2, r0
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	2b02      	cmp	r3, #2
 8001912:	d901      	bls.n	8001918 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001914:	2303      	movs	r3, #3
 8001916:	e036      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001918:	4b1e      	ldr	r3, [pc, #120]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001920:	2b00      	cmp	r3, #0
 8001922:	d1f0      	bne.n	8001906 <HAL_RCC_OscConfig+0x44a>
 8001924:	e02e      	b.n	8001984 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	699b      	ldr	r3, [r3, #24]
 800192a:	2b01      	cmp	r3, #1
 800192c:	d101      	bne.n	8001932 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e029      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001932:	4b18      	ldr	r3, [pc, #96]	; (8001994 <HAL_RCC_OscConfig+0x4d8>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	429a      	cmp	r2, r3
 8001944:	d11c      	bne.n	8001980 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001950:	429a      	cmp	r2, r3
 8001952:	d115      	bne.n	8001980 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001954:	68fa      	ldr	r2, [r7, #12]
 8001956:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800195a:	4013      	ands	r3, r2
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001960:	4293      	cmp	r3, r2
 8001962:	d10d      	bne.n	8001980 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800196e:	429a      	cmp	r2, r3
 8001970:	d106      	bne.n	8001980 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800197c:	429a      	cmp	r2, r3
 800197e:	d001      	beq.n	8001984 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e000      	b.n	8001986 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001984:	2300      	movs	r3, #0
}
 8001986:	4618      	mov	r0, r3
 8001988:	3718      	adds	r7, #24
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	40007000 	.word	0x40007000
 8001994:	40023800 	.word	0x40023800
 8001998:	42470060 	.word	0x42470060

0800199c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d101      	bne.n	80019b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e0cc      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019b0:	4b68      	ldr	r3, [pc, #416]	; (8001b54 <HAL_RCC_ClockConfig+0x1b8>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 030f 	and.w	r3, r3, #15
 80019b8:	683a      	ldr	r2, [r7, #0]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d90c      	bls.n	80019d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019be:	4b65      	ldr	r3, [pc, #404]	; (8001b54 <HAL_RCC_ClockConfig+0x1b8>)
 80019c0:	683a      	ldr	r2, [r7, #0]
 80019c2:	b2d2      	uxtb	r2, r2
 80019c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019c6:	4b63      	ldr	r3, [pc, #396]	; (8001b54 <HAL_RCC_ClockConfig+0x1b8>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 030f 	and.w	r3, r3, #15
 80019ce:	683a      	ldr	r2, [r7, #0]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d001      	beq.n	80019d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e0b8      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0302 	and.w	r3, r3, #2
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d020      	beq.n	8001a26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0304 	and.w	r3, r3, #4
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d005      	beq.n	80019fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019f0:	4b59      	ldr	r3, [pc, #356]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	4a58      	ldr	r2, [pc, #352]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 80019f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80019fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0308 	and.w	r3, r3, #8
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d005      	beq.n	8001a14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a08:	4b53      	ldr	r3, [pc, #332]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	4a52      	ldr	r2, [pc, #328]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001a0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a14:	4b50      	ldr	r3, [pc, #320]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	494d      	ldr	r1, [pc, #308]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001a22:	4313      	orrs	r3, r2
 8001a24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d044      	beq.n	8001abc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d107      	bne.n	8001a4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a3a:	4b47      	ldr	r3, [pc, #284]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d119      	bne.n	8001a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e07f      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d003      	beq.n	8001a5a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a56:	2b03      	cmp	r3, #3
 8001a58:	d107      	bne.n	8001a6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a5a:	4b3f      	ldr	r3, [pc, #252]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d109      	bne.n	8001a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e06f      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a6a:	4b3b      	ldr	r3, [pc, #236]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d101      	bne.n	8001a7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	e067      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a7a:	4b37      	ldr	r3, [pc, #220]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f023 0203 	bic.w	r2, r3, #3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	4934      	ldr	r1, [pc, #208]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a8c:	f7ff fa2e 	bl	8000eec <HAL_GetTick>
 8001a90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a92:	e00a      	b.n	8001aaa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a94:	f7ff fa2a 	bl	8000eec <HAL_GetTick>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	1ad3      	subs	r3, r2, r3
 8001a9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e04f      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aaa:	4b2b      	ldr	r3, [pc, #172]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	f003 020c 	and.w	r2, r3, #12
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d1eb      	bne.n	8001a94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001abc:	4b25      	ldr	r3, [pc, #148]	; (8001b54 <HAL_RCC_ClockConfig+0x1b8>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f003 030f 	and.w	r3, r3, #15
 8001ac4:	683a      	ldr	r2, [r7, #0]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d20c      	bcs.n	8001ae4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aca:	4b22      	ldr	r3, [pc, #136]	; (8001b54 <HAL_RCC_ClockConfig+0x1b8>)
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	b2d2      	uxtb	r2, r2
 8001ad0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ad2:	4b20      	ldr	r3, [pc, #128]	; (8001b54 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 030f 	and.w	r3, r3, #15
 8001ada:	683a      	ldr	r2, [r7, #0]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d001      	beq.n	8001ae4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e032      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0304 	and.w	r3, r3, #4
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d008      	beq.n	8001b02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001af0:	4b19      	ldr	r3, [pc, #100]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	4916      	ldr	r1, [pc, #88]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001afe:	4313      	orrs	r3, r2
 8001b00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0308 	and.w	r3, r3, #8
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d009      	beq.n	8001b22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b0e:	4b12      	ldr	r3, [pc, #72]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	691b      	ldr	r3, [r3, #16]
 8001b1a:	00db      	lsls	r3, r3, #3
 8001b1c:	490e      	ldr	r1, [pc, #56]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b22:	f000 f821 	bl	8001b68 <HAL_RCC_GetSysClockFreq>
 8001b26:	4601      	mov	r1, r0
 8001b28:	4b0b      	ldr	r3, [pc, #44]	; (8001b58 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	091b      	lsrs	r3, r3, #4
 8001b2e:	f003 030f 	and.w	r3, r3, #15
 8001b32:	4a0a      	ldr	r2, [pc, #40]	; (8001b5c <HAL_RCC_ClockConfig+0x1c0>)
 8001b34:	5cd3      	ldrb	r3, [r2, r3]
 8001b36:	fa21 f303 	lsr.w	r3, r1, r3
 8001b3a:	4a09      	ldr	r2, [pc, #36]	; (8001b60 <HAL_RCC_ClockConfig+0x1c4>)
 8001b3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b3e:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <HAL_RCC_ClockConfig+0x1c8>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7ff f890 	bl	8000c68 <HAL_InitTick>

  return HAL_OK;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40023c00 	.word	0x40023c00
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	08009498 	.word	0x08009498
 8001b60:	20000000 	.word	0x20000000
 8001b64:	20000004 	.word	0x20000004

08001b68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	607b      	str	r3, [r7, #4]
 8001b72:	2300      	movs	r3, #0
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	2300      	movs	r3, #0
 8001b78:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b7e:	4b63      	ldr	r3, [pc, #396]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	f003 030c 	and.w	r3, r3, #12
 8001b86:	2b04      	cmp	r3, #4
 8001b88:	d007      	beq.n	8001b9a <HAL_RCC_GetSysClockFreq+0x32>
 8001b8a:	2b08      	cmp	r3, #8
 8001b8c:	d008      	beq.n	8001ba0 <HAL_RCC_GetSysClockFreq+0x38>
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	f040 80b4 	bne.w	8001cfc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b94:	4b5e      	ldr	r3, [pc, #376]	; (8001d10 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001b96:	60bb      	str	r3, [r7, #8]
       break;
 8001b98:	e0b3      	b.n	8001d02 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b9a:	4b5e      	ldr	r3, [pc, #376]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001b9c:	60bb      	str	r3, [r7, #8]
      break;
 8001b9e:	e0b0      	b.n	8001d02 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ba0:	4b5a      	ldr	r3, [pc, #360]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ba8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001baa:	4b58      	ldr	r3, [pc, #352]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d04a      	beq.n	8001c4c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bb6:	4b55      	ldr	r3, [pc, #340]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	099b      	lsrs	r3, r3, #6
 8001bbc:	f04f 0400 	mov.w	r4, #0
 8001bc0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001bc4:	f04f 0200 	mov.w	r2, #0
 8001bc8:	ea03 0501 	and.w	r5, r3, r1
 8001bcc:	ea04 0602 	and.w	r6, r4, r2
 8001bd0:	4629      	mov	r1, r5
 8001bd2:	4632      	mov	r2, r6
 8001bd4:	f04f 0300 	mov.w	r3, #0
 8001bd8:	f04f 0400 	mov.w	r4, #0
 8001bdc:	0154      	lsls	r4, r2, #5
 8001bde:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001be2:	014b      	lsls	r3, r1, #5
 8001be4:	4619      	mov	r1, r3
 8001be6:	4622      	mov	r2, r4
 8001be8:	1b49      	subs	r1, r1, r5
 8001bea:	eb62 0206 	sbc.w	r2, r2, r6
 8001bee:	f04f 0300 	mov.w	r3, #0
 8001bf2:	f04f 0400 	mov.w	r4, #0
 8001bf6:	0194      	lsls	r4, r2, #6
 8001bf8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001bfc:	018b      	lsls	r3, r1, #6
 8001bfe:	1a5b      	subs	r3, r3, r1
 8001c00:	eb64 0402 	sbc.w	r4, r4, r2
 8001c04:	f04f 0100 	mov.w	r1, #0
 8001c08:	f04f 0200 	mov.w	r2, #0
 8001c0c:	00e2      	lsls	r2, r4, #3
 8001c0e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001c12:	00d9      	lsls	r1, r3, #3
 8001c14:	460b      	mov	r3, r1
 8001c16:	4614      	mov	r4, r2
 8001c18:	195b      	adds	r3, r3, r5
 8001c1a:	eb44 0406 	adc.w	r4, r4, r6
 8001c1e:	f04f 0100 	mov.w	r1, #0
 8001c22:	f04f 0200 	mov.w	r2, #0
 8001c26:	0262      	lsls	r2, r4, #9
 8001c28:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001c2c:	0259      	lsls	r1, r3, #9
 8001c2e:	460b      	mov	r3, r1
 8001c30:	4614      	mov	r4, r2
 8001c32:	4618      	mov	r0, r3
 8001c34:	4621      	mov	r1, r4
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f04f 0400 	mov.w	r4, #0
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	4623      	mov	r3, r4
 8001c40:	f7fe fb76 	bl	8000330 <__aeabi_uldivmod>
 8001c44:	4603      	mov	r3, r0
 8001c46:	460c      	mov	r4, r1
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	e049      	b.n	8001ce0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c4c:	4b2f      	ldr	r3, [pc, #188]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	099b      	lsrs	r3, r3, #6
 8001c52:	f04f 0400 	mov.w	r4, #0
 8001c56:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001c5a:	f04f 0200 	mov.w	r2, #0
 8001c5e:	ea03 0501 	and.w	r5, r3, r1
 8001c62:	ea04 0602 	and.w	r6, r4, r2
 8001c66:	4629      	mov	r1, r5
 8001c68:	4632      	mov	r2, r6
 8001c6a:	f04f 0300 	mov.w	r3, #0
 8001c6e:	f04f 0400 	mov.w	r4, #0
 8001c72:	0154      	lsls	r4, r2, #5
 8001c74:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c78:	014b      	lsls	r3, r1, #5
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4622      	mov	r2, r4
 8001c7e:	1b49      	subs	r1, r1, r5
 8001c80:	eb62 0206 	sbc.w	r2, r2, r6
 8001c84:	f04f 0300 	mov.w	r3, #0
 8001c88:	f04f 0400 	mov.w	r4, #0
 8001c8c:	0194      	lsls	r4, r2, #6
 8001c8e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001c92:	018b      	lsls	r3, r1, #6
 8001c94:	1a5b      	subs	r3, r3, r1
 8001c96:	eb64 0402 	sbc.w	r4, r4, r2
 8001c9a:	f04f 0100 	mov.w	r1, #0
 8001c9e:	f04f 0200 	mov.w	r2, #0
 8001ca2:	00e2      	lsls	r2, r4, #3
 8001ca4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001ca8:	00d9      	lsls	r1, r3, #3
 8001caa:	460b      	mov	r3, r1
 8001cac:	4614      	mov	r4, r2
 8001cae:	195b      	adds	r3, r3, r5
 8001cb0:	eb44 0406 	adc.w	r4, r4, r6
 8001cb4:	f04f 0100 	mov.w	r1, #0
 8001cb8:	f04f 0200 	mov.w	r2, #0
 8001cbc:	02a2      	lsls	r2, r4, #10
 8001cbe:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001cc2:	0299      	lsls	r1, r3, #10
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	4614      	mov	r4, r2
 8001cc8:	4618      	mov	r0, r3
 8001cca:	4621      	mov	r1, r4
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f04f 0400 	mov.w	r4, #0
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	4623      	mov	r3, r4
 8001cd6:	f7fe fb2b 	bl	8000330 <__aeabi_uldivmod>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	460c      	mov	r4, r1
 8001cde:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ce0:	4b0a      	ldr	r3, [pc, #40]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	0c1b      	lsrs	r3, r3, #16
 8001ce6:	f003 0303 	and.w	r3, r3, #3
 8001cea:	3301      	adds	r3, #1
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf8:	60bb      	str	r3, [r7, #8]
      break;
 8001cfa:	e002      	b.n	8001d02 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cfc:	4b04      	ldr	r3, [pc, #16]	; (8001d10 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001cfe:	60bb      	str	r3, [r7, #8]
      break;
 8001d00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d02:	68bb      	ldr	r3, [r7, #8]
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3714      	adds	r7, #20
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	00f42400 	.word	0x00f42400
 8001d14:	007a1200 	.word	0x007a1200

08001d18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d1c:	4b03      	ldr	r3, [pc, #12]	; (8001d2c <HAL_RCC_GetHCLKFreq+0x14>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	20000000 	.word	0x20000000

08001d30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d34:	f7ff fff0 	bl	8001d18 <HAL_RCC_GetHCLKFreq>
 8001d38:	4601      	mov	r1, r0
 8001d3a:	4b05      	ldr	r3, [pc, #20]	; (8001d50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	0a9b      	lsrs	r3, r3, #10
 8001d40:	f003 0307 	and.w	r3, r3, #7
 8001d44:	4a03      	ldr	r2, [pc, #12]	; (8001d54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d46:	5cd3      	ldrb	r3, [r2, r3]
 8001d48:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	40023800 	.word	0x40023800
 8001d54:	080094a8 	.word	0x080094a8

08001d58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d5c:	f7ff ffdc 	bl	8001d18 <HAL_RCC_GetHCLKFreq>
 8001d60:	4601      	mov	r1, r0
 8001d62:	4b05      	ldr	r3, [pc, #20]	; (8001d78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	0b5b      	lsrs	r3, r3, #13
 8001d68:	f003 0307 	and.w	r3, r3, #7
 8001d6c:	4a03      	ldr	r2, [pc, #12]	; (8001d7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d6e:	5cd3      	ldrb	r3, [r2, r3]
 8001d70:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	080094a8 	.word	0x080094a8

08001d80 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	220f      	movs	r2, #15
 8001d8e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d90:	4b12      	ldr	r3, [pc, #72]	; (8001ddc <HAL_RCC_GetClockConfig+0x5c>)
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f003 0203 	and.w	r2, r3, #3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d9c:	4b0f      	ldr	r3, [pc, #60]	; (8001ddc <HAL_RCC_GetClockConfig+0x5c>)
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001da8:	4b0c      	ldr	r3, [pc, #48]	; (8001ddc <HAL_RCC_GetClockConfig+0x5c>)
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001db4:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <HAL_RCC_GetClockConfig+0x5c>)
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	08db      	lsrs	r3, r3, #3
 8001dba:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001dc2:	4b07      	ldr	r3, [pc, #28]	; (8001de0 <HAL_RCC_GetClockConfig+0x60>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 020f 	and.w	r2, r3, #15
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	601a      	str	r2, [r3, #0]
}
 8001dce:	bf00      	nop
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40023c00 	.word	0x40023c00

08001de4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001df0:	2300      	movs	r3, #0
 8001df2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d105      	bne.n	8001e0c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d035      	beq.n	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001e0c:	4b62      	ldr	r3, [pc, #392]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001e12:	f7ff f86b 	bl	8000eec <HAL_GetTick>
 8001e16:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e18:	e008      	b.n	8001e2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001e1a:	f7ff f867 	bl	8000eec <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e0b0      	b.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e2c:	4b5b      	ldr	r3, [pc, #364]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1f0      	bne.n	8001e1a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	019a      	lsls	r2, r3, #6
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	071b      	lsls	r3, r3, #28
 8001e44:	4955      	ldr	r1, [pc, #340]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e46:	4313      	orrs	r3, r2
 8001e48:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001e4c:	4b52      	ldr	r3, [pc, #328]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001e4e:	2201      	movs	r2, #1
 8001e50:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001e52:	f7ff f84b 	bl	8000eec <HAL_GetTick>
 8001e56:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001e58:	e008      	b.n	8001e6c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001e5a:	f7ff f847 	bl	8000eec <HAL_GetTick>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	697b      	ldr	r3, [r7, #20]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d901      	bls.n	8001e6c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001e68:	2303      	movs	r3, #3
 8001e6a:	e090      	b.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001e6c:	4b4b      	ldr	r3, [pc, #300]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d0f0      	beq.n	8001e5a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 0302 	and.w	r3, r3, #2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	f000 8083 	beq.w	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e86:	2300      	movs	r3, #0
 8001e88:	60fb      	str	r3, [r7, #12]
 8001e8a:	4b44      	ldr	r3, [pc, #272]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8e:	4a43      	ldr	r2, [pc, #268]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e94:	6413      	str	r3, [r2, #64]	; 0x40
 8001e96:	4b41      	ldr	r3, [pc, #260]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001ea2:	4b3f      	ldr	r3, [pc, #252]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a3e      	ldr	r2, [pc, #248]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001ea8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eac:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001eae:	f7ff f81d 	bl	8000eec <HAL_GetTick>
 8001eb2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001eb4:	e008      	b.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001eb6:	f7ff f819 	bl	8000eec <HAL_GetTick>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	1ad3      	subs	r3, r2, r3
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d901      	bls.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8001ec4:	2303      	movs	r3, #3
 8001ec6:	e062      	b.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001ec8:	4b35      	ldr	r3, [pc, #212]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d0f0      	beq.n	8001eb6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ed4:	4b31      	ldr	r3, [pc, #196]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ed6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ed8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001edc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d02f      	beq.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d028      	beq.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ef2:	4b2a      	ldr	r3, [pc, #168]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ef6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001efa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001efc:	4b29      	ldr	r3, [pc, #164]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001efe:	2201      	movs	r2, #1
 8001f00:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f02:	4b28      	ldr	r3, [pc, #160]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001f08:	4a24      	ldr	r2, [pc, #144]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001f0e:	4b23      	ldr	r3, [pc, #140]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d114      	bne.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001f1a:	f7fe ffe7 	bl	8000eec <HAL_GetTick>
 8001f1e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f20:	e00a      	b.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f22:	f7fe ffe3 	bl	8000eec <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d901      	bls.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8001f34:	2303      	movs	r3, #3
 8001f36:	e02a      	b.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f38:	4b18      	ldr	r3, [pc, #96]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f3c:	f003 0302 	and.w	r3, r3, #2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d0ee      	beq.n	8001f22 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001f50:	d10d      	bne.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8001f52:	4b12      	ldr	r3, [pc, #72]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001f62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f66:	490d      	ldr	r1, [pc, #52]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	608b      	str	r3, [r1, #8]
 8001f6c:	e005      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001f6e:	4b0b      	ldr	r3, [pc, #44]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	4a0a      	ldr	r2, [pc, #40]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f74:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001f78:	6093      	str	r3, [r2, #8]
 8001f7a:	4b08      	ldr	r3, [pc, #32]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f7c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f86:	4905      	ldr	r1, [pc, #20]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3718      	adds	r7, #24
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	42470068 	.word	0x42470068
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40007000 	.word	0x40007000
 8001fa4:	42470e40 	.word	0x42470e40

08001fa8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e083      	b.n	80020c2 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	7f5b      	ldrb	r3, [r3, #29]
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d105      	bne.n	8001fd0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f7fe fda8 	bl	8000b20 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2202      	movs	r2, #2
 8001fd4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	22ca      	movs	r2, #202	; 0xca
 8001fdc:	625a      	str	r2, [r3, #36]	; 0x24
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2253      	movs	r2, #83	; 0x53
 8001fe4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 f897 	bl	800211a <RTC_EnterInitMode>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d008      	beq.n	8002004 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	22ff      	movs	r2, #255	; 0xff
 8001ff8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2204      	movs	r2, #4
 8001ffe:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e05e      	b.n	80020c2 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	6812      	ldr	r2, [r2, #0]
 800200e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002012:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002016:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	6899      	ldr	r1, [r3, #8]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685a      	ldr	r2, [r3, #4]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	691b      	ldr	r3, [r3, #16]
 8002026:	431a      	orrs	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	695b      	ldr	r3, [r3, #20]
 800202c:	431a      	orrs	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	430a      	orrs	r2, r1
 8002034:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	68d2      	ldr	r2, [r2, #12]
 800203e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	6919      	ldr	r1, [r3, #16]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	041a      	lsls	r2, r3, #16
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	430a      	orrs	r2, r1
 8002052:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68da      	ldr	r2, [r3, #12]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002062:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	f003 0320 	and.w	r3, r3, #32
 800206e:	2b00      	cmp	r3, #0
 8002070:	d10e      	bne.n	8002090 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f829 	bl	80020ca <HAL_RTC_WaitForSynchro>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d008      	beq.n	8002090 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	22ff      	movs	r2, #255	; 0xff
 8002084:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2204      	movs	r2, #4
 800208a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e018      	b.n	80020c2 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800209e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	699a      	ldr	r2, [r3, #24]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	430a      	orrs	r2, r1
 80020b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	22ff      	movs	r2, #255	; 0xff
 80020b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2201      	movs	r2, #1
 80020be:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80020c0:	2300      	movs	r3, #0
  }
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b084      	sub	sp, #16
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	68da      	ldr	r2, [r3, #12]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80020e4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80020e6:	f7fe ff01 	bl	8000eec <HAL_GetTick>
 80020ea:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80020ec:	e009      	b.n	8002102 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80020ee:	f7fe fefd 	bl	8000eec <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80020fc:	d901      	bls.n	8002102 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e007      	b.n	8002112 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	f003 0320 	and.w	r3, r3, #32
 800210c:	2b00      	cmp	r3, #0
 800210e:	d0ee      	beq.n	80020ee <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b084      	sub	sp, #16
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002122:	2300      	movs	r3, #0
 8002124:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002130:	2b00      	cmp	r3, #0
 8002132:	d119      	bne.n	8002168 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f04f 32ff 	mov.w	r2, #4294967295
 800213c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800213e:	f7fe fed5 	bl	8000eec <HAL_GetTick>
 8002142:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8002144:	e009      	b.n	800215a <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002146:	f7fe fed1 	bl	8000eec <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002154:	d901      	bls.n	800215a <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e007      	b.n	800216a <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002164:	2b00      	cmp	r3, #0
 8002166:	d0ee      	beq.n	8002146 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3710      	adds	r7, #16
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b082      	sub	sp, #8
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d101      	bne.n	8002184 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e01d      	b.n	80021c0 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800218a:	b2db      	uxtb	r3, r3
 800218c:	2b00      	cmp	r3, #0
 800218e:	d106      	bne.n	800219e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f000 f815 	bl	80021c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2202      	movs	r2, #2
 80021a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	3304      	adds	r3, #4
 80021ae:	4619      	mov	r1, r3
 80021b0:	4610      	mov	r0, r2
 80021b2:	f000 f967 	bl	8002484 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2201      	movs	r2, #1
 80021ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80021be:	2300      	movs	r3, #0
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80021dc:	b480      	push	{r7}
 80021de:	b085      	sub	sp, #20
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	68da      	ldr	r2, [r3, #12]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f042 0201 	orr.w	r2, r2, #1
 80021f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f003 0307 	and.w	r3, r3, #7
 80021fe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2b06      	cmp	r3, #6
 8002204:	d007      	beq.n	8002216 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f042 0201 	orr.w	r2, r2, #1
 8002214:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002216:	2300      	movs	r3, #0
}
 8002218:	4618      	mov	r0, r3
 800221a:	3714      	adds	r7, #20
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	691b      	ldr	r3, [r3, #16]
 8002232:	f003 0302 	and.w	r3, r3, #2
 8002236:	2b02      	cmp	r3, #2
 8002238:	d122      	bne.n	8002280 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b02      	cmp	r3, #2
 8002246:	d11b      	bne.n	8002280 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f06f 0202 	mvn.w	r2, #2
 8002250:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2201      	movs	r2, #1
 8002256:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	f003 0303 	and.w	r3, r3, #3
 8002262:	2b00      	cmp	r3, #0
 8002264:	d003      	beq.n	800226e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 f8ee 	bl	8002448 <HAL_TIM_IC_CaptureCallback>
 800226c:	e005      	b.n	800227a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f000 f8e0 	bl	8002434 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f000 f8f1 	bl	800245c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	691b      	ldr	r3, [r3, #16]
 8002286:	f003 0304 	and.w	r3, r3, #4
 800228a:	2b04      	cmp	r3, #4
 800228c:	d122      	bne.n	80022d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	f003 0304 	and.w	r3, r3, #4
 8002298:	2b04      	cmp	r3, #4
 800229a:	d11b      	bne.n	80022d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f06f 0204 	mvn.w	r2, #4
 80022a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2202      	movs	r2, #2
 80022aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	699b      	ldr	r3, [r3, #24]
 80022b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f000 f8c4 	bl	8002448 <HAL_TIM_IC_CaptureCallback>
 80022c0:	e005      	b.n	80022ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f000 f8b6 	bl	8002434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f000 f8c7 	bl	800245c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	691b      	ldr	r3, [r3, #16]
 80022da:	f003 0308 	and.w	r3, r3, #8
 80022de:	2b08      	cmp	r3, #8
 80022e0:	d122      	bne.n	8002328 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	f003 0308 	and.w	r3, r3, #8
 80022ec:	2b08      	cmp	r3, #8
 80022ee:	d11b      	bne.n	8002328 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f06f 0208 	mvn.w	r2, #8
 80022f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2204      	movs	r2, #4
 80022fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	69db      	ldr	r3, [r3, #28]
 8002306:	f003 0303 	and.w	r3, r3, #3
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f89a 	bl	8002448 <HAL_TIM_IC_CaptureCallback>
 8002314:	e005      	b.n	8002322 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f000 f88c 	bl	8002434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f000 f89d 	bl	800245c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	f003 0310 	and.w	r3, r3, #16
 8002332:	2b10      	cmp	r3, #16
 8002334:	d122      	bne.n	800237c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	f003 0310 	and.w	r3, r3, #16
 8002340:	2b10      	cmp	r3, #16
 8002342:	d11b      	bne.n	800237c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f06f 0210 	mvn.w	r2, #16
 800234c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2208      	movs	r2, #8
 8002352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800235e:	2b00      	cmp	r3, #0
 8002360:	d003      	beq.n	800236a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f000 f870 	bl	8002448 <HAL_TIM_IC_CaptureCallback>
 8002368:	e005      	b.n	8002376 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f000 f862 	bl	8002434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f000 f873 	bl	800245c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	2b01      	cmp	r3, #1
 8002388:	d10e      	bne.n	80023a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	f003 0301 	and.w	r3, r3, #1
 8002394:	2b01      	cmp	r3, #1
 8002396:	d107      	bne.n	80023a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f06f 0201 	mvn.w	r2, #1
 80023a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f7fe fb7e 	bl	8000aa4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023b2:	2b80      	cmp	r3, #128	; 0x80
 80023b4:	d10e      	bne.n	80023d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023c0:	2b80      	cmp	r3, #128	; 0x80
 80023c2:	d107      	bne.n	80023d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80023cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f000 f902 	bl	80025d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023de:	2b40      	cmp	r3, #64	; 0x40
 80023e0:	d10e      	bne.n	8002400 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023ec:	2b40      	cmp	r3, #64	; 0x40
 80023ee:	d107      	bne.n	8002400 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80023f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 f838 	bl	8002470 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	f003 0320 	and.w	r3, r3, #32
 800240a:	2b20      	cmp	r3, #32
 800240c:	d10e      	bne.n	800242c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	f003 0320 	and.w	r3, r3, #32
 8002418:	2b20      	cmp	r3, #32
 800241a:	d107      	bne.n	800242c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f06f 0220 	mvn.w	r2, #32
 8002424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 f8cc 	bl	80025c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800242c:	bf00      	nop
 800242e:	3708      	adds	r7, #8
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002450:	bf00      	nop
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	4a40      	ldr	r2, [pc, #256]	; (8002598 <TIM_Base_SetConfig+0x114>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d013      	beq.n	80024c4 <TIM_Base_SetConfig+0x40>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024a2:	d00f      	beq.n	80024c4 <TIM_Base_SetConfig+0x40>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a3d      	ldr	r2, [pc, #244]	; (800259c <TIM_Base_SetConfig+0x118>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d00b      	beq.n	80024c4 <TIM_Base_SetConfig+0x40>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4a3c      	ldr	r2, [pc, #240]	; (80025a0 <TIM_Base_SetConfig+0x11c>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d007      	beq.n	80024c4 <TIM_Base_SetConfig+0x40>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a3b      	ldr	r2, [pc, #236]	; (80025a4 <TIM_Base_SetConfig+0x120>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d003      	beq.n	80024c4 <TIM_Base_SetConfig+0x40>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a3a      	ldr	r2, [pc, #232]	; (80025a8 <TIM_Base_SetConfig+0x124>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d108      	bne.n	80024d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	68fa      	ldr	r2, [r7, #12]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4a2f      	ldr	r2, [pc, #188]	; (8002598 <TIM_Base_SetConfig+0x114>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d02b      	beq.n	8002536 <TIM_Base_SetConfig+0xb2>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024e4:	d027      	beq.n	8002536 <TIM_Base_SetConfig+0xb2>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a2c      	ldr	r2, [pc, #176]	; (800259c <TIM_Base_SetConfig+0x118>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d023      	beq.n	8002536 <TIM_Base_SetConfig+0xb2>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a2b      	ldr	r2, [pc, #172]	; (80025a0 <TIM_Base_SetConfig+0x11c>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d01f      	beq.n	8002536 <TIM_Base_SetConfig+0xb2>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a2a      	ldr	r2, [pc, #168]	; (80025a4 <TIM_Base_SetConfig+0x120>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d01b      	beq.n	8002536 <TIM_Base_SetConfig+0xb2>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a29      	ldr	r2, [pc, #164]	; (80025a8 <TIM_Base_SetConfig+0x124>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d017      	beq.n	8002536 <TIM_Base_SetConfig+0xb2>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a28      	ldr	r2, [pc, #160]	; (80025ac <TIM_Base_SetConfig+0x128>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d013      	beq.n	8002536 <TIM_Base_SetConfig+0xb2>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a27      	ldr	r2, [pc, #156]	; (80025b0 <TIM_Base_SetConfig+0x12c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d00f      	beq.n	8002536 <TIM_Base_SetConfig+0xb2>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a26      	ldr	r2, [pc, #152]	; (80025b4 <TIM_Base_SetConfig+0x130>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d00b      	beq.n	8002536 <TIM_Base_SetConfig+0xb2>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a25      	ldr	r2, [pc, #148]	; (80025b8 <TIM_Base_SetConfig+0x134>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d007      	beq.n	8002536 <TIM_Base_SetConfig+0xb2>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a24      	ldr	r2, [pc, #144]	; (80025bc <TIM_Base_SetConfig+0x138>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d003      	beq.n	8002536 <TIM_Base_SetConfig+0xb2>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a23      	ldr	r2, [pc, #140]	; (80025c0 <TIM_Base_SetConfig+0x13c>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d108      	bne.n	8002548 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800253c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	4313      	orrs	r3, r2
 8002546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	4313      	orrs	r3, r2
 8002554:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	68fa      	ldr	r2, [r7, #12]
 800255a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a0a      	ldr	r2, [pc, #40]	; (8002598 <TIM_Base_SetConfig+0x114>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d003      	beq.n	800257c <TIM_Base_SetConfig+0xf8>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4a0c      	ldr	r2, [pc, #48]	; (80025a8 <TIM_Base_SetConfig+0x124>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d103      	bne.n	8002584 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	691a      	ldr	r2, [r3, #16]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	615a      	str	r2, [r3, #20]
}
 800258a:	bf00      	nop
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	40010000 	.word	0x40010000
 800259c:	40000400 	.word	0x40000400
 80025a0:	40000800 	.word	0x40000800
 80025a4:	40000c00 	.word	0x40000c00
 80025a8:	40010400 	.word	0x40010400
 80025ac:	40014000 	.word	0x40014000
 80025b0:	40014400 	.word	0x40014400
 80025b4:	40014800 	.word	0x40014800
 80025b8:	40001800 	.word	0x40001800
 80025bc:	40001c00 	.word	0x40001c00
 80025c0:	40002000 	.word	0x40002000

080025c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e03f      	b.n	800267e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d106      	bne.n	8002618 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f7fe fa9a 	bl	8000b4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2224      	movs	r2, #36	; 0x24
 800261c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68da      	ldr	r2, [r3, #12]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800262e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 fc5d 	bl	8002ef0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	691a      	ldr	r2, [r3, #16]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002644:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	695a      	ldr	r2, [r3, #20]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002654:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	68da      	ldr	r2, [r3, #12]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002664:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2220      	movs	r2, #32
 8002670:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2220      	movs	r2, #32
 8002678:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b088      	sub	sp, #32
 800268a:	af02      	add	r7, sp, #8
 800268c:	60f8      	str	r0, [r7, #12]
 800268e:	60b9      	str	r1, [r7, #8]
 8002690:	603b      	str	r3, [r7, #0]
 8002692:	4613      	mov	r3, r2
 8002694:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002696:	2300      	movs	r3, #0
 8002698:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b20      	cmp	r3, #32
 80026a4:	f040 8083 	bne.w	80027ae <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d002      	beq.n	80026b4 <HAL_UART_Transmit+0x2e>
 80026ae:	88fb      	ldrh	r3, [r7, #6]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d101      	bne.n	80026b8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e07b      	b.n	80027b0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d101      	bne.n	80026c6 <HAL_UART_Transmit+0x40>
 80026c2:	2302      	movs	r3, #2
 80026c4:	e074      	b.n	80027b0 <HAL_UART_Transmit+0x12a>
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	2201      	movs	r2, #1
 80026ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2200      	movs	r2, #0
 80026d2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2221      	movs	r2, #33	; 0x21
 80026d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80026dc:	f7fe fc06 	bl	8000eec <HAL_GetTick>
 80026e0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	88fa      	ldrh	r2, [r7, #6]
 80026e6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	88fa      	ldrh	r2, [r7, #6]
 80026ec:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2200      	movs	r2, #0
 80026f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80026f6:	e042      	b.n	800277e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	3b01      	subs	r3, #1
 8002700:	b29a      	uxth	r2, r3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800270e:	d122      	bne.n	8002756 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	9300      	str	r3, [sp, #0]
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	2200      	movs	r2, #0
 8002718:	2180      	movs	r1, #128	; 0x80
 800271a:	68f8      	ldr	r0, [r7, #12]
 800271c:	f000 fa66 	bl	8002bec <UART_WaitOnFlagUntilTimeout>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e042      	b.n	80027b0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	881b      	ldrh	r3, [r3, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800273c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d103      	bne.n	800274e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	3302      	adds	r3, #2
 800274a:	60bb      	str	r3, [r7, #8]
 800274c:	e017      	b.n	800277e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	3301      	adds	r3, #1
 8002752:	60bb      	str	r3, [r7, #8]
 8002754:	e013      	b.n	800277e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	2200      	movs	r2, #0
 800275e:	2180      	movs	r1, #128	; 0x80
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f000 fa43 	bl	8002bec <UART_WaitOnFlagUntilTimeout>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e01f      	b.n	80027b0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	1c5a      	adds	r2, r3, #1
 8002774:	60ba      	str	r2, [r7, #8]
 8002776:	781a      	ldrb	r2, [r3, #0]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002782:	b29b      	uxth	r3, r3
 8002784:	2b00      	cmp	r3, #0
 8002786:	d1b7      	bne.n	80026f8 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	9300      	str	r3, [sp, #0]
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	2200      	movs	r2, #0
 8002790:	2140      	movs	r1, #64	; 0x40
 8002792:	68f8      	ldr	r0, [r7, #12]
 8002794:	f000 fa2a 	bl	8002bec <UART_WaitOnFlagUntilTimeout>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e006      	b.n	80027b0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2220      	movs	r2, #32
 80027a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80027aa:	2300      	movs	r3, #0
 80027ac:	e000      	b.n	80027b0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80027ae:	2302      	movs	r3, #2
  }
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3718      	adds	r7, #24
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b088      	sub	sp, #32
 80027bc:	af02      	add	r7, sp, #8
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	603b      	str	r3, [r7, #0]
 80027c4:	4613      	mov	r3, r2
 80027c6:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80027c8:	2300      	movs	r3, #0
 80027ca:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	2b20      	cmp	r3, #32
 80027d6:	f040 8090 	bne.w	80028fa <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d002      	beq.n	80027e6 <HAL_UART_Receive+0x2e>
 80027e0:	88fb      	ldrh	r3, [r7, #6]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d101      	bne.n	80027ea <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e088      	b.n	80028fc <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d101      	bne.n	80027f8 <HAL_UART_Receive+0x40>
 80027f4:	2302      	movs	r3, #2
 80027f6:	e081      	b.n	80028fc <HAL_UART_Receive+0x144>
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2200      	movs	r2, #0
 8002804:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2222      	movs	r2, #34	; 0x22
 800280a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800280e:	f7fe fb6d 	bl	8000eec <HAL_GetTick>
 8002812:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	88fa      	ldrh	r2, [r7, #6]
 8002818:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	88fa      	ldrh	r2, [r7, #6]
 800281e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002828:	e05c      	b.n	80028e4 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800282e:	b29b      	uxth	r3, r3
 8002830:	3b01      	subs	r3, #1
 8002832:	b29a      	uxth	r2, r3
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002840:	d12b      	bne.n	800289a <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	9300      	str	r3, [sp, #0]
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	2200      	movs	r2, #0
 800284a:	2120      	movs	r1, #32
 800284c:	68f8      	ldr	r0, [r7, #12]
 800284e:	f000 f9cd 	bl	8002bec <UART_WaitOnFlagUntilTimeout>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e04f      	b.n	80028fc <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d10c      	bne.n	8002882 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	b29b      	uxth	r3, r3
 8002870:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002874:	b29a      	uxth	r2, r3
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	3302      	adds	r3, #2
 800287e:	60bb      	str	r3, [r7, #8]
 8002880:	e030      	b.n	80028e4 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	b29b      	uxth	r3, r3
 800288a:	b2db      	uxtb	r3, r3
 800288c:	b29a      	uxth	r2, r3
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	3301      	adds	r3, #1
 8002896:	60bb      	str	r3, [r7, #8]
 8002898:	e024      	b.n	80028e4 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	2200      	movs	r2, #0
 80028a2:	2120      	movs	r1, #32
 80028a4:	68f8      	ldr	r0, [r7, #12]
 80028a6:	f000 f9a1 	bl	8002bec <UART_WaitOnFlagUntilTimeout>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d001      	beq.n	80028b4 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	e023      	b.n	80028fc <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	691b      	ldr	r3, [r3, #16]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d108      	bne.n	80028ce <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6859      	ldr	r1, [r3, #4]
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	1c5a      	adds	r2, r3, #1
 80028c6:	60ba      	str	r2, [r7, #8]
 80028c8:	b2ca      	uxtb	r2, r1
 80028ca:	701a      	strb	r2, [r3, #0]
 80028cc:	e00a      	b.n	80028e4 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	b2da      	uxtb	r2, r3
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	1c59      	adds	r1, r3, #1
 80028da:	60b9      	str	r1, [r7, #8]
 80028dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80028e0:	b2d2      	uxtb	r2, r2
 80028e2:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d19d      	bne.n	800282a <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2220      	movs	r2, #32
 80028f2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80028f6:	2300      	movs	r3, #0
 80028f8:	e000      	b.n	80028fc <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 80028fa:	2302      	movs	r3, #2
  }
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	4613      	mov	r3, r2
 8002910:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b20      	cmp	r3, #32
 800291c:	d140      	bne.n	80029a0 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d002      	beq.n	800292a <HAL_UART_Receive_IT+0x26>
 8002924:	88fb      	ldrh	r3, [r7, #6]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d101      	bne.n	800292e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e039      	b.n	80029a2 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002934:	2b01      	cmp	r3, #1
 8002936:	d101      	bne.n	800293c <HAL_UART_Receive_IT+0x38>
 8002938:	2302      	movs	r3, #2
 800293a:	e032      	b.n	80029a2 <HAL_UART_Receive_IT+0x9e>
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	68ba      	ldr	r2, [r7, #8]
 8002948:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	88fa      	ldrh	r2, [r7, #6]
 800294e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	88fa      	ldrh	r2, [r7, #6]
 8002954:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2200      	movs	r2, #0
 800295a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2222      	movs	r2, #34	; 0x22
 8002960:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68da      	ldr	r2, [r3, #12]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800297a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	695a      	ldr	r2, [r3, #20]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f042 0201 	orr.w	r2, r2, #1
 800298a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	68da      	ldr	r2, [r3, #12]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f042 0220 	orr.w	r2, r2, #32
 800299a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800299c:	2300      	movs	r3, #0
 800299e:	e000      	b.n	80029a2 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80029a0:	2302      	movs	r3, #2
  }
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3714      	adds	r7, #20
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
	...

080029b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b088      	sub	sp, #32
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80029d0:	2300      	movs	r3, #0
 80029d2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80029d4:	2300      	movs	r3, #0
 80029d6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f003 030f 	and.w	r3, r3, #15
 80029de:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d10d      	bne.n	8002a02 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	f003 0320 	and.w	r3, r3, #32
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d008      	beq.n	8002a02 <HAL_UART_IRQHandler+0x52>
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	f003 0320 	and.w	r3, r3, #32
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d003      	beq.n	8002a02 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f000 f9e0 	bl	8002dc0 <UART_Receive_IT>
      return;
 8002a00:	e0d1      	b.n	8002ba6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f000 80b0 	beq.w	8002b6a <HAL_UART_IRQHandler+0x1ba>
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d105      	bne.n	8002a20 <HAL_UART_IRQHandler+0x70>
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	f000 80a5 	beq.w	8002b6a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00a      	beq.n	8002a40 <HAL_UART_IRQHandler+0x90>
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d005      	beq.n	8002a40 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a38:	f043 0201 	orr.w	r2, r3, #1
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	f003 0304 	and.w	r3, r3, #4
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00a      	beq.n	8002a60 <HAL_UART_IRQHandler+0xb0>
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d005      	beq.n	8002a60 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a58:	f043 0202 	orr.w	r2, r3, #2
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002a60:	69fb      	ldr	r3, [r7, #28]
 8002a62:	f003 0302 	and.w	r3, r3, #2
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d00a      	beq.n	8002a80 <HAL_UART_IRQHandler+0xd0>
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	f003 0301 	and.w	r3, r3, #1
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d005      	beq.n	8002a80 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a78:	f043 0204 	orr.w	r2, r3, #4
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	f003 0308 	and.w	r3, r3, #8
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00f      	beq.n	8002aaa <HAL_UART_IRQHandler+0xfa>
 8002a8a:	69bb      	ldr	r3, [r7, #24]
 8002a8c:	f003 0320 	and.w	r3, r3, #32
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d104      	bne.n	8002a9e <HAL_UART_IRQHandler+0xee>
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d005      	beq.n	8002aaa <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aa2:	f043 0208 	orr.w	r2, r3, #8
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d078      	beq.n	8002ba4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	f003 0320 	and.w	r3, r3, #32
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d007      	beq.n	8002acc <HAL_UART_IRQHandler+0x11c>
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	f003 0320 	and.w	r3, r3, #32
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d002      	beq.n	8002acc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f000 f97a 	bl	8002dc0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	695b      	ldr	r3, [r3, #20]
 8002ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ad6:	2b40      	cmp	r3, #64	; 0x40
 8002ad8:	bf0c      	ite	eq
 8002ada:	2301      	moveq	r3, #1
 8002adc:	2300      	movne	r3, #0
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ae6:	f003 0308 	and.w	r3, r3, #8
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d102      	bne.n	8002af4 <HAL_UART_IRQHandler+0x144>
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d031      	beq.n	8002b58 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f000 f8c3 	bl	8002c80 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	695b      	ldr	r3, [r3, #20]
 8002b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b04:	2b40      	cmp	r3, #64	; 0x40
 8002b06:	d123      	bne.n	8002b50 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	695a      	ldr	r2, [r3, #20]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b16:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d013      	beq.n	8002b48 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b24:	4a21      	ldr	r2, [pc, #132]	; (8002bac <HAL_UART_IRQHandler+0x1fc>)
 8002b26:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fe faed 	bl	800110c <HAL_DMA_Abort_IT>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d016      	beq.n	8002b66 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002b42:	4610      	mov	r0, r2
 8002b44:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b46:	e00e      	b.n	8002b66 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f000 f845 	bl	8002bd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b4e:	e00a      	b.n	8002b66 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f000 f841 	bl	8002bd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b56:	e006      	b.n	8002b66 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f000 f83d 	bl	8002bd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002b64:	e01e      	b.n	8002ba4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b66:	bf00      	nop
    return;
 8002b68:	e01c      	b.n	8002ba4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d008      	beq.n	8002b86 <HAL_UART_IRQHandler+0x1d6>
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d003      	beq.n	8002b86 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f000 f8b0 	bl	8002ce4 <UART_Transmit_IT>
    return;
 8002b84:	e00f      	b.n	8002ba6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d00a      	beq.n	8002ba6 <HAL_UART_IRQHandler+0x1f6>
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d005      	beq.n	8002ba6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f000 f8f8 	bl	8002d90 <UART_EndTransmit_IT>
    return;
 8002ba0:	bf00      	nop
 8002ba2:	e000      	b.n	8002ba6 <HAL_UART_IRQHandler+0x1f6>
    return;
 8002ba4:	bf00      	nop
  }
}
 8002ba6:	3720      	adds	r7, #32
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	08002cbd 	.word	0x08002cbd

08002bb0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	603b      	str	r3, [r7, #0]
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bfc:	e02c      	b.n	8002c58 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c04:	d028      	beq.n	8002c58 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d007      	beq.n	8002c1c <UART_WaitOnFlagUntilTimeout+0x30>
 8002c0c:	f7fe f96e 	bl	8000eec <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	69ba      	ldr	r2, [r7, #24]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d21d      	bcs.n	8002c58 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68da      	ldr	r2, [r3, #12]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002c2a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	695a      	ldr	r2, [r3, #20]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f022 0201 	bic.w	r2, r2, #1
 8002c3a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2220      	movs	r2, #32
 8002c40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2220      	movs	r2, #32
 8002c48:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e00f      	b.n	8002c78 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	4013      	ands	r3, r2
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	bf0c      	ite	eq
 8002c68:	2301      	moveq	r3, #1
 8002c6a:	2300      	movne	r3, #0
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	461a      	mov	r2, r3
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d0c3      	beq.n	8002bfe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c76:	2300      	movs	r3, #0
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	3710      	adds	r7, #16
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	68da      	ldr	r2, [r3, #12]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002c96:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	695a      	ldr	r2, [r3, #20]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f022 0201 	bic.w	r2, r2, #1
 8002ca6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2220      	movs	r2, #32
 8002cac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cc8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002cd6:	68f8      	ldr	r0, [r7, #12]
 8002cd8:	f7ff ff7e 	bl	8002bd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002cdc:	bf00      	nop
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b085      	sub	sp, #20
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	2b21      	cmp	r3, #33	; 0x21
 8002cf6:	d144      	bne.n	8002d82 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d00:	d11a      	bne.n	8002d38 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a1b      	ldr	r3, [r3, #32]
 8002d06:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	881b      	ldrh	r3, [r3, #0]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d16:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	691b      	ldr	r3, [r3, #16]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d105      	bne.n	8002d2c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a1b      	ldr	r3, [r3, #32]
 8002d24:	1c9a      	adds	r2, r3, #2
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	621a      	str	r2, [r3, #32]
 8002d2a:	e00e      	b.n	8002d4a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a1b      	ldr	r3, [r3, #32]
 8002d30:	1c5a      	adds	r2, r3, #1
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	621a      	str	r2, [r3, #32]
 8002d36:	e008      	b.n	8002d4a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	1c59      	adds	r1, r3, #1
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6211      	str	r1, [r2, #32]
 8002d42:	781a      	ldrb	r2, [r3, #0]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	3b01      	subs	r3, #1
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	4619      	mov	r1, r3
 8002d58:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d10f      	bne.n	8002d7e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68da      	ldr	r2, [r3, #12]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d6c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68da      	ldr	r2, [r3, #12]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d7c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	e000      	b.n	8002d84 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8002d82:	2302      	movs	r3, #2
  }
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68da      	ldr	r2, [r3, #12]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002da6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2220      	movs	r2, #32
 8002dac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f7ff fefd 	bl	8002bb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002db6:	2300      	movs	r3, #0
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3708      	adds	r7, #8
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	2b22      	cmp	r3, #34	; 0x22
 8002dd2:	f040 8084 	bne.w	8002ede <UART_Receive_IT+0x11e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dde:	d123      	bne.n	8002e28 <UART_Receive_IT+0x68>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de4:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10e      	bne.n	8002e0c <UART_Receive_IT+0x4c>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e04:	1c9a      	adds	r2, r3, #2
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	629a      	str	r2, [r3, #40]	; 0x28
 8002e0a:	e029      	b.n	8002e60 <UART_Receive_IT+0xa0>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e20:	1c5a      	adds	r2, r3, #1
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	629a      	str	r2, [r3, #40]	; 0x28
 8002e26:	e01b      	b.n	8002e60 <UART_Receive_IT+0xa0>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10a      	bne.n	8002e46 <UART_Receive_IT+0x86>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	6858      	ldr	r0, [r3, #4]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e3a:	1c59      	adds	r1, r3, #1
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	6291      	str	r1, [r2, #40]	; 0x28
 8002e40:	b2c2      	uxtb	r2, r0
 8002e42:	701a      	strb	r2, [r3, #0]
 8002e44:	e00c      	b.n	8002e60 <UART_Receive_IT+0xa0>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	b2da      	uxtb	r2, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e52:	1c58      	adds	r0, r3, #1
 8002e54:	6879      	ldr	r1, [r7, #4]
 8002e56:	6288      	str	r0, [r1, #40]	; 0x28
 8002e58:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002e5c:	b2d2      	uxtb	r2, r2
 8002e5e:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	3b01      	subs	r3, #1
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d132      	bne.n	8002eda <UART_Receive_IT+0x11a>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68da      	ldr	r2, [r3, #12]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f022 0220 	bic.w	r2, r2, #32
 8002e82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	68da      	ldr	r2, [r3, #12]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e92:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	695a      	ldr	r2, [r3, #20]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f022 0201 	bic.w	r2, r2, #1
 8002ea2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2220      	movs	r2, #32
 8002ea8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      if(huart->Instance == UART4)                     /*BY*/
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a0d      	ldr	r2, [pc, #52]	; (8002ee8 <UART_Receive_IT+0x128>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d103      	bne.n	8002ebe <UART_Receive_IT+0xfe>
    	  receive_from_esp8266_IT(huart);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f000 fe18 	bl	8003aec <receive_from_esp8266_IT>
 8002ebc:	e00b      	b.n	8002ed6 <UART_Receive_IT+0x116>
      else if (huart->Instance == USART2)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a0a      	ldr	r2, [pc, #40]	; (8002eec <UART_Receive_IT+0x12c>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d103      	bne.n	8002ed0 <UART_Receive_IT+0x110>
    	  HAL_UART_RxCpltCallback_USB(huart);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f000 fff1 	bl	8003eb0 <HAL_UART_RxCpltCallback_USB>
 8002ece:	e002      	b.n	8002ed6 <UART_Receive_IT+0x116>
    	 // HAL_UART_RxCpltCallback_USB(huart);
      else
    	  HAL_UART_RxCpltCallback(huart);
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f7ff fe77 	bl	8002bc4 <HAL_UART_RxCpltCallback>

#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	e002      	b.n	8002ee0 <UART_Receive_IT+0x120>
    }
    return HAL_OK;
 8002eda:	2300      	movs	r3, #0
 8002edc:	e000      	b.n	8002ee0 <UART_Receive_IT+0x120>
  }
  else
  {
    return HAL_BUSY;
 8002ede:	2302      	movs	r3, #2
  }
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3710      	adds	r7, #16
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	40004c00 	.word	0x40004c00
 8002eec:	40004400 	.word	0x40004400

08002ef0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ef4:	b085      	sub	sp, #20
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	691b      	ldr	r3, [r3, #16]
 8002f00:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	68da      	ldr	r2, [r3, #12]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	691b      	ldr	r3, [r3, #16]
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	695b      	ldr	r3, [r3, #20]
 8002f1e:	431a      	orrs	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	69db      	ldr	r3, [r3, #28]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002f32:	f023 030c 	bic.w	r3, r3, #12
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	6812      	ldr	r2, [r2, #0]
 8002f3a:	68f9      	ldr	r1, [r7, #12]
 8002f3c:	430b      	orrs	r3, r1
 8002f3e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	699a      	ldr	r2, [r3, #24]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	430a      	orrs	r2, r1
 8002f54:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	69db      	ldr	r3, [r3, #28]
 8002f5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f5e:	f040 818b 	bne.w	8003278 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4ac1      	ldr	r2, [pc, #772]	; (800326c <UART_SetConfig+0x37c>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d005      	beq.n	8002f78 <UART_SetConfig+0x88>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4abf      	ldr	r2, [pc, #764]	; (8003270 <UART_SetConfig+0x380>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	f040 80bd 	bne.w	80030f2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002f78:	f7fe feee 	bl	8001d58 <HAL_RCC_GetPCLK2Freq>
 8002f7c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	461d      	mov	r5, r3
 8002f82:	f04f 0600 	mov.w	r6, #0
 8002f86:	46a8      	mov	r8, r5
 8002f88:	46b1      	mov	r9, r6
 8002f8a:	eb18 0308 	adds.w	r3, r8, r8
 8002f8e:	eb49 0409 	adc.w	r4, r9, r9
 8002f92:	4698      	mov	r8, r3
 8002f94:	46a1      	mov	r9, r4
 8002f96:	eb18 0805 	adds.w	r8, r8, r5
 8002f9a:	eb49 0906 	adc.w	r9, r9, r6
 8002f9e:	f04f 0100 	mov.w	r1, #0
 8002fa2:	f04f 0200 	mov.w	r2, #0
 8002fa6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002faa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002fae:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002fb2:	4688      	mov	r8, r1
 8002fb4:	4691      	mov	r9, r2
 8002fb6:	eb18 0005 	adds.w	r0, r8, r5
 8002fba:	eb49 0106 	adc.w	r1, r9, r6
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	461d      	mov	r5, r3
 8002fc4:	f04f 0600 	mov.w	r6, #0
 8002fc8:	196b      	adds	r3, r5, r5
 8002fca:	eb46 0406 	adc.w	r4, r6, r6
 8002fce:	461a      	mov	r2, r3
 8002fd0:	4623      	mov	r3, r4
 8002fd2:	f7fd f9ad 	bl	8000330 <__aeabi_uldivmod>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	460c      	mov	r4, r1
 8002fda:	461a      	mov	r2, r3
 8002fdc:	4ba5      	ldr	r3, [pc, #660]	; (8003274 <UART_SetConfig+0x384>)
 8002fde:	fba3 2302 	umull	r2, r3, r3, r2
 8002fe2:	095b      	lsrs	r3, r3, #5
 8002fe4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	461d      	mov	r5, r3
 8002fec:	f04f 0600 	mov.w	r6, #0
 8002ff0:	46a9      	mov	r9, r5
 8002ff2:	46b2      	mov	sl, r6
 8002ff4:	eb19 0309 	adds.w	r3, r9, r9
 8002ff8:	eb4a 040a 	adc.w	r4, sl, sl
 8002ffc:	4699      	mov	r9, r3
 8002ffe:	46a2      	mov	sl, r4
 8003000:	eb19 0905 	adds.w	r9, r9, r5
 8003004:	eb4a 0a06 	adc.w	sl, sl, r6
 8003008:	f04f 0100 	mov.w	r1, #0
 800300c:	f04f 0200 	mov.w	r2, #0
 8003010:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003014:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003018:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800301c:	4689      	mov	r9, r1
 800301e:	4692      	mov	sl, r2
 8003020:	eb19 0005 	adds.w	r0, r9, r5
 8003024:	eb4a 0106 	adc.w	r1, sl, r6
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	461d      	mov	r5, r3
 800302e:	f04f 0600 	mov.w	r6, #0
 8003032:	196b      	adds	r3, r5, r5
 8003034:	eb46 0406 	adc.w	r4, r6, r6
 8003038:	461a      	mov	r2, r3
 800303a:	4623      	mov	r3, r4
 800303c:	f7fd f978 	bl	8000330 <__aeabi_uldivmod>
 8003040:	4603      	mov	r3, r0
 8003042:	460c      	mov	r4, r1
 8003044:	461a      	mov	r2, r3
 8003046:	4b8b      	ldr	r3, [pc, #556]	; (8003274 <UART_SetConfig+0x384>)
 8003048:	fba3 1302 	umull	r1, r3, r3, r2
 800304c:	095b      	lsrs	r3, r3, #5
 800304e:	2164      	movs	r1, #100	; 0x64
 8003050:	fb01 f303 	mul.w	r3, r1, r3
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	00db      	lsls	r3, r3, #3
 8003058:	3332      	adds	r3, #50	; 0x32
 800305a:	4a86      	ldr	r2, [pc, #536]	; (8003274 <UART_SetConfig+0x384>)
 800305c:	fba2 2303 	umull	r2, r3, r2, r3
 8003060:	095b      	lsrs	r3, r3, #5
 8003062:	005b      	lsls	r3, r3, #1
 8003064:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003068:	4498      	add	r8, r3
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	461d      	mov	r5, r3
 800306e:	f04f 0600 	mov.w	r6, #0
 8003072:	46a9      	mov	r9, r5
 8003074:	46b2      	mov	sl, r6
 8003076:	eb19 0309 	adds.w	r3, r9, r9
 800307a:	eb4a 040a 	adc.w	r4, sl, sl
 800307e:	4699      	mov	r9, r3
 8003080:	46a2      	mov	sl, r4
 8003082:	eb19 0905 	adds.w	r9, r9, r5
 8003086:	eb4a 0a06 	adc.w	sl, sl, r6
 800308a:	f04f 0100 	mov.w	r1, #0
 800308e:	f04f 0200 	mov.w	r2, #0
 8003092:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003096:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800309a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800309e:	4689      	mov	r9, r1
 80030a0:	4692      	mov	sl, r2
 80030a2:	eb19 0005 	adds.w	r0, r9, r5
 80030a6:	eb4a 0106 	adc.w	r1, sl, r6
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	461d      	mov	r5, r3
 80030b0:	f04f 0600 	mov.w	r6, #0
 80030b4:	196b      	adds	r3, r5, r5
 80030b6:	eb46 0406 	adc.w	r4, r6, r6
 80030ba:	461a      	mov	r2, r3
 80030bc:	4623      	mov	r3, r4
 80030be:	f7fd f937 	bl	8000330 <__aeabi_uldivmod>
 80030c2:	4603      	mov	r3, r0
 80030c4:	460c      	mov	r4, r1
 80030c6:	461a      	mov	r2, r3
 80030c8:	4b6a      	ldr	r3, [pc, #424]	; (8003274 <UART_SetConfig+0x384>)
 80030ca:	fba3 1302 	umull	r1, r3, r3, r2
 80030ce:	095b      	lsrs	r3, r3, #5
 80030d0:	2164      	movs	r1, #100	; 0x64
 80030d2:	fb01 f303 	mul.w	r3, r1, r3
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	00db      	lsls	r3, r3, #3
 80030da:	3332      	adds	r3, #50	; 0x32
 80030dc:	4a65      	ldr	r2, [pc, #404]	; (8003274 <UART_SetConfig+0x384>)
 80030de:	fba2 2303 	umull	r2, r3, r2, r3
 80030e2:	095b      	lsrs	r3, r3, #5
 80030e4:	f003 0207 	and.w	r2, r3, #7
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4442      	add	r2, r8
 80030ee:	609a      	str	r2, [r3, #8]
 80030f0:	e26f      	b.n	80035d2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80030f2:	f7fe fe1d 	bl	8001d30 <HAL_RCC_GetPCLK1Freq>
 80030f6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	461d      	mov	r5, r3
 80030fc:	f04f 0600 	mov.w	r6, #0
 8003100:	46a8      	mov	r8, r5
 8003102:	46b1      	mov	r9, r6
 8003104:	eb18 0308 	adds.w	r3, r8, r8
 8003108:	eb49 0409 	adc.w	r4, r9, r9
 800310c:	4698      	mov	r8, r3
 800310e:	46a1      	mov	r9, r4
 8003110:	eb18 0805 	adds.w	r8, r8, r5
 8003114:	eb49 0906 	adc.w	r9, r9, r6
 8003118:	f04f 0100 	mov.w	r1, #0
 800311c:	f04f 0200 	mov.w	r2, #0
 8003120:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003124:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003128:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800312c:	4688      	mov	r8, r1
 800312e:	4691      	mov	r9, r2
 8003130:	eb18 0005 	adds.w	r0, r8, r5
 8003134:	eb49 0106 	adc.w	r1, r9, r6
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	461d      	mov	r5, r3
 800313e:	f04f 0600 	mov.w	r6, #0
 8003142:	196b      	adds	r3, r5, r5
 8003144:	eb46 0406 	adc.w	r4, r6, r6
 8003148:	461a      	mov	r2, r3
 800314a:	4623      	mov	r3, r4
 800314c:	f7fd f8f0 	bl	8000330 <__aeabi_uldivmod>
 8003150:	4603      	mov	r3, r0
 8003152:	460c      	mov	r4, r1
 8003154:	461a      	mov	r2, r3
 8003156:	4b47      	ldr	r3, [pc, #284]	; (8003274 <UART_SetConfig+0x384>)
 8003158:	fba3 2302 	umull	r2, r3, r3, r2
 800315c:	095b      	lsrs	r3, r3, #5
 800315e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	461d      	mov	r5, r3
 8003166:	f04f 0600 	mov.w	r6, #0
 800316a:	46a9      	mov	r9, r5
 800316c:	46b2      	mov	sl, r6
 800316e:	eb19 0309 	adds.w	r3, r9, r9
 8003172:	eb4a 040a 	adc.w	r4, sl, sl
 8003176:	4699      	mov	r9, r3
 8003178:	46a2      	mov	sl, r4
 800317a:	eb19 0905 	adds.w	r9, r9, r5
 800317e:	eb4a 0a06 	adc.w	sl, sl, r6
 8003182:	f04f 0100 	mov.w	r1, #0
 8003186:	f04f 0200 	mov.w	r2, #0
 800318a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800318e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003192:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003196:	4689      	mov	r9, r1
 8003198:	4692      	mov	sl, r2
 800319a:	eb19 0005 	adds.w	r0, r9, r5
 800319e:	eb4a 0106 	adc.w	r1, sl, r6
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	461d      	mov	r5, r3
 80031a8:	f04f 0600 	mov.w	r6, #0
 80031ac:	196b      	adds	r3, r5, r5
 80031ae:	eb46 0406 	adc.w	r4, r6, r6
 80031b2:	461a      	mov	r2, r3
 80031b4:	4623      	mov	r3, r4
 80031b6:	f7fd f8bb 	bl	8000330 <__aeabi_uldivmod>
 80031ba:	4603      	mov	r3, r0
 80031bc:	460c      	mov	r4, r1
 80031be:	461a      	mov	r2, r3
 80031c0:	4b2c      	ldr	r3, [pc, #176]	; (8003274 <UART_SetConfig+0x384>)
 80031c2:	fba3 1302 	umull	r1, r3, r3, r2
 80031c6:	095b      	lsrs	r3, r3, #5
 80031c8:	2164      	movs	r1, #100	; 0x64
 80031ca:	fb01 f303 	mul.w	r3, r1, r3
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	00db      	lsls	r3, r3, #3
 80031d2:	3332      	adds	r3, #50	; 0x32
 80031d4:	4a27      	ldr	r2, [pc, #156]	; (8003274 <UART_SetConfig+0x384>)
 80031d6:	fba2 2303 	umull	r2, r3, r2, r3
 80031da:	095b      	lsrs	r3, r3, #5
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80031e2:	4498      	add	r8, r3
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	461d      	mov	r5, r3
 80031e8:	f04f 0600 	mov.w	r6, #0
 80031ec:	46a9      	mov	r9, r5
 80031ee:	46b2      	mov	sl, r6
 80031f0:	eb19 0309 	adds.w	r3, r9, r9
 80031f4:	eb4a 040a 	adc.w	r4, sl, sl
 80031f8:	4699      	mov	r9, r3
 80031fa:	46a2      	mov	sl, r4
 80031fc:	eb19 0905 	adds.w	r9, r9, r5
 8003200:	eb4a 0a06 	adc.w	sl, sl, r6
 8003204:	f04f 0100 	mov.w	r1, #0
 8003208:	f04f 0200 	mov.w	r2, #0
 800320c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003210:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003214:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003218:	4689      	mov	r9, r1
 800321a:	4692      	mov	sl, r2
 800321c:	eb19 0005 	adds.w	r0, r9, r5
 8003220:	eb4a 0106 	adc.w	r1, sl, r6
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	461d      	mov	r5, r3
 800322a:	f04f 0600 	mov.w	r6, #0
 800322e:	196b      	adds	r3, r5, r5
 8003230:	eb46 0406 	adc.w	r4, r6, r6
 8003234:	461a      	mov	r2, r3
 8003236:	4623      	mov	r3, r4
 8003238:	f7fd f87a 	bl	8000330 <__aeabi_uldivmod>
 800323c:	4603      	mov	r3, r0
 800323e:	460c      	mov	r4, r1
 8003240:	461a      	mov	r2, r3
 8003242:	4b0c      	ldr	r3, [pc, #48]	; (8003274 <UART_SetConfig+0x384>)
 8003244:	fba3 1302 	umull	r1, r3, r3, r2
 8003248:	095b      	lsrs	r3, r3, #5
 800324a:	2164      	movs	r1, #100	; 0x64
 800324c:	fb01 f303 	mul.w	r3, r1, r3
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	00db      	lsls	r3, r3, #3
 8003254:	3332      	adds	r3, #50	; 0x32
 8003256:	4a07      	ldr	r2, [pc, #28]	; (8003274 <UART_SetConfig+0x384>)
 8003258:	fba2 2303 	umull	r2, r3, r2, r3
 800325c:	095b      	lsrs	r3, r3, #5
 800325e:	f003 0207 	and.w	r2, r3, #7
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4442      	add	r2, r8
 8003268:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800326a:	e1b2      	b.n	80035d2 <UART_SetConfig+0x6e2>
 800326c:	40011000 	.word	0x40011000
 8003270:	40011400 	.word	0x40011400
 8003274:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4ad7      	ldr	r2, [pc, #860]	; (80035dc <UART_SetConfig+0x6ec>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d005      	beq.n	800328e <UART_SetConfig+0x39e>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4ad6      	ldr	r2, [pc, #856]	; (80035e0 <UART_SetConfig+0x6f0>)
 8003288:	4293      	cmp	r3, r2
 800328a:	f040 80d1 	bne.w	8003430 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800328e:	f7fe fd63 	bl	8001d58 <HAL_RCC_GetPCLK2Freq>
 8003292:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	469a      	mov	sl, r3
 8003298:	f04f 0b00 	mov.w	fp, #0
 800329c:	46d0      	mov	r8, sl
 800329e:	46d9      	mov	r9, fp
 80032a0:	eb18 0308 	adds.w	r3, r8, r8
 80032a4:	eb49 0409 	adc.w	r4, r9, r9
 80032a8:	4698      	mov	r8, r3
 80032aa:	46a1      	mov	r9, r4
 80032ac:	eb18 080a 	adds.w	r8, r8, sl
 80032b0:	eb49 090b 	adc.w	r9, r9, fp
 80032b4:	f04f 0100 	mov.w	r1, #0
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80032c0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80032c4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80032c8:	4688      	mov	r8, r1
 80032ca:	4691      	mov	r9, r2
 80032cc:	eb1a 0508 	adds.w	r5, sl, r8
 80032d0:	eb4b 0609 	adc.w	r6, fp, r9
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	4619      	mov	r1, r3
 80032da:	f04f 0200 	mov.w	r2, #0
 80032de:	f04f 0300 	mov.w	r3, #0
 80032e2:	f04f 0400 	mov.w	r4, #0
 80032e6:	0094      	lsls	r4, r2, #2
 80032e8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80032ec:	008b      	lsls	r3, r1, #2
 80032ee:	461a      	mov	r2, r3
 80032f0:	4623      	mov	r3, r4
 80032f2:	4628      	mov	r0, r5
 80032f4:	4631      	mov	r1, r6
 80032f6:	f7fd f81b 	bl	8000330 <__aeabi_uldivmod>
 80032fa:	4603      	mov	r3, r0
 80032fc:	460c      	mov	r4, r1
 80032fe:	461a      	mov	r2, r3
 8003300:	4bb8      	ldr	r3, [pc, #736]	; (80035e4 <UART_SetConfig+0x6f4>)
 8003302:	fba3 2302 	umull	r2, r3, r3, r2
 8003306:	095b      	lsrs	r3, r3, #5
 8003308:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	469b      	mov	fp, r3
 8003310:	f04f 0c00 	mov.w	ip, #0
 8003314:	46d9      	mov	r9, fp
 8003316:	46e2      	mov	sl, ip
 8003318:	eb19 0309 	adds.w	r3, r9, r9
 800331c:	eb4a 040a 	adc.w	r4, sl, sl
 8003320:	4699      	mov	r9, r3
 8003322:	46a2      	mov	sl, r4
 8003324:	eb19 090b 	adds.w	r9, r9, fp
 8003328:	eb4a 0a0c 	adc.w	sl, sl, ip
 800332c:	f04f 0100 	mov.w	r1, #0
 8003330:	f04f 0200 	mov.w	r2, #0
 8003334:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003338:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800333c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003340:	4689      	mov	r9, r1
 8003342:	4692      	mov	sl, r2
 8003344:	eb1b 0509 	adds.w	r5, fp, r9
 8003348:	eb4c 060a 	adc.w	r6, ip, sl
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	4619      	mov	r1, r3
 8003352:	f04f 0200 	mov.w	r2, #0
 8003356:	f04f 0300 	mov.w	r3, #0
 800335a:	f04f 0400 	mov.w	r4, #0
 800335e:	0094      	lsls	r4, r2, #2
 8003360:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003364:	008b      	lsls	r3, r1, #2
 8003366:	461a      	mov	r2, r3
 8003368:	4623      	mov	r3, r4
 800336a:	4628      	mov	r0, r5
 800336c:	4631      	mov	r1, r6
 800336e:	f7fc ffdf 	bl	8000330 <__aeabi_uldivmod>
 8003372:	4603      	mov	r3, r0
 8003374:	460c      	mov	r4, r1
 8003376:	461a      	mov	r2, r3
 8003378:	4b9a      	ldr	r3, [pc, #616]	; (80035e4 <UART_SetConfig+0x6f4>)
 800337a:	fba3 1302 	umull	r1, r3, r3, r2
 800337e:	095b      	lsrs	r3, r3, #5
 8003380:	2164      	movs	r1, #100	; 0x64
 8003382:	fb01 f303 	mul.w	r3, r1, r3
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	011b      	lsls	r3, r3, #4
 800338a:	3332      	adds	r3, #50	; 0x32
 800338c:	4a95      	ldr	r2, [pc, #596]	; (80035e4 <UART_SetConfig+0x6f4>)
 800338e:	fba2 2303 	umull	r2, r3, r2, r3
 8003392:	095b      	lsrs	r3, r3, #5
 8003394:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003398:	4498      	add	r8, r3
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	469b      	mov	fp, r3
 800339e:	f04f 0c00 	mov.w	ip, #0
 80033a2:	46d9      	mov	r9, fp
 80033a4:	46e2      	mov	sl, ip
 80033a6:	eb19 0309 	adds.w	r3, r9, r9
 80033aa:	eb4a 040a 	adc.w	r4, sl, sl
 80033ae:	4699      	mov	r9, r3
 80033b0:	46a2      	mov	sl, r4
 80033b2:	eb19 090b 	adds.w	r9, r9, fp
 80033b6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80033ba:	f04f 0100 	mov.w	r1, #0
 80033be:	f04f 0200 	mov.w	r2, #0
 80033c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80033c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80033ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80033ce:	4689      	mov	r9, r1
 80033d0:	4692      	mov	sl, r2
 80033d2:	eb1b 0509 	adds.w	r5, fp, r9
 80033d6:	eb4c 060a 	adc.w	r6, ip, sl
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	4619      	mov	r1, r3
 80033e0:	f04f 0200 	mov.w	r2, #0
 80033e4:	f04f 0300 	mov.w	r3, #0
 80033e8:	f04f 0400 	mov.w	r4, #0
 80033ec:	0094      	lsls	r4, r2, #2
 80033ee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80033f2:	008b      	lsls	r3, r1, #2
 80033f4:	461a      	mov	r2, r3
 80033f6:	4623      	mov	r3, r4
 80033f8:	4628      	mov	r0, r5
 80033fa:	4631      	mov	r1, r6
 80033fc:	f7fc ff98 	bl	8000330 <__aeabi_uldivmod>
 8003400:	4603      	mov	r3, r0
 8003402:	460c      	mov	r4, r1
 8003404:	461a      	mov	r2, r3
 8003406:	4b77      	ldr	r3, [pc, #476]	; (80035e4 <UART_SetConfig+0x6f4>)
 8003408:	fba3 1302 	umull	r1, r3, r3, r2
 800340c:	095b      	lsrs	r3, r3, #5
 800340e:	2164      	movs	r1, #100	; 0x64
 8003410:	fb01 f303 	mul.w	r3, r1, r3
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	011b      	lsls	r3, r3, #4
 8003418:	3332      	adds	r3, #50	; 0x32
 800341a:	4a72      	ldr	r2, [pc, #456]	; (80035e4 <UART_SetConfig+0x6f4>)
 800341c:	fba2 2303 	umull	r2, r3, r2, r3
 8003420:	095b      	lsrs	r3, r3, #5
 8003422:	f003 020f 	and.w	r2, r3, #15
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4442      	add	r2, r8
 800342c:	609a      	str	r2, [r3, #8]
 800342e:	e0d0      	b.n	80035d2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003430:	f7fe fc7e 	bl	8001d30 <HAL_RCC_GetPCLK1Freq>
 8003434:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	469a      	mov	sl, r3
 800343a:	f04f 0b00 	mov.w	fp, #0
 800343e:	46d0      	mov	r8, sl
 8003440:	46d9      	mov	r9, fp
 8003442:	eb18 0308 	adds.w	r3, r8, r8
 8003446:	eb49 0409 	adc.w	r4, r9, r9
 800344a:	4698      	mov	r8, r3
 800344c:	46a1      	mov	r9, r4
 800344e:	eb18 080a 	adds.w	r8, r8, sl
 8003452:	eb49 090b 	adc.w	r9, r9, fp
 8003456:	f04f 0100 	mov.w	r1, #0
 800345a:	f04f 0200 	mov.w	r2, #0
 800345e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003462:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003466:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800346a:	4688      	mov	r8, r1
 800346c:	4691      	mov	r9, r2
 800346e:	eb1a 0508 	adds.w	r5, sl, r8
 8003472:	eb4b 0609 	adc.w	r6, fp, r9
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	4619      	mov	r1, r3
 800347c:	f04f 0200 	mov.w	r2, #0
 8003480:	f04f 0300 	mov.w	r3, #0
 8003484:	f04f 0400 	mov.w	r4, #0
 8003488:	0094      	lsls	r4, r2, #2
 800348a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800348e:	008b      	lsls	r3, r1, #2
 8003490:	461a      	mov	r2, r3
 8003492:	4623      	mov	r3, r4
 8003494:	4628      	mov	r0, r5
 8003496:	4631      	mov	r1, r6
 8003498:	f7fc ff4a 	bl	8000330 <__aeabi_uldivmod>
 800349c:	4603      	mov	r3, r0
 800349e:	460c      	mov	r4, r1
 80034a0:	461a      	mov	r2, r3
 80034a2:	4b50      	ldr	r3, [pc, #320]	; (80035e4 <UART_SetConfig+0x6f4>)
 80034a4:	fba3 2302 	umull	r2, r3, r3, r2
 80034a8:	095b      	lsrs	r3, r3, #5
 80034aa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	469b      	mov	fp, r3
 80034b2:	f04f 0c00 	mov.w	ip, #0
 80034b6:	46d9      	mov	r9, fp
 80034b8:	46e2      	mov	sl, ip
 80034ba:	eb19 0309 	adds.w	r3, r9, r9
 80034be:	eb4a 040a 	adc.w	r4, sl, sl
 80034c2:	4699      	mov	r9, r3
 80034c4:	46a2      	mov	sl, r4
 80034c6:	eb19 090b 	adds.w	r9, r9, fp
 80034ca:	eb4a 0a0c 	adc.w	sl, sl, ip
 80034ce:	f04f 0100 	mov.w	r1, #0
 80034d2:	f04f 0200 	mov.w	r2, #0
 80034d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034da:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80034de:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80034e2:	4689      	mov	r9, r1
 80034e4:	4692      	mov	sl, r2
 80034e6:	eb1b 0509 	adds.w	r5, fp, r9
 80034ea:	eb4c 060a 	adc.w	r6, ip, sl
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	4619      	mov	r1, r3
 80034f4:	f04f 0200 	mov.w	r2, #0
 80034f8:	f04f 0300 	mov.w	r3, #0
 80034fc:	f04f 0400 	mov.w	r4, #0
 8003500:	0094      	lsls	r4, r2, #2
 8003502:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003506:	008b      	lsls	r3, r1, #2
 8003508:	461a      	mov	r2, r3
 800350a:	4623      	mov	r3, r4
 800350c:	4628      	mov	r0, r5
 800350e:	4631      	mov	r1, r6
 8003510:	f7fc ff0e 	bl	8000330 <__aeabi_uldivmod>
 8003514:	4603      	mov	r3, r0
 8003516:	460c      	mov	r4, r1
 8003518:	461a      	mov	r2, r3
 800351a:	4b32      	ldr	r3, [pc, #200]	; (80035e4 <UART_SetConfig+0x6f4>)
 800351c:	fba3 1302 	umull	r1, r3, r3, r2
 8003520:	095b      	lsrs	r3, r3, #5
 8003522:	2164      	movs	r1, #100	; 0x64
 8003524:	fb01 f303 	mul.w	r3, r1, r3
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	011b      	lsls	r3, r3, #4
 800352c:	3332      	adds	r3, #50	; 0x32
 800352e:	4a2d      	ldr	r2, [pc, #180]	; (80035e4 <UART_SetConfig+0x6f4>)
 8003530:	fba2 2303 	umull	r2, r3, r2, r3
 8003534:	095b      	lsrs	r3, r3, #5
 8003536:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800353a:	4498      	add	r8, r3
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	469b      	mov	fp, r3
 8003540:	f04f 0c00 	mov.w	ip, #0
 8003544:	46d9      	mov	r9, fp
 8003546:	46e2      	mov	sl, ip
 8003548:	eb19 0309 	adds.w	r3, r9, r9
 800354c:	eb4a 040a 	adc.w	r4, sl, sl
 8003550:	4699      	mov	r9, r3
 8003552:	46a2      	mov	sl, r4
 8003554:	eb19 090b 	adds.w	r9, r9, fp
 8003558:	eb4a 0a0c 	adc.w	sl, sl, ip
 800355c:	f04f 0100 	mov.w	r1, #0
 8003560:	f04f 0200 	mov.w	r2, #0
 8003564:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003568:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800356c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003570:	4689      	mov	r9, r1
 8003572:	4692      	mov	sl, r2
 8003574:	eb1b 0509 	adds.w	r5, fp, r9
 8003578:	eb4c 060a 	adc.w	r6, ip, sl
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	4619      	mov	r1, r3
 8003582:	f04f 0200 	mov.w	r2, #0
 8003586:	f04f 0300 	mov.w	r3, #0
 800358a:	f04f 0400 	mov.w	r4, #0
 800358e:	0094      	lsls	r4, r2, #2
 8003590:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003594:	008b      	lsls	r3, r1, #2
 8003596:	461a      	mov	r2, r3
 8003598:	4623      	mov	r3, r4
 800359a:	4628      	mov	r0, r5
 800359c:	4631      	mov	r1, r6
 800359e:	f7fc fec7 	bl	8000330 <__aeabi_uldivmod>
 80035a2:	4603      	mov	r3, r0
 80035a4:	460c      	mov	r4, r1
 80035a6:	461a      	mov	r2, r3
 80035a8:	4b0e      	ldr	r3, [pc, #56]	; (80035e4 <UART_SetConfig+0x6f4>)
 80035aa:	fba3 1302 	umull	r1, r3, r3, r2
 80035ae:	095b      	lsrs	r3, r3, #5
 80035b0:	2164      	movs	r1, #100	; 0x64
 80035b2:	fb01 f303 	mul.w	r3, r1, r3
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	011b      	lsls	r3, r3, #4
 80035ba:	3332      	adds	r3, #50	; 0x32
 80035bc:	4a09      	ldr	r2, [pc, #36]	; (80035e4 <UART_SetConfig+0x6f4>)
 80035be:	fba2 2303 	umull	r2, r3, r2, r3
 80035c2:	095b      	lsrs	r3, r3, #5
 80035c4:	f003 020f 	and.w	r2, r3, #15
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4442      	add	r2, r8
 80035ce:	609a      	str	r2, [r3, #8]
}
 80035d0:	e7ff      	b.n	80035d2 <UART_SetConfig+0x6e2>
 80035d2:	bf00      	nop
 80035d4:	3714      	adds	r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035dc:	40011000 	.word	0x40011000
 80035e0:	40011400 	.word	0x40011400
 80035e4:	51eb851f 	.word	0x51eb851f

080035e8 <init_esp8266>:
  init_ap_mode_func_ptr,
  init_sta_mode_func_ptr
};

PUBLIC int init_esp8266(WorkingMode_t working_mode)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	4603      	mov	r3, r0
 80035f0:	71fb      	strb	r3, [r7, #7]
  unsigned char i = 0;
 80035f2:	2300      	movs	r3, #0
 80035f4:	73fb      	strb	r3, [r7, #15]
  switch (working_mode)
 80035f6:	79fb      	ldrb	r3, [r7, #7]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d00b      	beq.n	8003614 <init_esp8266+0x2c>
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d01b      	beq.n	8003638 <init_esp8266+0x50>
 8003600:	e023      	b.n	800364a <init_esp8266+0x62>
  {
  case ACCESS_POINT_MODE:
      while( init_esp8266_func_ptr[ACCESS_POINT_MODE][i] != NULL )
      {
        init_esp8266_func_ptr[ACCESS_POINT_MODE][i++]();
 8003602:	4b15      	ldr	r3, [pc, #84]	; (8003658 <init_esp8266+0x70>)
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	7bfb      	ldrb	r3, [r7, #15]
 8003608:	1c59      	adds	r1, r3, #1
 800360a:	73f9      	strb	r1, [r7, #15]
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	4413      	add	r3, r2
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4798      	blx	r3
      while( init_esp8266_func_ptr[ACCESS_POINT_MODE][i] != NULL )
 8003614:	4b10      	ldr	r3, [pc, #64]	; (8003658 <init_esp8266+0x70>)
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	7bfb      	ldrb	r3, [r7, #15]
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4413      	add	r3, r2
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d1ee      	bne.n	8003602 <init_esp8266+0x1a>
      }
    break;
 8003624:	e013      	b.n	800364e <init_esp8266+0x66>
  case STATION_MODE:
      while( init_esp8266_func_ptr[STATION_MODE][i] != NULL )
      {
        init_esp8266_func_ptr[STATION_MODE][i++]();
 8003626:	4b0c      	ldr	r3, [pc, #48]	; (8003658 <init_esp8266+0x70>)
 8003628:	685a      	ldr	r2, [r3, #4]
 800362a:	7bfb      	ldrb	r3, [r7, #15]
 800362c:	1c59      	adds	r1, r3, #1
 800362e:	73f9      	strb	r1, [r7, #15]
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	4413      	add	r3, r2
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4798      	blx	r3
      while( init_esp8266_func_ptr[STATION_MODE][i] != NULL )
 8003638:	4b07      	ldr	r3, [pc, #28]	; (8003658 <init_esp8266+0x70>)
 800363a:	685a      	ldr	r2, [r3, #4]
 800363c:	7bfb      	ldrb	r3, [r7, #15]
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	4413      	add	r3, r2
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d1ee      	bne.n	8003626 <init_esp8266+0x3e>
      }
    break;
 8003648:	e001      	b.n	800364e <init_esp8266+0x66>
  default:
    return ESP8266_INIT_FAILED;
 800364a:	2300      	movs	r3, #0
 800364c:	e000      	b.n	8003650 <init_esp8266+0x68>
    break;
  }

  return ESP8266_INIT_SUCCESS;
 800364e:	2301      	movs	r3, #1
}
 8003650:	4618      	mov	r0, r3
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	20000040 	.word	0x20000040

0800365c <send_to_esp8266>:

PUBLIC void send_to_esp8266(uint8_t *espBuff ,size_t buffLen)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  HAL_UART_Transmit(&huart4, espBuff, (uint16_t) buffLen, UART_TRANSMIT_TIMEOUT);
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	b29a      	uxth	r2, r3
 800366a:	f241 3388 	movw	r3, #5000	; 0x1388
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	4803      	ldr	r0, [pc, #12]	; (8003680 <send_to_esp8266+0x24>)
 8003672:	f7ff f808 	bl	8002686 <HAL_UART_Transmit>
}
 8003676:	bf00      	nop
 8003678:	3708      	adds	r7, #8
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	200144b4 	.word	0x200144b4

08003684 <send_data_to_esp8266>:

PUBLIC void send_data_to_esp8266(uint8_t * send_data ,size_t len)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b090      	sub	sp, #64	; 0x40
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
  uint8_t espBuff[30] = {0};
 800368e:	f107 0320 	add.w	r3, r7, #32
 8003692:	221e      	movs	r2, #30
 8003694:	2100      	movs	r1, #0
 8003696:	4618      	mov	r0, r3
 8003698:	f005 f920 	bl	80088dc <memset>
  uint8_t cmdBuff[20] = {0};
 800369c:	f107 030c 	add.w	r3, r7, #12
 80036a0:	2200      	movs	r2, #0
 80036a2:	601a      	str	r2, [r3, #0]
 80036a4:	605a      	str	r2, [r3, #4]
 80036a6:	609a      	str	r2, [r3, #8]
 80036a8:	60da      	str	r2, [r3, #12]
 80036aa:	611a      	str	r2, [r3, #16]

  strcpy((char *)espBuff, esp8266_command_table[SEND_DATA_COMMAND]);
 80036ac:	4a17      	ldr	r2, [pc, #92]	; (800370c <send_data_to_esp8266+0x88>)
 80036ae:	f107 0320 	add.w	r3, r7, #32
 80036b2:	6810      	ldr	r0, [r2, #0]
 80036b4:	6851      	ldr	r1, [r2, #4]
 80036b6:	6892      	ldr	r2, [r2, #8]
 80036b8:	c307      	stmia	r3!, {r0, r1, r2}
  
  (void) sprintf((char *)cmdBuff, "%d,%d\r\n",0,len);
 80036ba:	f107 000c 	add.w	r0, r7, #12
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	2200      	movs	r2, #0
 80036c2:	4913      	ldr	r1, [pc, #76]	; (8003710 <send_data_to_esp8266+0x8c>)
 80036c4:	f005 f9ca 	bl	8008a5c <siprintf>
  (void) strcat((char *)espBuff, (const char *) cmdBuff);
 80036c8:	f107 020c 	add.w	r2, r7, #12
 80036cc:	f107 0320 	add.w	r3, r7, #32
 80036d0:	4611      	mov	r1, r2
 80036d2:	4618      	mov	r0, r3
 80036d4:	f005 f9e2 	bl	8008a9c <strcat>
  HAL_Delay(1);
 80036d8:	2001      	movs	r0, #1
 80036da:	f7fd fc13 	bl	8000f04 <HAL_Delay>
  send_to_esp8266(espBuff, strlen((const char *)espBuff));
 80036de:	f107 0320 	add.w	r3, r7, #32
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7fc fdc8 	bl	8000278 <strlen>
 80036e8:	4602      	mov	r2, r0
 80036ea:	f107 0320 	add.w	r3, r7, #32
 80036ee:	4611      	mov	r1, r2
 80036f0:	4618      	mov	r0, r3
 80036f2:	f7ff ffb3 	bl	800365c <send_to_esp8266>
  HAL_Delay(1);
 80036f6:	2001      	movs	r0, #1
 80036f8:	f7fd fc04 	bl	8000f04 <HAL_Delay>
  send_to_esp8266(send_data,len);
 80036fc:	6839      	ldr	r1, [r7, #0]
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f7ff ffac 	bl	800365c <send_to_esp8266>
}
 8003704:	bf00      	nop
 8003706:	3740      	adds	r7, #64	; 0x40
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	080092e8 	.word	0x080092e8
 8003710:	08009300 	.word	0x08009300

08003714 <send_AT>:

PRIVATE void send_AT()
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b086      	sub	sp, #24
 8003718:	af00      	add	r7, sp, #0
  uint8_t espBuff[20] = {0};
 800371a:	463b      	mov	r3, r7
 800371c:	2200      	movs	r2, #0
 800371e:	601a      	str	r2, [r3, #0]
 8003720:	605a      	str	r2, [r3, #4]
 8003722:	609a      	str	r2, [r3, #8]
 8003724:	60da      	str	r2, [r3, #12]
 8003726:	611a      	str	r2, [r3, #16]
  size_t buffLen;

  buffLen = (size_t) sprintf((char *)espBuff, esp8266_command_table[AT_COMMAND]);
 8003728:	4a09      	ldr	r2, [pc, #36]	; (8003750 <send_AT+0x3c>)
 800372a:	463b      	mov	r3, r7
 800372c:	4611      	mov	r1, r2
 800372e:	4618      	mov	r0, r3
 8003730:	f005 f994 	bl	8008a5c <siprintf>
 8003734:	4603      	mov	r3, r0
 8003736:	617b      	str	r3, [r7, #20]
  HAL_Delay(200);
 8003738:	20c8      	movs	r0, #200	; 0xc8
 800373a:	f7fd fbe3 	bl	8000f04 <HAL_Delay>
  send_to_esp8266(espBuff, buffLen);
 800373e:	463b      	mov	r3, r7
 8003740:	6979      	ldr	r1, [r7, #20]
 8003742:	4618      	mov	r0, r3
 8003744:	f7ff ff8a 	bl	800365c <send_to_esp8266>
}
 8003748:	bf00      	nop
 800374a:	3718      	adds	r7, #24
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}
 8003750:	08009298 	.word	0x08009298

08003754 <receive_from_esp8266_polling>:

PUBLIC void receive_from_esp8266_polling(uint8_t * rBuff, size_t size)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
  HAL_UART_Receive(&huart4, (uint8_t *)rBuff, size, UART_RECEIVE_TIMEOUT);
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	b29a      	uxth	r2, r3
 8003762:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003766:	6879      	ldr	r1, [r7, #4]
 8003768:	4803      	ldr	r0, [pc, #12]	; (8003778 <receive_from_esp8266_polling+0x24>)
 800376a:	f7ff f825 	bl	80027b8 <HAL_UART_Receive>
}
 800376e:	bf00      	nop
 8003770:	3708      	adds	r7, #8
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	200144b4 	.word	0x200144b4

0800377c <waiting_OK>:

PRIVATE void waiting_OK()
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
  uint8_t rBuff[20] = {0};
 8003782:	1d3b      	adds	r3, r7, #4
 8003784:	2200      	movs	r2, #0
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	605a      	str	r2, [r3, #4]
 800378a:	609a      	str	r2, [r3, #8]
 800378c:	60da      	str	r2, [r3, #12]
 800378e:	611a      	str	r2, [r3, #16]

  receive_from_esp8266_polling(rBuff, 20);
 8003790:	1d3b      	adds	r3, r7, #4
 8003792:	2114      	movs	r1, #20
 8003794:	4618      	mov	r0, r3
 8003796:	f7ff ffdd 	bl	8003754 <receive_from_esp8266_polling>
  HAL_Delay(100);
 800379a:	2064      	movs	r0, #100	; 0x64
 800379c:	f7fd fbb2 	bl	8000f04 <HAL_Delay>

  while(strstr((char *) rBuff,esp8266_response_table[OK_RESPONSE]) == NULL)
 80037a0:	e00d      	b.n	80037be <waiting_OK+0x42>
  {
    HAL_Delay(200);
 80037a2:	20c8      	movs	r0, #200	; 0xc8
 80037a4:	f7fd fbae 	bl	8000f04 <HAL_Delay>
    send_AT();
 80037a8:	f7ff ffb4 	bl	8003714 <send_AT>
    receive_from_esp8266_polling(rBuff, 20);
 80037ac:	1d3b      	adds	r3, r7, #4
 80037ae:	2114      	movs	r1, #20
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff ffcf 	bl	8003754 <receive_from_esp8266_polling>
    HAL_Delay(500);
 80037b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80037ba:	f7fd fba3 	bl	8000f04 <HAL_Delay>
  while(strstr((char *) rBuff,esp8266_response_table[OK_RESPONSE]) == NULL)
 80037be:	4a06      	ldr	r2, [pc, #24]	; (80037d8 <waiting_OK+0x5c>)
 80037c0:	1d3b      	adds	r3, r7, #4
 80037c2:	4611      	mov	r1, r2
 80037c4:	4618      	mov	r0, r3
 80037c6:	f005 f98d 	bl	8008ae4 <strstr>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d0e8      	beq.n	80037a2 <waiting_OK+0x26>
  }
}
 80037d0:	bf00      	nop
 80037d2:	3718      	adds	r7, #24
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	080092f4 	.word	0x080092f4

080037dc <connection_test>:

PRIVATE void connection_test()
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	af00      	add	r7, sp, #0
  send_AT();
 80037e0:	f7ff ff98 	bl	8003714 <send_AT>
  waiting_OK();
 80037e4:	f7ff ffca 	bl	800377c <waiting_OK>
}
 80037e8:	bf00      	nop
 80037ea:	bd80      	pop	{r7, pc}

080037ec <disable_echo>:

PRIVATE void disable_echo()
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
  int buffLen;
  uint8_t espBuff[20] = {0};
 80037f2:	463b      	mov	r3, r7
 80037f4:	2200      	movs	r2, #0
 80037f6:	601a      	str	r2, [r3, #0]
 80037f8:	605a      	str	r2, [r3, #4]
 80037fa:	609a      	str	r2, [r3, #8]
 80037fc:	60da      	str	r2, [r3, #12]
 80037fe:	611a      	str	r2, [r3, #16]

  buffLen = sprintf((char *)espBuff,esp8266_command_table[ATE_COMMAND]);
 8003800:	4a09      	ldr	r2, [pc, #36]	; (8003828 <disable_echo+0x3c>)
 8003802:	463b      	mov	r3, r7
 8003804:	4611      	mov	r1, r2
 8003806:	4618      	mov	r0, r3
 8003808:	f005 f928 	bl	8008a5c <siprintf>
 800380c:	6178      	str	r0, [r7, #20]
  HAL_Delay(200);
 800380e:	20c8      	movs	r0, #200	; 0xc8
 8003810:	f7fd fb78 	bl	8000f04 <HAL_Delay>
  send_to_esp8266(espBuff,buffLen);
 8003814:	697a      	ldr	r2, [r7, #20]
 8003816:	463b      	mov	r3, r7
 8003818:	4611      	mov	r1, r2
 800381a:	4618      	mov	r0, r3
 800381c:	f7ff ff1e 	bl	800365c <send_to_esp8266>
}
 8003820:	bf00      	nop
 8003822:	3718      	adds	r7, #24
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	080092a0 	.word	0x080092a0

0800382c <set_network_name_and_password>:

PRIVATE void set_network_name_and_password()
{
 800382c:	b5b0      	push	{r4, r5, r7, lr}
 800382e:	b0a0      	sub	sp, #128	; 0x80
 8003830:	af00      	add	r7, sp, #0
  uint8_t espBuff[50] = {0};
 8003832:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003836:	2232      	movs	r2, #50	; 0x32
 8003838:	2100      	movs	r1, #0
 800383a:	4618      	mov	r0, r3
 800383c:	f005 f84e 	bl	80088dc <memset>
  strcpy((char *) espBuff,esp8266_command_table[SET_NETWORK_NAME_PASSWORD_COMMAND]);
 8003840:	4a22      	ldr	r2, [pc, #136]	; (80038cc <set_network_name_and_password+0xa0>)
 8003842:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003846:	4614      	mov	r4, r2
 8003848:	6820      	ldr	r0, [r4, #0]
 800384a:	6861      	ldr	r1, [r4, #4]
 800384c:	68a2      	ldr	r2, [r4, #8]
 800384e:	c307      	stmia	r3!, {r0, r1, r2}
 8003850:	89a2      	ldrh	r2, [r4, #12]
 8003852:	801a      	strh	r2, [r3, #0]
  uint8_t cmdBuff[40] = {0};
 8003854:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003858:	2228      	movs	r2, #40	; 0x28
 800385a:	2100      	movs	r1, #0
 800385c:	4618      	mov	r0, r3
 800385e:	f005 f83d 	bl	80088dc <memset>

  const char MY_NETWORK_NAME[]= "FreeRTOS_UGUR_UNAL";
 8003862:	4b1b      	ldr	r3, [pc, #108]	; (80038d0 <set_network_name_and_password+0xa4>)
 8003864:	f107 0410 	add.w	r4, r7, #16
 8003868:	461d      	mov	r5, r3
 800386a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800386c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800386e:	682b      	ldr	r3, [r5, #0]
 8003870:	461a      	mov	r2, r3
 8003872:	8022      	strh	r2, [r4, #0]
 8003874:	3402      	adds	r4, #2
 8003876:	0c1b      	lsrs	r3, r3, #16
 8003878:	7023      	strb	r3, [r4, #0]
  const char MY_NETWORK_PASSWORD[] =  "Naber7816";
 800387a:	4a16      	ldr	r2, [pc, #88]	; (80038d4 <set_network_name_and_password+0xa8>)
 800387c:	1d3b      	adds	r3, r7, #4
 800387e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003880:	c303      	stmia	r3!, {r0, r1}
 8003882:	801a      	strh	r2, [r3, #0]

  (void) sprintf((char *)cmdBuff, "\"%s\",\"%s\",5,4\r\n",MY_NETWORK_NAME,MY_NETWORK_PASSWORD);
 8003884:	1d3b      	adds	r3, r7, #4
 8003886:	f107 0210 	add.w	r2, r7, #16
 800388a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800388e:	4912      	ldr	r1, [pc, #72]	; (80038d8 <set_network_name_and_password+0xac>)
 8003890:	f005 f8e4 	bl	8008a5c <siprintf>
  (void) strcat((char *) espBuff, (const char *) cmdBuff);
 8003894:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8003898:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800389c:	4611      	mov	r1, r2
 800389e:	4618      	mov	r0, r3
 80038a0:	f005 f8fc 	bl	8008a9c <strcat>
  HAL_Delay(200);
 80038a4:	20c8      	movs	r0, #200	; 0xc8
 80038a6:	f7fd fb2d 	bl	8000f04 <HAL_Delay>
  send_to_esp8266(espBuff, strlen((const char *)espBuff) + 1);
 80038aa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80038ae:	4618      	mov	r0, r3
 80038b0:	f7fc fce2 	bl	8000278 <strlen>
 80038b4:	4603      	mov	r3, r0
 80038b6:	1c5a      	adds	r2, r3, #1
 80038b8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80038bc:	4611      	mov	r1, r2
 80038be:	4618      	mov	r0, r3
 80038c0:	f7ff fecc 	bl	800365c <send_to_esp8266>
}
 80038c4:	bf00      	nop
 80038c6:	3780      	adds	r7, #128	; 0x80
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bdb0      	pop	{r4, r5, r7, pc}
 80038cc:	080092a8 	.word	0x080092a8
 80038d0:	08009318 	.word	0x08009318
 80038d4:	0800932c 	.word	0x0800932c
 80038d8:	08009308 	.word	0x08009308

080038dc <enable_multiple_tcp_conn>:

PRIVATE void enable_multiple_tcp_conn()
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
  int buffLen;
  uint8_t espBuff[20] = {0};
 80038e2:	463b      	mov	r3, r7
 80038e4:	2200      	movs	r2, #0
 80038e6:	601a      	str	r2, [r3, #0]
 80038e8:	605a      	str	r2, [r3, #4]
 80038ea:	609a      	str	r2, [r3, #8]
 80038ec:	60da      	str	r2, [r3, #12]
 80038ee:	611a      	str	r2, [r3, #16]

  buffLen = sprintf((char *)espBuff, esp8266_command_table[ENABLE_MULTIPLE_TCP_CONN_COMMAND]);
 80038f0:	4a09      	ldr	r2, [pc, #36]	; (8003918 <enable_multiple_tcp_conn+0x3c>)
 80038f2:	463b      	mov	r3, r7
 80038f4:	4611      	mov	r1, r2
 80038f6:	4618      	mov	r0, r3
 80038f8:	f005 f8b0 	bl	8008a5c <siprintf>
 80038fc:	6178      	str	r0, [r7, #20]
  HAL_Delay(200);
 80038fe:	20c8      	movs	r0, #200	; 0xc8
 8003900:	f7fd fb00 	bl	8000f04 <HAL_Delay>
  send_to_esp8266(espBuff, buffLen);
 8003904:	697a      	ldr	r2, [r7, #20]
 8003906:	463b      	mov	r3, r7
 8003908:	4611      	mov	r1, r2
 800390a:	4618      	mov	r0, r3
 800390c:	f7ff fea6 	bl	800365c <send_to_esp8266>
}
 8003910:	bf00      	nop
 8003912:	3718      	adds	r7, #24
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	080092b8 	.word	0x080092b8

0800391c <connect_to_AP>:

PRIVATE void connect_to_AP() 
{
 800391c:	b5b0      	push	{r4, r5, r7, lr}
 800391e:	b0a0      	sub	sp, #128	; 0x80
 8003920:	af00      	add	r7, sp, #0
  uint8_t espBuff[50] = {0};
 8003922:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003926:	2232      	movs	r2, #50	; 0x32
 8003928:	2100      	movs	r1, #0
 800392a:	4618      	mov	r0, r3
 800392c:	f004 ffd6 	bl	80088dc <memset>
  strcpy((char *) espBuff,esp8266_command_table[CONNECT_TO_AP_COMMAND]);
 8003930:	4a23      	ldr	r2, [pc, #140]	; (80039c0 <connect_to_AP+0xa4>)
 8003932:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003936:	4614      	mov	r4, r2
 8003938:	6820      	ldr	r0, [r4, #0]
 800393a:	6861      	ldr	r1, [r4, #4]
 800393c:	68a2      	ldr	r2, [r4, #8]
 800393e:	c307      	stmia	r3!, {r0, r1, r2}
 8003940:	89a2      	ldrh	r2, [r4, #12]
 8003942:	801a      	strh	r2, [r3, #0]
  uint8_t cmdBuff[40] = {0};
 8003944:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003948:	2228      	movs	r2, #40	; 0x28
 800394a:	2100      	movs	r1, #0
 800394c:	4618      	mov	r0, r3
 800394e:	f004 ffc5 	bl	80088dc <memset>

  const char MY_WIFI_NAME[]= "FiberHGW_TP67EA_2.4GHz"; //"TTNET_ZyXEL_V4P9";
 8003952:	4b1c      	ldr	r3, [pc, #112]	; (80039c4 <connect_to_AP+0xa8>)
 8003954:	f107 040c 	add.w	r4, r7, #12
 8003958:	461d      	mov	r5, r3
 800395a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800395c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800395e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003962:	6020      	str	r0, [r4, #0]
 8003964:	3404      	adds	r4, #4
 8003966:	8021      	strh	r1, [r4, #0]
 8003968:	3402      	adds	r4, #2
 800396a:	0c0b      	lsrs	r3, r1, #16
 800396c:	7023      	strb	r3, [r4, #0]
  const char PASSWORD[] = "MgN4juXH";  // "4C6FcB7B29454";
 800396e:	4a16      	ldr	r2, [pc, #88]	; (80039c8 <connect_to_AP+0xac>)
 8003970:	463b      	mov	r3, r7
 8003972:	ca07      	ldmia	r2, {r0, r1, r2}
 8003974:	c303      	stmia	r3!, {r0, r1}
 8003976:	701a      	strb	r2, [r3, #0]

  (void) sprintf((char *)cmdBuff, "\"%s\",\"%s\"\r\n",MY_WIFI_NAME,PASSWORD);
 8003978:	463b      	mov	r3, r7
 800397a:	f107 020c 	add.w	r2, r7, #12
 800397e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003982:	4912      	ldr	r1, [pc, #72]	; (80039cc <connect_to_AP+0xb0>)
 8003984:	f005 f86a 	bl	8008a5c <siprintf>
  (void) strcat((char *)espBuff, (const char *) cmdBuff);
 8003988:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800398c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003990:	4611      	mov	r1, r2
 8003992:	4618      	mov	r0, r3
 8003994:	f005 f882 	bl	8008a9c <strcat>
  HAL_Delay(200);
 8003998:	20c8      	movs	r0, #200	; 0xc8
 800399a:	f7fd fab3 	bl	8000f04 <HAL_Delay>
  send_to_esp8266(espBuff, strlen((const char *) espBuff) + 1);
 800399e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7fc fc68 	bl	8000278 <strlen>
 80039a8:	4603      	mov	r3, r0
 80039aa:	1c5a      	adds	r2, r3, #1
 80039ac:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80039b0:	4611      	mov	r1, r2
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7ff fe52 	bl	800365c <send_to_esp8266>
}
 80039b8:	bf00      	nop
 80039ba:	3780      	adds	r7, #128	; 0x80
 80039bc:	46bd      	mov	sp, r7
 80039be:	bdb0      	pop	{r4, r5, r7, pc}
 80039c0:	080092c8 	.word	0x080092c8
 80039c4:	08009344 	.word	0x08009344
 80039c8:	0800935c 	.word	0x0800935c
 80039cc:	08009338 	.word	0x08009338

080039d0 <configure_as_tcp_server>:

PRIVATE void configure_as_tcp_server()
{
 80039d0:	b590      	push	{r4, r7, lr}
 80039d2:	b09d      	sub	sp, #116	; 0x74
 80039d4:	af00      	add	r7, sp, #0
  uint8_t espBuff[50] = {0};
 80039d6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80039da:	2232      	movs	r2, #50	; 0x32
 80039dc:	2100      	movs	r1, #0
 80039de:	4618      	mov	r0, r3
 80039e0:	f004 ff7c 	bl	80088dc <memset>
  strcpy((char *) espBuff,esp8266_command_table[CONFIG_AS_TCP_SERVER_COMMAND]);
 80039e4:	4a36      	ldr	r2, [pc, #216]	; (8003ac0 <configure_as_tcp_server+0xf0>)
 80039e6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80039ea:	4614      	mov	r4, r2
 80039ec:	6820      	ldr	r0, [r4, #0]
 80039ee:	6861      	ldr	r1, [r4, #4]
 80039f0:	68a2      	ldr	r2, [r4, #8]
 80039f2:	c307      	stmia	r3!, {r0, r1, r2}
 80039f4:	89a2      	ldrh	r2, [r4, #12]
 80039f6:	801a      	strh	r2, [r3, #0]
  uint8_t cmdBuff[40] = {0};
 80039f8:	f107 0314 	add.w	r3, r7, #20
 80039fc:	2228      	movs	r2, #40	; 0x28
 80039fe:	2100      	movs	r1, #0
 8003a00:	4618      	mov	r0, r3
 8003a02:	f004 ff6b 	bl	80088dc <memset>
  uint8_t rBuff[20] = {0};
 8003a06:	463b      	mov	r3, r7
 8003a08:	2200      	movs	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]
 8003a0c:	605a      	str	r2, [r3, #4]
 8003a0e:	609a      	str	r2, [r3, #8]
 8003a10:	60da      	str	r2, [r3, #12]
 8003a12:	611a      	str	r2, [r3, #16]

  (void) sprintf((char *)cmdBuff, "%d,%d\r\n",CREATE_TCP_SERVER,PORT_NUMBER);
 8003a14:	f107 0014 	add.w	r0, r7, #20
 8003a18:	f241 338b 	movw	r3, #5003	; 0x138b
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	4929      	ldr	r1, [pc, #164]	; (8003ac4 <configure_as_tcp_server+0xf4>)
 8003a20:	f005 f81c 	bl	8008a5c <siprintf>
  (void) strcat((char *)espBuff,(const char *) cmdBuff);
 8003a24:	f107 0214 	add.w	r2, r7, #20
 8003a28:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003a2c:	4611      	mov	r1, r2
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f005 f834 	bl	8008a9c <strcat>

  HAL_Delay(200);
 8003a34:	20c8      	movs	r0, #200	; 0xc8
 8003a36:	f7fd fa65 	bl	8000f04 <HAL_Delay>
  send_to_esp8266(espBuff, strlen((const char *) espBuff) + 1);
 8003a3a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f7fc fc1a 	bl	8000278 <strlen>
 8003a44:	4603      	mov	r3, r0
 8003a46:	1c5a      	adds	r2, r3, #1
 8003a48:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003a4c:	4611      	mov	r1, r2
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7ff fe04 	bl	800365c <send_to_esp8266>

  receive_from_esp8266_polling(rBuff, 20);
 8003a54:	463b      	mov	r3, r7
 8003a56:	2114      	movs	r1, #20
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7ff fe7b 	bl	8003754 <receive_from_esp8266_polling>

  while(strstr((char *) rBuff,esp8266_response_table[OK_RESPONSE]) == NULL && strstr((char *) rBuff,esp8266_response_table[ALREADY_RESPONSE]) == NULL)
 8003a5e:	e018      	b.n	8003a92 <configure_as_tcp_server+0xc2>
  {
    HAL_Delay(200);
 8003a60:	20c8      	movs	r0, #200	; 0xc8
 8003a62:	f7fd fa4f 	bl	8000f04 <HAL_Delay>
    send_to_esp8266(espBuff, strlen((const char *) espBuff) + 1);
 8003a66:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fc fc04 	bl	8000278 <strlen>
 8003a70:	4603      	mov	r3, r0
 8003a72:	1c5a      	adds	r2, r3, #1
 8003a74:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003a78:	4611      	mov	r1, r2
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7ff fdee 	bl	800365c <send_to_esp8266>
    receive_from_esp8266_polling(rBuff, 20);
 8003a80:	463b      	mov	r3, r7
 8003a82:	2114      	movs	r1, #20
 8003a84:	4618      	mov	r0, r3
 8003a86:	f7ff fe65 	bl	8003754 <receive_from_esp8266_polling>
    HAL_Delay(1000);
 8003a8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003a8e:	f7fd fa39 	bl	8000f04 <HAL_Delay>
  while(strstr((char *) rBuff,esp8266_response_table[OK_RESPONSE]) == NULL && strstr((char *) rBuff,esp8266_response_table[ALREADY_RESPONSE]) == NULL)
 8003a92:	4a0d      	ldr	r2, [pc, #52]	; (8003ac8 <configure_as_tcp_server+0xf8>)
 8003a94:	463b      	mov	r3, r7
 8003a96:	4611      	mov	r1, r2
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f005 f823 	bl	8008ae4 <strstr>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d108      	bne.n	8003ab6 <configure_as_tcp_server+0xe6>
 8003aa4:	4a09      	ldr	r2, [pc, #36]	; (8003acc <configure_as_tcp_server+0xfc>)
 8003aa6:	463b      	mov	r3, r7
 8003aa8:	4611      	mov	r1, r2
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f005 f81a 	bl	8008ae4 <strstr>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d0d4      	beq.n	8003a60 <configure_as_tcp_server+0x90>
  }
}
 8003ab6:	bf00      	nop
 8003ab8:	3774      	adds	r7, #116	; 0x74
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd90      	pop	{r4, r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	080092d8 	.word	0x080092d8
 8003ac4:	08009300 	.word	0x08009300
 8003ac8:	080092f4 	.word	0x080092f4
 8003acc:	080092f8 	.word	0x080092f8

08003ad0 <enable_receive_esp8266_IT>:

void enable_receive_esp8266_IT()
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	af00      	add	r7, sp, #0
	 HAL_UART_Receive_IT(&huart4, (uint8_t *)&esp8266_uart_receive.input_data, 1);
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	4903      	ldr	r1, [pc, #12]	; (8003ae4 <enable_receive_esp8266_IT+0x14>)
 8003ad8:	4803      	ldr	r0, [pc, #12]	; (8003ae8 <enable_receive_esp8266_IT+0x18>)
 8003ada:	f7fe ff13 	bl	8002904 <HAL_UART_Receive_IT>
}
 8003ade:	bf00      	nop
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	20000147 	.word	0x20000147
 8003ae8:	200144b4 	.word	0x200144b4

08003aec <receive_from_esp8266_IT>:

void receive_from_esp8266_IT(UART_HandleTypeDef *huart)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b084      	sub	sp, #16
 8003af0:	af02      	add	r7, sp, #8
 8003af2:	6078      	str	r0, [r7, #4]
  if(xQueueIsQueueFullFromISR(esp8266_input_queue))
 8003af4:	4b28      	ldr	r3, [pc, #160]	; (8003b98 <receive_from_esp8266_IT+0xac>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4618      	mov	r0, r3
 8003afa:	f001 f800 	bl	8004afe <xQueueIsQueueFullFromISR>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d145      	bne.n	8003b90 <receive_from_esp8266_IT+0xa4>
	{
		return;
	}
	else if(esp8266_uart_receive.receive_data_start_flag == false)
 8003b04:	4b25      	ldr	r3, [pc, #148]	; (8003b9c <receive_from_esp8266_IT+0xb0>)
 8003b06:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10c      	bne.n	8003b2a <receive_from_esp8266_IT+0x3e>
	 {
		 if(esp8266_uart_receive.input_data == ':')
 8003b10:	4b22      	ldr	r3, [pc, #136]	; (8003b9c <receive_from_esp8266_IT+0xb0>)
 8003b12:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	2b3a      	cmp	r3, #58	; 0x3a
 8003b1a:	d103      	bne.n	8003b24 <receive_from_esp8266_IT+0x38>
		 {
			 esp8266_uart_receive.receive_data_start_flag = true;
 8003b1c:	4b1f      	ldr	r3, [pc, #124]	; (8003b9c <receive_from_esp8266_IT+0xb0>)
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		 }
		 enable_receive_esp8266_IT();
 8003b24:	f7ff ffd4 	bl	8003ad0 <enable_receive_esp8266_IT>
		 return;
 8003b28:	e033      	b.n	8003b92 <receive_from_esp8266_IT+0xa6>
	 }
	 else
	 {
		 esp8266_uart_receive.input_data_buf[esp8266_uart_receive.index++] = esp8266_uart_receive.input_data;
 8003b2a:	4b1c      	ldr	r3, [pc, #112]	; (8003b9c <receive_from_esp8266_IT+0xb0>)
 8003b2c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	1c5a      	adds	r2, r3, #1
 8003b34:	b2d1      	uxtb	r1, r2
 8003b36:	4a19      	ldr	r2, [pc, #100]	; (8003b9c <receive_from_esp8266_IT+0xb0>)
 8003b38:	f882 1024 	strb.w	r1, [r2, #36]	; 0x24
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	4b17      	ldr	r3, [pc, #92]	; (8003b9c <receive_from_esp8266_IT+0xb0>)
 8003b40:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003b44:	b2d9      	uxtb	r1, r3
 8003b46:	4b15      	ldr	r3, [pc, #84]	; (8003b9c <receive_from_esp8266_IT+0xb0>)
 8003b48:	5499      	strb	r1, [r3, r2]
		 if(esp8266_uart_receive.index >= 10)
 8003b4a:	4b14      	ldr	r3, [pc, #80]	; (8003b9c <receive_from_esp8266_IT+0xb0>)
 8003b4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	2b09      	cmp	r3, #9
 8003b54:	d919      	bls.n	8003b8a <receive_from_esp8266_IT+0x9e>
		 {
			 //esp8266_uart_receive.input_data_buf[esp8266_uart_receive.index] = '\n';
			 esp8266_uart_receive.receive_data_start_flag = false;
 8003b56:	4b11      	ldr	r3, [pc, #68]	; (8003b9c <receive_from_esp8266_IT+0xb0>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
       xQueueSendFromISR(esp8266_input_queue,(void *)&esp8266_uart_receive.input_data_buf ,NULL);
 8003b5e:	4b0e      	ldr	r3, [pc, #56]	; (8003b98 <receive_from_esp8266_IT+0xac>)
 8003b60:	6818      	ldr	r0, [r3, #0]
 8003b62:	2300      	movs	r3, #0
 8003b64:	2200      	movs	r2, #0
 8003b66:	490d      	ldr	r1, [pc, #52]	; (8003b9c <receive_from_esp8266_IT+0xb0>)
 8003b68:	f000 fcce 	bl	8004508 <xQueueGenericSendFromISR>
			 esp8266_uart_receive.index = 0;
 8003b6c:	4b0b      	ldr	r3, [pc, #44]	; (8003b9c <receive_from_esp8266_IT+0xb0>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			 xTaskNotifyFromISR(Command_task_handle,0,eNoAction,NULL);
 8003b74:	4b0a      	ldr	r3, [pc, #40]	; (8003ba0 <receive_from_esp8266_IT+0xb4>)
 8003b76:	6818      	ldr	r0, [r3, #0]
 8003b78:	2300      	movs	r3, #0
 8003b7a:	9301      	str	r3, [sp, #4]
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	9300      	str	r3, [sp, #0]
 8003b80:	2300      	movs	r3, #0
 8003b82:	2200      	movs	r2, #0
 8003b84:	2100      	movs	r1, #0
 8003b86:	f001 ff45 	bl	8005a14 <xTaskGenericNotifyFromISR>
			 //send_to_UART((uint8_t *)esp8266_uart_receive.input_data_buf, strlen((const char *) esp8266_uart_receive.input_data_buf));
       //send_to_esp8266((uint8_t *)esp8266_uart_receive.input_data_buf, (size_t) esp8266_uart_receive.index);
			 
		 }
		 enable_receive_esp8266_IT();
 8003b8a:	f7ff ffa1 	bl	8003ad0 <enable_receive_esp8266_IT>
 8003b8e:	e000      	b.n	8003b92 <receive_from_esp8266_IT+0xa6>
		return;
 8003b90:	bf00      	nop
	 }
}
 8003b92:	3708      	adds	r7, #8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	20014490 	.word	0x20014490
 8003b9c:	20000124 	.word	0x20000124
 8003ba0:	2000011c 	.word	0x2000011c

08003ba4 <esp8266_command_handler>:
 *      Author: Burak
 */
#include "esp8266_driver.h"

void esp8266_command_handler(uint8_t * receive_data)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
	/**/
	
	send_data_to_esp8266(receive_data,ESP8266_MAX_COMMAND_LENGTH);
 8003bac:	210a      	movs	r1, #10
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f7ff fd68 	bl	8003684 <send_data_to_esp8266>
 8003bb4:	bf00      	nop
 8003bb6:	3708      	adds	r7, #8
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <show_request_handler>:
 */
#include "general_log.h"
#include <string.h>

void show_request_handler(const char * uif_command_data)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b088      	sub	sp, #32
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
	int j = -1;
 8003bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc8:	61fb      	str	r3, [r7, #28]
	char send_arr[20];
	while(strcmp(general_log_table[++j].log_name,"EMPTY"))
 8003bca:	e024      	b.n	8003c16 <show_request_handler+0x5a>
	{
		if(!strcmp(uif_command_data,general_log_table[j].log_name))
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	011b      	lsls	r3, r3, #4
 8003bd0:	4a1a      	ldr	r2, [pc, #104]	; (8003c3c <show_request_handler+0x80>)
 8003bd2:	4413      	add	r3, r2
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f7fc fb44 	bl	8000264 <strcmp>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d119      	bne.n	8003c16 <show_request_handler+0x5a>
		{
			sprintf(send_arr, "%s  %d\n",uif_command_data,*(general_log_table[j].value));
 8003be2:	4a16      	ldr	r2, [pc, #88]	; (8003c3c <show_request_handler+0x80>)
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	011b      	lsls	r3, r3, #4
 8003be8:	4413      	add	r3, r2
 8003bea:	330c      	adds	r3, #12
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f107 0008 	add.w	r0, r7, #8
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	4912      	ldr	r1, [pc, #72]	; (8003c40 <show_request_handler+0x84>)
 8003bf8:	f004 ff30 	bl	8008a5c <siprintf>
			send_to_UART((uint8_t *)send_arr, strlen(send_arr));
 8003bfc:	f107 0308 	add.w	r3, r7, #8
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7fc fb39 	bl	8000278 <strlen>
 8003c06:	4603      	mov	r3, r0
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	f107 0308 	add.w	r3, r7, #8
 8003c0e:	4611      	mov	r1, r2
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7fc fe7b 	bl	800090c <send_to_UART>
	while(strcmp(general_log_table[++j].log_name,"EMPTY"))
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	3301      	adds	r3, #1
 8003c1a:	61fb      	str	r3, [r7, #28]
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	011b      	lsls	r3, r3, #4
 8003c20:	4a06      	ldr	r2, [pc, #24]	; (8003c3c <show_request_handler+0x80>)
 8003c22:	4413      	add	r3, r2
 8003c24:	4907      	ldr	r1, [pc, #28]	; (8003c44 <show_request_handler+0x88>)
 8003c26:	4618      	mov	r0, r3
 8003c28:	f7fc fb1c 	bl	8000264 <strcmp>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1cc      	bne.n	8003bcc <show_request_handler+0x10>
		}

	}

}
 8003c32:	bf00      	nop
 8003c34:	3720      	adds	r7, #32
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	20000050 	.word	0x20000050
 8003c40:	08009368 	.word	0x08009368
 8003c44:	08009370 	.word	0x08009370

08003c48 <vApplicationIdleHook>:

#include "hook_functions.h"
#include "main.h"

void vApplicationIdleHook()
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);	//sleep
 8003c4c:	2101      	movs	r1, #1
 8003c4e:	2000      	movs	r0, #0
 8003c50:	f7fd fc18 	bl	8001484 <HAL_PWR_EnterSLEEPMode>
}
 8003c54:	bf00      	nop
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <user_interface_task_handler>:
#include "task.h"
#include "queue.h"
#include "command_handler.h"

void user_interface_task_handler(void *param)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b08a      	sub	sp, #40	; 0x28
 8003c5c:	af02      	add	r7, sp, #8
 8003c5e:	6078      	str	r0, [r7, #4]
	volatile uint32_t ulNotifiedValue;
	uint8_t receive_data[LOG_MAX_COMMAND_LENGTH];

	while(1)
	{
		xTaskNotifyWait(0, 0, &ulNotifiedValue, portMAX_DELAY);  // notify bekle
 8003c60:	f107 021c 	add.w	r2, r7, #28
 8003c64:	f04f 33ff 	mov.w	r3, #4294967295
 8003c68:	9300      	str	r3, [sp, #0]
 8003c6a:	4613      	mov	r3, r2
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	2100      	movs	r1, #0
 8003c70:	2000      	movs	r0, #0
 8003c72:	f001 fe47 	bl	8005904 <xTaskGenericNotifyWait>
		while(uxQueueMessagesWaiting(q_read_data) != 0)   // queue da ne kadar mesaj var?
 8003c76:	e00c      	b.n	8003c92 <user_interface_task_handler+0x3a>
		{
			xQueueReceive(q_read_data,(void *)&receive_data,(TickType_t) 0);
 8003c78:	4b0a      	ldr	r3, [pc, #40]	; (8003ca4 <user_interface_task_handler+0x4c>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f107 010c 	add.w	r1, r7, #12
 8003c80:	2200      	movs	r2, #0
 8003c82:	4618      	mov	r0, r3
 8003c84:	f000 fcfa 	bl	800467c <xQueueReceive>
			ui_command_parser(receive_data);
 8003c88:	f107 030c 	add.w	r3, r7, #12
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f000 f86b 	bl	8003d68 <ui_command_parser>
		while(uxQueueMessagesWaiting(q_read_data) != 0)   // queue da ne kadar mesaj var?
 8003c92:	4b04      	ldr	r3, [pc, #16]	; (8003ca4 <user_interface_task_handler+0x4c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4618      	mov	r0, r3
 8003c98:	f000 fe04 	bl	80048a4 <uxQueueMessagesWaiting>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d1ea      	bne.n	8003c78 <user_interface_task_handler+0x20>
		xTaskNotifyWait(0, 0, &ulNotifiedValue, portMAX_DELAY);  // notify bekle
 8003ca2:	e7dd      	b.n	8003c60 <user_interface_task_handler+0x8>
 8003ca4:	2001448c 	.word	0x2001448c

08003ca8 <command_task_handler>:
		}
	}
}

void command_task_handler(void *param)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b088      	sub	sp, #32
 8003cac:	af02      	add	r7, sp, #8
 8003cae:	6078      	str	r0, [r7, #4]
	volatile uint32_t ulNotifiedValue;
	uint8_t receive_data[ESP8266_MAX_COMMAND_LENGTH];

	while(1)
	{
		xTaskNotifyWait(0, 0, &ulNotifiedValue, portMAX_DELAY);  
 8003cb0:	f107 0214 	add.w	r2, r7, #20
 8003cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb8:	9300      	str	r3, [sp, #0]
 8003cba:	4613      	mov	r3, r2
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	2100      	movs	r1, #0
 8003cc0:	2000      	movs	r0, #0
 8003cc2:	f001 fe1f 	bl	8005904 <xTaskGenericNotifyWait>
		while(uxQueueMessagesWaiting(esp8266_input_queue) != 0) 
 8003cc6:	e00c      	b.n	8003ce2 <command_task_handler+0x3a>
		{
			xQueueReceive(esp8266_input_queue,(void *)&receive_data,(TickType_t) 0);
 8003cc8:	4b0a      	ldr	r3, [pc, #40]	; (8003cf4 <command_task_handler+0x4c>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f107 0108 	add.w	r1, r7, #8
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f000 fcd2 	bl	800467c <xQueueReceive>
			esp8266_command_handler(receive_data);
 8003cd8:	f107 0308 	add.w	r3, r7, #8
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7ff ff61 	bl	8003ba4 <esp8266_command_handler>
		while(uxQueueMessagesWaiting(esp8266_input_queue) != 0) 
 8003ce2:	4b04      	ldr	r3, [pc, #16]	; (8003cf4 <command_task_handler+0x4c>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f000 fddc 	bl	80048a4 <uxQueueMessagesWaiting>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1ea      	bne.n	8003cc8 <command_task_handler+0x20>
		xTaskNotifyWait(0, 0, &ulNotifiedValue, portMAX_DELAY);  
 8003cf2:	e7dd      	b.n	8003cb0 <command_task_handler+0x8>
 8003cf4:	20014490 	.word	0x20014490

08003cf8 <GS_task_handler>:
	}
}


void GS_task_handler(void *param)
{
 8003cf8:	b590      	push	{r4, r7, lr}
 8003cfa:	b089      	sub	sp, #36	; 0x24
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
	uint8_t data_buffer[SIZE_OF_READ_DATA_QUE] = "SAMPIYON GS\n";
 8003d00:	4b0a      	ldr	r3, [pc, #40]	; (8003d2c <GS_task_handler+0x34>)
 8003d02:	f107 040c 	add.w	r4, r7, #12
 8003d06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d08:	c407      	stmia	r4!, {r0, r1, r2}
 8003d0a:	7023      	strb	r3, [r4, #0]
 8003d0c:	f107 0319 	add.w	r3, r7, #25
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]
 8003d14:	f8c3 2003 	str.w	r2, [r3, #3]
	while(1)
	{
		send_to_UART(data_buffer, sizeof(data_buffer));
 8003d18:	f107 030c 	add.w	r3, r7, #12
 8003d1c:	2114      	movs	r1, #20
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7fc fdf4 	bl	800090c <send_to_UART>
		vTaskDelay(pdMS_TO_TICKS(1000));
 8003d24:	2064      	movs	r0, #100	; 0x64
 8003d26:	f001 f8d5 	bl	8004ed4 <vTaskDelay>
		send_to_UART(data_buffer, sizeof(data_buffer));
 8003d2a:	e7f5      	b.n	8003d18 <GS_task_handler+0x20>
 8003d2c:	08009378 	.word	0x08009378

08003d30 <FB_task_handler>:
	}
}  

void FB_task_handler(void *param)
{
 8003d30:	b590      	push	{r4, r7, lr}
 8003d32:	b089      	sub	sp, #36	; 0x24
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
	uint8_t data_buffer[SIZE_OF_READ_DATA_QUE] = "SAMPIYON FB\n";
 8003d38:	4b0a      	ldr	r3, [pc, #40]	; (8003d64 <FB_task_handler+0x34>)
 8003d3a:	f107 040c 	add.w	r4, r7, #12
 8003d3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d40:	c407      	stmia	r4!, {r0, r1, r2}
 8003d42:	7023      	strb	r3, [r4, #0]
 8003d44:	f107 0319 	add.w	r3, r7, #25
 8003d48:	2200      	movs	r2, #0
 8003d4a:	601a      	str	r2, [r3, #0]
 8003d4c:	f8c3 2003 	str.w	r2, [r3, #3]
	while(1)
	{
		send_to_UART(data_buffer, sizeof(data_buffer));
 8003d50:	f107 030c 	add.w	r3, r7, #12
 8003d54:	2114      	movs	r1, #20
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7fc fdd8 	bl	800090c <send_to_UART>
		vTaskDelay(pdMS_TO_TICKS(1000));
 8003d5c:	2064      	movs	r0, #100	; 0x64
 8003d5e:	f001 f8b9 	bl	8004ed4 <vTaskDelay>
		send_to_UART(data_buffer, sizeof(data_buffer));
 8003d62:	e7f5      	b.n	8003d50 <FB_task_handler+0x20>
 8003d64:	0800938c 	.word	0x0800938c

08003d68 <ui_command_parser>:
		"show",
		"EMPTY"
};

void ui_command_parser(uint8_t * command)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b088      	sub	sp, #32
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
	int i = 0;
 8003d70:	2300      	movs	r3, #0
 8003d72:	61fb      	str	r3, [r7, #28]
	while(command[i++] != '\n');
 8003d74:	bf00      	nop
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	1c5a      	adds	r2, r3, #1
 8003d7a:	61fa      	str	r2, [r7, #28]
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4413      	add	r3, r2
 8003d82:	781b      	ldrb	r3, [r3, #0]
 8003d84:	2b0a      	cmp	r3, #10
 8003d86:	d1f6      	bne.n	8003d76 <ui_command_parser+0xe>

	struct uif_command_s 	uif_command;

	tokenize_command(&uif_command, (const uint8_t *)command);
 8003d88:	f107 0308 	add.w	r3, r7, #8
 8003d8c:	6879      	ldr	r1, [r7, #4]
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f000 f81e 	bl	8003dd0 <tokenize_command>

	add_null_char(&uif_command);
 8003d94:	f107 0308 	add.w	r3, r7, #8
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f000 f83b 	bl	8003e14 <add_null_char>

	enum command_enum command_val = find_command(uif_command);
 8003d9e:	f107 0308 	add.w	r3, r7, #8
 8003da2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003da4:	f000 f846 	bl	8003e34 <find_command>
 8003da8:	4603      	mov	r3, r0
 8003daa:	76fb      	strb	r3, [r7, #27]

	switch(command_val)
 8003dac:	7efb      	ldrb	r3, [r7, #27]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d002      	beq.n	8003db8 <ui_command_parser+0x50>
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d007      	beq.n	8003dc6 <ui_command_parser+0x5e>
			show_request_handler((const char *)&uif_command.data);
			break;
		case EMPTY_COMMAND:
			break;
		default:
			break;
 8003db6:	e007      	b.n	8003dc8 <ui_command_parser+0x60>
			show_request_handler((const char *)&uif_command.data);
 8003db8:	f107 0308 	add.w	r3, r7, #8
 8003dbc:	3305      	adds	r3, #5
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f7ff fefc 	bl	8003bbc <show_request_handler>
			break;
 8003dc4:	e000      	b.n	8003dc8 <ui_command_parser+0x60>
			break;
 8003dc6:	bf00      	nop
	}

}
 8003dc8:	bf00      	nop
 8003dca:	3720      	adds	r7, #32
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <tokenize_command>:

void tokenize_command(struct uif_command_s * uif_command, const uint8_t * command)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
	char * token_of_command = strtok((char *)command, " ");
 8003dda:	490d      	ldr	r1, [pc, #52]	; (8003e10 <tokenize_command+0x40>)
 8003ddc:	6838      	ldr	r0, [r7, #0]
 8003dde:	f004 fe9b 	bl	8008b18 <strtok>
 8003de2:	60f8      	str	r0, [r7, #12]
	strncpy(uif_command->command, token_of_command, sizeof(uif_command->command));
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2205      	movs	r2, #5
 8003de8:	68f9      	ldr	r1, [r7, #12]
 8003dea:	4618      	mov	r0, r3
 8003dec:	f004 fe65 	bl	8008aba <strncpy>
	token_of_command = strtok(NULL, " ");
 8003df0:	4907      	ldr	r1, [pc, #28]	; (8003e10 <tokenize_command+0x40>)
 8003df2:	2000      	movs	r0, #0
 8003df4:	f004 fe90 	bl	8008b18 <strtok>
 8003df8:	60f8      	str	r0, [r7, #12]
	strncpy(uif_command->data, token_of_command, sizeof(uif_command->data));
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	3305      	adds	r3, #5
 8003dfe:	220b      	movs	r2, #11
 8003e00:	68f9      	ldr	r1, [r7, #12]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f004 fe59 	bl	8008aba <strncpy>
}
 8003e08:	bf00      	nop
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	080093b0 	.word	0x080093b0

08003e14 <add_null_char>:

void add_null_char(struct uif_command_s * uif_command)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
	uif_command->command[COMMAND_SIZE_IN_COMMAND_WORD - 1] = '\0';
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	711a      	strb	r2, [r3, #4]
	uif_command->data[DATA_SIZE_IN_COMMAND_WORD - 1] = '\0';
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	73da      	strb	r2, [r3, #15]
}
 8003e28:	bf00      	nop
 8003e2a:	370c      	adds	r7, #12
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <find_command>:

enum command_enum find_command(struct uif_command_s  uif_command)
{
 8003e34:	b590      	push	{r4, r7, lr}
 8003e36:	b087      	sub	sp, #28
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	463c      	mov	r4, r7
 8003e3c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	int command_val = 0;
 8003e40:	2300      	movs	r3, #0
 8003e42:	617b      	str	r3, [r7, #20]
	while(strcmp(uif_command_table[command_val],"EMPTY") )
 8003e44:	e011      	b.n	8003e6a <find_command+0x36>
	{
		if(!strcmp(uif_command_table[command_val],(const char *)uif_command.command))
 8003e46:	4a11      	ldr	r2, [pc, #68]	; (8003e8c <find_command+0x58>)
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e4e:	463a      	mov	r2, r7
 8003e50:	4611      	mov	r1, r2
 8003e52:	4618      	mov	r0, r3
 8003e54:	f7fc fa06 	bl	8000264 <strcmp>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d102      	bne.n	8003e64 <find_command+0x30>
			return (enum command_enum) command_val;
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	e00f      	b.n	8003e84 <find_command+0x50>
		command_val++;
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	3301      	adds	r3, #1
 8003e68:	617b      	str	r3, [r7, #20]
	while(strcmp(uif_command_table[command_val],"EMPTY") )
 8003e6a:	4a08      	ldr	r2, [pc, #32]	; (8003e8c <find_command+0x58>)
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e72:	4907      	ldr	r1, [pc, #28]	; (8003e90 <find_command+0x5c>)
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7fc f9f5 	bl	8000264 <strcmp>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d1e2      	bne.n	8003e46 <find_command+0x12>
	}
	return (enum command_enum) command_val;
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	b2db      	uxtb	r3, r3
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	371c      	adds	r7, #28
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd90      	pop	{r4, r7, pc}
 8003e8c:	20000080 	.word	0x20000080
 8003e90:	080093a8 	.word	0x080093a8

08003e94 <enable_receive_USB_IT>:
extern QueueHandle_t q_read_data;
extern TaskHandle_t User_interface_task_handle;
extern UART_HandleTypeDef huart2;

void enable_receive_USB_IT()
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, (uint8_t *)&receive_command.input_data, 1);
 8003e98:	2201      	movs	r2, #1
 8003e9a:	4903      	ldr	r1, [pc, #12]	; (8003ea8 <enable_receive_USB_IT+0x14>)
 8003e9c:	4803      	ldr	r0, [pc, #12]	; (8003eac <enable_receive_USB_IT+0x18>)
 8003e9e:	f7fe fd31 	bl	8002904 <HAL_UART_Receive_IT>
}
 8003ea2:	bf00      	nop
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	20014578 	.word	0x20014578
 8003eac:	200144f4 	.word	0x200144f4

08003eb0 <HAL_UART_RxCpltCallback_USB>:

void HAL_UART_RxCpltCallback_USB(UART_HandleTypeDef *huart)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af02      	add	r7, sp, #8
 8003eb6:	6078      	str	r0, [r7, #4]
	if(xQueueIsQueueFullFromISR(q_read_data))
 8003eb8:	4b2d      	ldr	r3, [pc, #180]	; (8003f70 <HAL_UART_RxCpltCallback_USB+0xc0>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f000 fe1e 	bl	8004afe <xQueueIsQueueFullFromISR>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d14f      	bne.n	8003f68 <HAL_UART_RxCpltCallback_USB+0xb8>
	{
		return;
	}
	else
	{
		if(receive_command.index < LOG_MAX_COMMAND_LENGTH
 8003ec8:	4b2a      	ldr	r3, [pc, #168]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003eca:	7c1b      	ldrb	r3, [r3, #16]
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	2b0e      	cmp	r3, #14
 8003ed0:	d817      	bhi.n	8003f02 <HAL_UART_RxCpltCallback_USB+0x52>
				&& receive_command.input_data != '\r'
 8003ed2:	4b28      	ldr	r3, [pc, #160]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	2b0d      	cmp	r3, #13
 8003eda:	d012      	beq.n	8003f02 <HAL_UART_RxCpltCallback_USB+0x52>
				&& receive_command.input_data != '\n')
 8003edc:	4b25      	ldr	r3, [pc, #148]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	2b0a      	cmp	r3, #10
 8003ee4:	d00d      	beq.n	8003f02 <HAL_UART_RxCpltCallback_USB+0x52>
		{
			receive_command.input_data_buf[receive_command.index++] = receive_command.input_data;
 8003ee6:	4b23      	ldr	r3, [pc, #140]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003ee8:	7c1b      	ldrb	r3, [r3, #16]
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	1c5a      	adds	r2, r3, #1
 8003eee:	b2d1      	uxtb	r1, r2
 8003ef0:	4a20      	ldr	r2, [pc, #128]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003ef2:	7411      	strb	r1, [r2, #16]
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	4b1f      	ldr	r3, [pc, #124]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	b2da      	uxtb	r2, r3
 8003efc:	4b1d      	ldr	r3, [pc, #116]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003efe:	440b      	add	r3, r1
 8003f00:	705a      	strb	r2, [r3, #1]
		}

		if(receive_command.input_data == '\n')
 8003f02:	4b1c      	ldr	r3, [pc, #112]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b0a      	cmp	r3, #10
 8003f0a:	d12a      	bne.n	8003f62 <HAL_UART_RxCpltCallback_USB+0xb2>
		{
			if(receive_command.index > 0)  // Doğrudan entera basılırsa onu yoksaysın \r\n
 8003f0c:	4b19      	ldr	r3, [pc, #100]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003f0e:	7c1b      	ldrb	r3, [r3, #16]
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d025      	beq.n	8003f62 <HAL_UART_RxCpltCallback_USB+0xb2>
			{
				if(receive_command.index < LOG_MAX_COMMAND_LENGTH)
 8003f16:	4b17      	ldr	r3, [pc, #92]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003f18:	7c1b      	ldrb	r3, [r3, #16]
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2b0e      	cmp	r3, #14
 8003f1e:	d80b      	bhi.n	8003f38 <HAL_UART_RxCpltCallback_USB+0x88>
					receive_command.input_data_buf[receive_command.index++] = '\0';
 8003f20:	4b14      	ldr	r3, [pc, #80]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003f22:	7c1b      	ldrb	r3, [r3, #16]
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	1c5a      	adds	r2, r3, #1
 8003f28:	b2d1      	uxtb	r1, r2
 8003f2a:	4a12      	ldr	r2, [pc, #72]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003f2c:	7411      	strb	r1, [r2, #16]
 8003f2e:	461a      	mov	r2, r3
 8003f30:	4b10      	ldr	r3, [pc, #64]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003f32:	4413      	add	r3, r2
 8003f34:	2200      	movs	r2, #0
 8003f36:	705a      	strb	r2, [r3, #1]
				xQueueSendFromISR(q_read_data,(void *)&receive_command.input_data_buf ,NULL);
 8003f38:	4b0d      	ldr	r3, [pc, #52]	; (8003f70 <HAL_UART_RxCpltCallback_USB+0xc0>)
 8003f3a:	6818      	ldr	r0, [r3, #0]
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	2200      	movs	r2, #0
 8003f40:	490d      	ldr	r1, [pc, #52]	; (8003f78 <HAL_UART_RxCpltCallback_USB+0xc8>)
 8003f42:	f000 fae1 	bl	8004508 <xQueueGenericSendFromISR>
				receive_command.index = 0;
 8003f46:	4b0b      	ldr	r3, [pc, #44]	; (8003f74 <HAL_UART_RxCpltCallback_USB+0xc4>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	741a      	strb	r2, [r3, #16]
				xTaskNotifyFromISR(User_interface_task_handle,0,eNoAction,NULL);
 8003f4c:	4b0b      	ldr	r3, [pc, #44]	; (8003f7c <HAL_UART_RxCpltCallback_USB+0xcc>)
 8003f4e:	6818      	ldr	r0, [r3, #0]
 8003f50:	2300      	movs	r3, #0
 8003f52:	9301      	str	r3, [sp, #4]
 8003f54:	2300      	movs	r3, #0
 8003f56:	9300      	str	r3, [sp, #0]
 8003f58:	2300      	movs	r3, #0
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	2100      	movs	r1, #0
 8003f5e:	f001 fd59 	bl	8005a14 <xTaskGenericNotifyFromISR>
			}
		}
	}

	/* Enable UART data byte reception again in IT mode */
	enable_receive_USB_IT();
 8003f62:	f7ff ff97 	bl	8003e94 <enable_receive_USB_IT>
 8003f66:	e000      	b.n	8003f6a <HAL_UART_RxCpltCallback_USB+0xba>
		return;
 8003f68:	bf00      	nop
}
 8003f6a:	3708      	adds	r7, #8
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	2001448c 	.word	0x2001448c
 8003f74:	20014578 	.word	0x20014578
 8003f78:	20014579 	.word	0x20014579
 8003f7c:	20000118 	.word	0x20000118

08003f80 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f103 0208 	add.w	r2, r3, #8
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f04f 32ff 	mov.w	r2, #4294967295
 8003f98:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f103 0208 	add.w	r2, r3, #8
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f103 0208 	add.w	r2, r3, #8
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003fce:	bf00      	nop
 8003fd0:	370c      	adds	r7, #12
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr

08003fda <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8003fda:	b480      	push	{r7}
 8003fdc:	b085      	sub	sp, #20
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	6078      	str	r0, [r7, #4]
 8003fe2:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	68fa      	ldr	r2, [r7, #12]
 8003fee:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	689a      	ldr	r2, [r3, #8]
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	683a      	ldr	r2, [r7, #0]
 8003ffe:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	1c5a      	adds	r2, r3, #1
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	601a      	str	r2, [r3, #0]
}
 8004016:	bf00      	nop
 8004018:	3714      	adds	r7, #20
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr

08004022 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8004022:	b480      	push	{r7}
 8004024:	b085      	sub	sp, #20
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
 800402a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8004032:	68bb      	ldr	r3, [r7, #8]
 8004034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004038:	d103      	bne.n	8004042 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	60fb      	str	r3, [r7, #12]
 8004040:	e00c      	b.n	800405c <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	3308      	adds	r3, #8
 8004046:	60fb      	str	r3, [r7, #12]
 8004048:	e002      	b.n	8004050 <vListInsert+0x2e>
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	60fb      	str	r3, [r7, #12]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68ba      	ldr	r2, [r7, #8]
 8004058:	429a      	cmp	r2, r3
 800405a:	d2f6      	bcs.n	800404a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	685a      	ldr	r2, [r3, #4]
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	683a      	ldr	r2, [r7, #0]
 800406a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	68fa      	ldr	r2, [r7, #12]
 8004070:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	1c5a      	adds	r2, r3, #1
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	601a      	str	r2, [r3, #0]
}
 8004088:	bf00      	nop
 800408a:	3714      	adds	r7, #20
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	691b      	ldr	r3, [r3, #16]
 80040a0:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	6892      	ldr	r2, [r2, #8]
 80040aa:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	6852      	ldr	r2, [r2, #4]
 80040b4:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	429a      	cmp	r2, r3
 80040be:	d103      	bne.n	80040c8 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689a      	ldr	r2, [r3, #8]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	1e5a      	subs	r2, r3, #1
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3714      	adds	r7, #20
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d109      	bne.n	8004110 <xQueueGenericReset+0x28>
 80040fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004100:	f383 8811 	msr	BASEPRI, r3
 8004104:	f3bf 8f6f 	isb	sy
 8004108:	f3bf 8f4f 	dsb	sy
 800410c:	60bb      	str	r3, [r7, #8]
 800410e:	e7fe      	b.n	800410e <xQueueGenericReset+0x26>

    taskENTER_CRITICAL();
 8004110:	f002 fab8 	bl	8006684 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800411c:	68f9      	ldr	r1, [r7, #12]
 800411e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004120:	fb01 f303 	mul.w	r3, r1, r3
 8004124:	441a      	add	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2200      	movs	r2, #0
 800412e:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004140:	3b01      	subs	r3, #1
 8004142:	68f9      	ldr	r1, [r7, #12]
 8004144:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004146:	fb01 f303 	mul.w	r3, r1, r3
 800414a:	441a      	add	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	22ff      	movs	r2, #255	; 0xff
 8004154:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	22ff      	movs	r2, #255	; 0xff
 800415c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d114      	bne.n	8004190 <xQueueGenericReset+0xa8>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	691b      	ldr	r3, [r3, #16]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d01a      	beq.n	80041a4 <xQueueGenericReset+0xbc>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	3310      	adds	r3, #16
 8004172:	4618      	mov	r0, r3
 8004174:	f001 f98c 	bl	8005490 <xTaskRemoveFromEventList>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d012      	beq.n	80041a4 <xQueueGenericReset+0xbc>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 800417e:	4b0d      	ldr	r3, [pc, #52]	; (80041b4 <xQueueGenericReset+0xcc>)
 8004180:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004184:	601a      	str	r2, [r3, #0]
 8004186:	f3bf 8f4f 	dsb	sy
 800418a:	f3bf 8f6f 	isb	sy
 800418e:	e009      	b.n	80041a4 <xQueueGenericReset+0xbc>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	3310      	adds	r3, #16
 8004194:	4618      	mov	r0, r3
 8004196:	f7ff fef3 	bl	8003f80 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	3324      	adds	r3, #36	; 0x24
 800419e:	4618      	mov	r0, r3
 80041a0:	f7ff feee 	bl	8003f80 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80041a4:	f002 fa9c 	bl	80066e0 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80041a8:	2301      	movs	r3, #1
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3710      	adds	r7, #16
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	bf00      	nop
 80041b4:	e000ed04 	.word	0xe000ed04

080041b8 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b08c      	sub	sp, #48	; 0x30
 80041bc:	af02      	add	r7, sp, #8
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	4613      	mov	r3, r2
 80041c4:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d109      	bne.n	80041e0 <xQueueGenericCreate+0x28>
 80041cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d0:	f383 8811 	msr	BASEPRI, r3
 80041d4:	f3bf 8f6f 	isb	sy
 80041d8:	f3bf 8f4f 	dsb	sy
 80041dc:	61bb      	str	r3, [r7, #24]
 80041de:	e7fe      	b.n	80041de <xQueueGenericCreate+0x26>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	fb02 f303 	mul.w	r3, r2, r3
 80041e8:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d006      	beq.n	80041fe <xQueueGenericCreate+0x46>
 80041f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f8:	68fa      	ldr	r2, [r7, #12]
 80041fa:	429a      	cmp	r2, r3
 80041fc:	d101      	bne.n	8004202 <xQueueGenericCreate+0x4a>
 80041fe:	2301      	movs	r3, #1
 8004200:	e000      	b.n	8004204 <xQueueGenericCreate+0x4c>
 8004202:	2300      	movs	r3, #0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d109      	bne.n	800421c <xQueueGenericCreate+0x64>
 8004208:	f04f 0350 	mov.w	r3, #80	; 0x50
 800420c:	f383 8811 	msr	BASEPRI, r3
 8004210:	f3bf 8f6f 	isb	sy
 8004214:	f3bf 8f4f 	dsb	sy
 8004218:	617b      	str	r3, [r7, #20]
 800421a:	e7fe      	b.n	800421a <xQueueGenericCreate+0x62>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800421c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800421e:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8004222:	d909      	bls.n	8004238 <xQueueGenericCreate+0x80>
 8004224:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004228:	f383 8811 	msr	BASEPRI, r3
 800422c:	f3bf 8f6f 	isb	sy
 8004230:	f3bf 8f4f 	dsb	sy
 8004234:	613b      	str	r3, [r7, #16]
 8004236:	e7fe      	b.n	8004236 <xQueueGenericCreate+0x7e>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423a:	3350      	adds	r3, #80	; 0x50
 800423c:	4618      	mov	r0, r3
 800423e:	f002 fb41 	bl	80068c4 <pvPortMalloc>
 8004242:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8004244:	6a3b      	ldr	r3, [r7, #32]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d00d      	beq.n	8004266 <xQueueGenericCreate+0xae>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800424a:	6a3b      	ldr	r3, [r7, #32]
 800424c:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	3350      	adds	r3, #80	; 0x50
 8004252:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004254:	79fa      	ldrb	r2, [r7, #7]
 8004256:	6a3b      	ldr	r3, [r7, #32]
 8004258:	9300      	str	r3, [sp, #0]
 800425a:	4613      	mov	r3, r2
 800425c:	69fa      	ldr	r2, [r7, #28]
 800425e:	68b9      	ldr	r1, [r7, #8]
 8004260:	68f8      	ldr	r0, [r7, #12]
 8004262:	f000 f805 	bl	8004270 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8004266:	6a3b      	ldr	r3, [r7, #32]
    }
 8004268:	4618      	mov	r0, r3
 800426a:	3728      	adds	r7, #40	; 0x28
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]
 800427c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d103      	bne.n	800428c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004284:	69bb      	ldr	r3, [r7, #24]
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	601a      	str	r2, [r3, #0]
 800428a:	e002      	b.n	8004292 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	68fa      	ldr	r2, [r7, #12]
 8004296:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	68ba      	ldr	r2, [r7, #8]
 800429c:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800429e:	2101      	movs	r1, #1
 80042a0:	69b8      	ldr	r0, [r7, #24]
 80042a2:	f7ff ff21 	bl	80040e8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	78fa      	ldrb	r2, [r7, #3]
 80042aa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80042ae:	78fb      	ldrb	r3, [r7, #3]
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	68f9      	ldr	r1, [r7, #12]
 80042b4:	2073      	movs	r0, #115	; 0x73
 80042b6:	f003 fb45 	bl	8007944 <SEGGER_SYSVIEW_RecordU32x3>
}
 80042ba:	bf00      	nop
 80042bc:	3710      	adds	r7, #16
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
	...

080042c4 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b090      	sub	sp, #64	; 0x40
 80042c8:	af02      	add	r7, sp, #8
 80042ca:	60f8      	str	r0, [r7, #12]
 80042cc:	60b9      	str	r1, [r7, #8]
 80042ce:	607a      	str	r2, [r7, #4]
 80042d0:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80042d2:	2300      	movs	r3, #0
 80042d4:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 80042da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d109      	bne.n	80042f4 <xQueueGenericSend+0x30>
 80042e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042e4:	f383 8811 	msr	BASEPRI, r3
 80042e8:	f3bf 8f6f 	isb	sy
 80042ec:	f3bf 8f4f 	dsb	sy
 80042f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80042f2:	e7fe      	b.n	80042f2 <xQueueGenericSend+0x2e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d103      	bne.n	8004302 <xQueueGenericSend+0x3e>
 80042fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <xQueueGenericSend+0x42>
 8004302:	2301      	movs	r3, #1
 8004304:	e000      	b.n	8004308 <xQueueGenericSend+0x44>
 8004306:	2300      	movs	r3, #0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d109      	bne.n	8004320 <xQueueGenericSend+0x5c>
 800430c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004310:	f383 8811 	msr	BASEPRI, r3
 8004314:	f3bf 8f6f 	isb	sy
 8004318:	f3bf 8f4f 	dsb	sy
 800431c:	627b      	str	r3, [r7, #36]	; 0x24
 800431e:	e7fe      	b.n	800431e <xQueueGenericSend+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	2b02      	cmp	r3, #2
 8004324:	d103      	bne.n	800432e <xQueueGenericSend+0x6a>
 8004326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800432a:	2b01      	cmp	r3, #1
 800432c:	d101      	bne.n	8004332 <xQueueGenericSend+0x6e>
 800432e:	2301      	movs	r3, #1
 8004330:	e000      	b.n	8004334 <xQueueGenericSend+0x70>
 8004332:	2300      	movs	r3, #0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d109      	bne.n	800434c <xQueueGenericSend+0x88>
 8004338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800433c:	f383 8811 	msr	BASEPRI, r3
 8004340:	f3bf 8f6f 	isb	sy
 8004344:	f3bf 8f4f 	dsb	sy
 8004348:	623b      	str	r3, [r7, #32]
 800434a:	e7fe      	b.n	800434a <xQueueGenericSend+0x86>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800434c:	f001 fa3e 	bl	80057cc <xTaskGetSchedulerState>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d102      	bne.n	800435c <xQueueGenericSend+0x98>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d101      	bne.n	8004360 <xQueueGenericSend+0x9c>
 800435c:	2301      	movs	r3, #1
 800435e:	e000      	b.n	8004362 <xQueueGenericSend+0x9e>
 8004360:	2300      	movs	r3, #0
 8004362:	2b00      	cmp	r3, #0
 8004364:	d109      	bne.n	800437a <xQueueGenericSend+0xb6>
 8004366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800436a:	f383 8811 	msr	BASEPRI, r3
 800436e:	f3bf 8f6f 	isb	sy
 8004372:	f3bf 8f4f 	dsb	sy
 8004376:	61fb      	str	r3, [r7, #28]
 8004378:	e7fe      	b.n	8004378 <xQueueGenericSend+0xb4>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800437a:	f002 f983 	bl	8006684 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800437e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004380:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004384:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004386:	429a      	cmp	r2, r3
 8004388:	d302      	bcc.n	8004390 <xQueueGenericSend+0xcc>
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	2b02      	cmp	r3, #2
 800438e:	d136      	bne.n	80043fe <xQueueGenericSend+0x13a>
            {
                traceQUEUE_SEND( pxQueue );
 8004390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004392:	4618      	mov	r0, r3
 8004394:	f004 f90e 	bl	80085b4 <SEGGER_SYSVIEW_ShrinkId>
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	6879      	ldr	r1, [r7, #4]
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	9300      	str	r3, [sp, #0]
 80043a0:	460b      	mov	r3, r1
 80043a2:	4601      	mov	r1, r0
 80043a4:	205a      	movs	r0, #90	; 0x5a
 80043a6:	f003 fb43 	bl	8007a30 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80043aa:	683a      	ldr	r2, [r7, #0]
 80043ac:	68b9      	ldr	r1, [r7, #8]
 80043ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80043b0:	f000 fa95 	bl	80048de <prvCopyDataToQueue>
 80043b4:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80043b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d010      	beq.n	80043e0 <xQueueGenericSend+0x11c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80043be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c0:	3324      	adds	r3, #36	; 0x24
 80043c2:	4618      	mov	r0, r3
 80043c4:	f001 f864 	bl	8005490 <xTaskRemoveFromEventList>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d013      	beq.n	80043f6 <xQueueGenericSend+0x132>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80043ce:	4b4d      	ldr	r3, [pc, #308]	; (8004504 <xQueueGenericSend+0x240>)
 80043d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043d4:	601a      	str	r2, [r3, #0]
 80043d6:	f3bf 8f4f 	dsb	sy
 80043da:	f3bf 8f6f 	isb	sy
 80043de:	e00a      	b.n	80043f6 <xQueueGenericSend+0x132>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80043e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d007      	beq.n	80043f6 <xQueueGenericSend+0x132>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 80043e6:	4b47      	ldr	r3, [pc, #284]	; (8004504 <xQueueGenericSend+0x240>)
 80043e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043ec:	601a      	str	r2, [r3, #0]
 80043ee:	f3bf 8f4f 	dsb	sy
 80043f2:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80043f6:	f002 f973 	bl	80066e0 <vPortExitCritical>
                return pdPASS;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e07d      	b.n	80044fa <xQueueGenericSend+0x236>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d110      	bne.n	8004426 <xQueueGenericSend+0x162>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004404:	f002 f96c 	bl	80066e0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8004408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800440a:	4618      	mov	r0, r3
 800440c:	f004 f8d2 	bl	80085b4 <SEGGER_SYSVIEW_ShrinkId>
 8004410:	68ba      	ldr	r2, [r7, #8]
 8004412:	6879      	ldr	r1, [r7, #4]
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	9300      	str	r3, [sp, #0]
 8004418:	460b      	mov	r3, r1
 800441a:	4601      	mov	r1, r0
 800441c:	205a      	movs	r0, #90	; 0x5a
 800441e:	f003 fb07 	bl	8007a30 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8004422:	2300      	movs	r3, #0
 8004424:	e069      	b.n	80044fa <xQueueGenericSend+0x236>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004428:	2b00      	cmp	r3, #0
 800442a:	d106      	bne.n	800443a <xQueueGenericSend+0x176>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800442c:	f107 0314 	add.w	r3, r7, #20
 8004430:	4618      	mov	r0, r3
 8004432:	f001 f893 	bl	800555c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004436:	2301      	movs	r3, #1
 8004438:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800443a:	f002 f951 	bl	80066e0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800443e:	f000 fde1 	bl	8005004 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004442:	f002 f91f 	bl	8006684 <vPortEnterCritical>
 8004446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004448:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800444c:	b25b      	sxtb	r3, r3
 800444e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004452:	d103      	bne.n	800445c <xQueueGenericSend+0x198>
 8004454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004456:	2200      	movs	r2, #0
 8004458:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800445c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800445e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004462:	b25b      	sxtb	r3, r3
 8004464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004468:	d103      	bne.n	8004472 <xQueueGenericSend+0x1ae>
 800446a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800446c:	2200      	movs	r2, #0
 800446e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004472:	f002 f935 	bl	80066e0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004476:	1d3a      	adds	r2, r7, #4
 8004478:	f107 0314 	add.w	r3, r7, #20
 800447c:	4611      	mov	r1, r2
 800447e:	4618      	mov	r0, r3
 8004480:	f001 f882 	bl	8005588 <xTaskCheckForTimeOut>
 8004484:	4603      	mov	r3, r0
 8004486:	2b00      	cmp	r3, #0
 8004488:	d124      	bne.n	80044d4 <xQueueGenericSend+0x210>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800448a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800448c:	f000 fb1f 	bl	8004ace <prvIsQueueFull>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d018      	beq.n	80044c8 <xQueueGenericSend+0x204>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004498:	3310      	adds	r3, #16
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	4611      	mov	r1, r2
 800449e:	4618      	mov	r0, r3
 80044a0:	f000 ffa4 	bl	80053ec <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80044a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80044a6:	f000 faaa 	bl	80049fe <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80044aa:	f000 fdb9 	bl	8005020 <xTaskResumeAll>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	f47f af62 	bne.w	800437a <xQueueGenericSend+0xb6>
                {
                    portYIELD_WITHIN_API();
 80044b6:	4b13      	ldr	r3, [pc, #76]	; (8004504 <xQueueGenericSend+0x240>)
 80044b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044bc:	601a      	str	r2, [r3, #0]
 80044be:	f3bf 8f4f 	dsb	sy
 80044c2:	f3bf 8f6f 	isb	sy
 80044c6:	e758      	b.n	800437a <xQueueGenericSend+0xb6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80044c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80044ca:	f000 fa98 	bl	80049fe <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80044ce:	f000 fda7 	bl	8005020 <xTaskResumeAll>
 80044d2:	e752      	b.n	800437a <xQueueGenericSend+0xb6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80044d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80044d6:	f000 fa92 	bl	80049fe <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80044da:	f000 fda1 	bl	8005020 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 80044de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e0:	4618      	mov	r0, r3
 80044e2:	f004 f867 	bl	80085b4 <SEGGER_SYSVIEW_ShrinkId>
 80044e6:	68ba      	ldr	r2, [r7, #8]
 80044e8:	6879      	ldr	r1, [r7, #4]
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	9300      	str	r3, [sp, #0]
 80044ee:	460b      	mov	r3, r1
 80044f0:	4601      	mov	r1, r0
 80044f2:	205a      	movs	r0, #90	; 0x5a
 80044f4:	f003 fa9c 	bl	8007a30 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 80044f8:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3738      	adds	r7, #56	; 0x38
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	e000ed04 	.word	0xe000ed04

08004508 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b090      	sub	sp, #64	; 0x40
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
 8004514:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 800451a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800451c:	2b00      	cmp	r3, #0
 800451e:	d109      	bne.n	8004534 <xQueueGenericSendFromISR+0x2c>
 8004520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004524:	f383 8811 	msr	BASEPRI, r3
 8004528:	f3bf 8f6f 	isb	sy
 800452c:	f3bf 8f4f 	dsb	sy
 8004530:	62bb      	str	r3, [r7, #40]	; 0x28
 8004532:	e7fe      	b.n	8004532 <xQueueGenericSendFromISR+0x2a>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d103      	bne.n	8004542 <xQueueGenericSendFromISR+0x3a>
 800453a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800453c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453e:	2b00      	cmp	r3, #0
 8004540:	d101      	bne.n	8004546 <xQueueGenericSendFromISR+0x3e>
 8004542:	2301      	movs	r3, #1
 8004544:	e000      	b.n	8004548 <xQueueGenericSendFromISR+0x40>
 8004546:	2300      	movs	r3, #0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d109      	bne.n	8004560 <xQueueGenericSendFromISR+0x58>
 800454c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004550:	f383 8811 	msr	BASEPRI, r3
 8004554:	f3bf 8f6f 	isb	sy
 8004558:	f3bf 8f4f 	dsb	sy
 800455c:	627b      	str	r3, [r7, #36]	; 0x24
 800455e:	e7fe      	b.n	800455e <xQueueGenericSendFromISR+0x56>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	2b02      	cmp	r3, #2
 8004564:	d103      	bne.n	800456e <xQueueGenericSendFromISR+0x66>
 8004566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800456a:	2b01      	cmp	r3, #1
 800456c:	d101      	bne.n	8004572 <xQueueGenericSendFromISR+0x6a>
 800456e:	2301      	movs	r3, #1
 8004570:	e000      	b.n	8004574 <xQueueGenericSendFromISR+0x6c>
 8004572:	2300      	movs	r3, #0
 8004574:	2b00      	cmp	r3, #0
 8004576:	d109      	bne.n	800458c <xQueueGenericSendFromISR+0x84>
 8004578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800457c:	f383 8811 	msr	BASEPRI, r3
 8004580:	f3bf 8f6f 	isb	sy
 8004584:	f3bf 8f4f 	dsb	sy
 8004588:	623b      	str	r3, [r7, #32]
 800458a:	e7fe      	b.n	800458a <xQueueGenericSendFromISR+0x82>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800458c:	f002 f95c 	bl	8006848 <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8004590:	f3ef 8211 	mrs	r2, BASEPRI
 8004594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004598:	f383 8811 	msr	BASEPRI, r3
 800459c:	f3bf 8f6f 	isb	sy
 80045a0:	f3bf 8f4f 	dsb	sy
 80045a4:	61fa      	str	r2, [r7, #28]
 80045a6:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80045a8:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80045aa:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80045ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d302      	bcc.n	80045be <xQueueGenericSendFromISR+0xb6>
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d147      	bne.n	800464e <xQueueGenericSendFromISR+0x146>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80045be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045c4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80045c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045cc:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 80045ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d0:	4618      	mov	r0, r3
 80045d2:	f003 ffef 	bl	80085b4 <SEGGER_SYSVIEW_ShrinkId>
 80045d6:	4601      	mov	r1, r0
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	461a      	mov	r2, r3
 80045dc:	2060      	movs	r0, #96	; 0x60
 80045de:	f003 f957 	bl	8007890 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80045e2:	683a      	ldr	r2, [r7, #0]
 80045e4:	68b9      	ldr	r1, [r7, #8]
 80045e6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80045e8:	f000 f979 	bl	80048de <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 80045ec:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80045f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f4:	d112      	bne.n	800461c <xQueueGenericSendFromISR+0x114>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80045f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d024      	beq.n	8004648 <xQueueGenericSendFromISR+0x140>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80045fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004600:	3324      	adds	r3, #36	; 0x24
 8004602:	4618      	mov	r0, r3
 8004604:	f000 ff44 	bl	8005490 <xTaskRemoveFromEventList>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d01c      	beq.n	8004648 <xQueueGenericSendFromISR+0x140>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d019      	beq.n	8004648 <xQueueGenericSendFromISR+0x140>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	601a      	str	r2, [r3, #0]
 800461a:	e015      	b.n	8004648 <xQueueGenericSendFromISR+0x140>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800461c:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004620:	2b7f      	cmp	r3, #127	; 0x7f
 8004622:	d109      	bne.n	8004638 <xQueueGenericSendFromISR+0x130>
        __asm volatile
 8004624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004628:	f383 8811 	msr	BASEPRI, r3
 800462c:	f3bf 8f6f 	isb	sy
 8004630:	f3bf 8f4f 	dsb	sy
 8004634:	617b      	str	r3, [r7, #20]
 8004636:	e7fe      	b.n	8004636 <xQueueGenericSendFromISR+0x12e>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004638:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800463c:	3301      	adds	r3, #1
 800463e:	b2db      	uxtb	r3, r3
 8004640:	b25a      	sxtb	r2, r3
 8004642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004644:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8004648:	2301      	movs	r3, #1
 800464a:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 800464c:	e00b      	b.n	8004666 <xQueueGenericSendFromISR+0x15e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800464e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004650:	4618      	mov	r0, r3
 8004652:	f003 ffaf 	bl	80085b4 <SEGGER_SYSVIEW_ShrinkId>
 8004656:	4601      	mov	r1, r0
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	461a      	mov	r2, r3
 800465c:	2060      	movs	r0, #96	; 0x60
 800465e:	f003 f917 	bl	8007890 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8004662:	2300      	movs	r3, #0
 8004664:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004666:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004668:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8004670:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004672:	4618      	mov	r0, r3
 8004674:	3740      	adds	r7, #64	; 0x40
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
	...

0800467c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800467c:	b590      	push	{r4, r7, lr}
 800467e:	b08f      	sub	sp, #60	; 0x3c
 8004680:	af02      	add	r7, sp, #8
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8004688:	2300      	movs	r3, #0
 800468a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8004690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004692:	2b00      	cmp	r3, #0
 8004694:	d109      	bne.n	80046aa <xQueueReceive+0x2e>
        __asm volatile
 8004696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800469a:	f383 8811 	msr	BASEPRI, r3
 800469e:	f3bf 8f6f 	isb	sy
 80046a2:	f3bf 8f4f 	dsb	sy
 80046a6:	623b      	str	r3, [r7, #32]
 80046a8:	e7fe      	b.n	80046a8 <xQueueReceive+0x2c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d103      	bne.n	80046b8 <xQueueReceive+0x3c>
 80046b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d101      	bne.n	80046bc <xQueueReceive+0x40>
 80046b8:	2301      	movs	r3, #1
 80046ba:	e000      	b.n	80046be <xQueueReceive+0x42>
 80046bc:	2300      	movs	r3, #0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d109      	bne.n	80046d6 <xQueueReceive+0x5a>
 80046c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046c6:	f383 8811 	msr	BASEPRI, r3
 80046ca:	f3bf 8f6f 	isb	sy
 80046ce:	f3bf 8f4f 	dsb	sy
 80046d2:	61fb      	str	r3, [r7, #28]
 80046d4:	e7fe      	b.n	80046d4 <xQueueReceive+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046d6:	f001 f879 	bl	80057cc <xTaskGetSchedulerState>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d102      	bne.n	80046e6 <xQueueReceive+0x6a>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <xQueueReceive+0x6e>
 80046e6:	2301      	movs	r3, #1
 80046e8:	e000      	b.n	80046ec <xQueueReceive+0x70>
 80046ea:	2300      	movs	r3, #0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d109      	bne.n	8004704 <xQueueReceive+0x88>
 80046f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f4:	f383 8811 	msr	BASEPRI, r3
 80046f8:	f3bf 8f6f 	isb	sy
 80046fc:	f3bf 8f4f 	dsb	sy
 8004700:	61bb      	str	r3, [r7, #24]
 8004702:	e7fe      	b.n	8004702 <xQueueReceive+0x86>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004704:	f001 ffbe 	bl	8006684 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800470a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800470c:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800470e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004710:	2b00      	cmp	r3, #0
 8004712:	d031      	beq.n	8004778 <xQueueReceive+0xfc>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004714:	68b9      	ldr	r1, [r7, #8]
 8004716:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004718:	f000 f94b 	bl	80049b2 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 800471c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800471e:	4618      	mov	r0, r3
 8004720:	f003 ff48 	bl	80085b4 <SEGGER_SYSVIEW_ShrinkId>
 8004724:	4604      	mov	r4, r0
 8004726:	2000      	movs	r0, #0
 8004728:	f003 ff44 	bl	80085b4 <SEGGER_SYSVIEW_ShrinkId>
 800472c:	4601      	mov	r1, r0
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	2301      	movs	r3, #1
 8004732:	9300      	str	r3, [sp, #0]
 8004734:	4613      	mov	r3, r2
 8004736:	460a      	mov	r2, r1
 8004738:	4621      	mov	r1, r4
 800473a:	205c      	movs	r0, #92	; 0x5c
 800473c:	f003 f978 	bl	8007a30 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004742:	1e5a      	subs	r2, r3, #1
 8004744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004746:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800474a:	691b      	ldr	r3, [r3, #16]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d00f      	beq.n	8004770 <xQueueReceive+0xf4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004752:	3310      	adds	r3, #16
 8004754:	4618      	mov	r0, r3
 8004756:	f000 fe9b 	bl	8005490 <xTaskRemoveFromEventList>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d007      	beq.n	8004770 <xQueueReceive+0xf4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004760:	4b4f      	ldr	r3, [pc, #316]	; (80048a0 <xQueueReceive+0x224>)
 8004762:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004766:	601a      	str	r2, [r3, #0]
 8004768:	f3bf 8f4f 	dsb	sy
 800476c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8004770:	f001 ffb6 	bl	80066e0 <vPortExitCritical>
                return pdPASS;
 8004774:	2301      	movs	r3, #1
 8004776:	e08e      	b.n	8004896 <xQueueReceive+0x21a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d115      	bne.n	80047aa <xQueueReceive+0x12e>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800477e:	f001 ffaf 	bl	80066e0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8004782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004784:	4618      	mov	r0, r3
 8004786:	f003 ff15 	bl	80085b4 <SEGGER_SYSVIEW_ShrinkId>
 800478a:	4604      	mov	r4, r0
 800478c:	2000      	movs	r0, #0
 800478e:	f003 ff11 	bl	80085b4 <SEGGER_SYSVIEW_ShrinkId>
 8004792:	4601      	mov	r1, r0
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	2301      	movs	r3, #1
 8004798:	9300      	str	r3, [sp, #0]
 800479a:	4613      	mov	r3, r2
 800479c:	460a      	mov	r2, r1
 800479e:	4621      	mov	r1, r4
 80047a0:	205c      	movs	r0, #92	; 0x5c
 80047a2:	f003 f945 	bl	8007a30 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 80047a6:	2300      	movs	r3, #0
 80047a8:	e075      	b.n	8004896 <xQueueReceive+0x21a>
                }
                else if( xEntryTimeSet == pdFALSE )
 80047aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d106      	bne.n	80047be <xQueueReceive+0x142>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80047b0:	f107 0310 	add.w	r3, r7, #16
 80047b4:	4618      	mov	r0, r3
 80047b6:	f000 fed1 	bl	800555c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80047ba:	2301      	movs	r3, #1
 80047bc:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80047be:	f001 ff8f 	bl	80066e0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80047c2:	f000 fc1f 	bl	8005004 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80047c6:	f001 ff5d 	bl	8006684 <vPortEnterCritical>
 80047ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80047d0:	b25b      	sxtb	r3, r3
 80047d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d6:	d103      	bne.n	80047e0 <xQueueReceive+0x164>
 80047d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047da:	2200      	movs	r2, #0
 80047dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80047e6:	b25b      	sxtb	r3, r3
 80047e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ec:	d103      	bne.n	80047f6 <xQueueReceive+0x17a>
 80047ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80047f6:	f001 ff73 	bl	80066e0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80047fa:	1d3a      	adds	r2, r7, #4
 80047fc:	f107 0310 	add.w	r3, r7, #16
 8004800:	4611      	mov	r1, r2
 8004802:	4618      	mov	r0, r3
 8004804:	f000 fec0 	bl	8005588 <xTaskCheckForTimeOut>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d124      	bne.n	8004858 <xQueueReceive+0x1dc>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800480e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004810:	f000 f947 	bl	8004aa2 <prvIsQueueEmpty>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d018      	beq.n	800484c <xQueueReceive+0x1d0>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800481a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800481c:	3324      	adds	r3, #36	; 0x24
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	4611      	mov	r1, r2
 8004822:	4618      	mov	r0, r3
 8004824:	f000 fde2 	bl	80053ec <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8004828:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800482a:	f000 f8e8 	bl	80049fe <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800482e:	f000 fbf7 	bl	8005020 <xTaskResumeAll>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	f47f af65 	bne.w	8004704 <xQueueReceive+0x88>
                {
                    portYIELD_WITHIN_API();
 800483a:	4b19      	ldr	r3, [pc, #100]	; (80048a0 <xQueueReceive+0x224>)
 800483c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004840:	601a      	str	r2, [r3, #0]
 8004842:	f3bf 8f4f 	dsb	sy
 8004846:	f3bf 8f6f 	isb	sy
 800484a:	e75b      	b.n	8004704 <xQueueReceive+0x88>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800484c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800484e:	f000 f8d6 	bl	80049fe <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004852:	f000 fbe5 	bl	8005020 <xTaskResumeAll>
 8004856:	e755      	b.n	8004704 <xQueueReceive+0x88>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8004858:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800485a:	f000 f8d0 	bl	80049fe <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800485e:	f000 fbdf 	bl	8005020 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004862:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004864:	f000 f91d 	bl	8004aa2 <prvIsQueueEmpty>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	f43f af4a 	beq.w	8004704 <xQueueReceive+0x88>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8004870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004872:	4618      	mov	r0, r3
 8004874:	f003 fe9e 	bl	80085b4 <SEGGER_SYSVIEW_ShrinkId>
 8004878:	4604      	mov	r4, r0
 800487a:	2000      	movs	r0, #0
 800487c:	f003 fe9a 	bl	80085b4 <SEGGER_SYSVIEW_ShrinkId>
 8004880:	4601      	mov	r1, r0
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	2301      	movs	r3, #1
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	4613      	mov	r3, r2
 800488a:	460a      	mov	r2, r1
 800488c:	4621      	mov	r1, r4
 800488e:	205c      	movs	r0, #92	; 0x5c
 8004890:	f003 f8ce 	bl	8007a30 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8004894:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8004896:	4618      	mov	r0, r3
 8004898:	3734      	adds	r7, #52	; 0x34
 800489a:	46bd      	mov	sp, r7
 800489c:	bd90      	pop	{r4, r7, pc}
 800489e:	bf00      	nop
 80048a0:	e000ed04 	.word	0xe000ed04

080048a4 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d109      	bne.n	80048c6 <uxQueueMessagesWaiting+0x22>
 80048b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b6:	f383 8811 	msr	BASEPRI, r3
 80048ba:	f3bf 8f6f 	isb	sy
 80048be:	f3bf 8f4f 	dsb	sy
 80048c2:	60bb      	str	r3, [r7, #8]
 80048c4:	e7fe      	b.n	80048c4 <uxQueueMessagesWaiting+0x20>

    taskENTER_CRITICAL();
 80048c6:	f001 fedd 	bl	8006684 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ce:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 80048d0:	f001 ff06 	bl	80066e0 <vPortExitCritical>

    return uxReturn;
 80048d4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80048d6:	4618      	mov	r0, r3
 80048d8:	3710      	adds	r7, #16
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}

080048de <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80048de:	b580      	push	{r7, lr}
 80048e0:	b086      	sub	sp, #24
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	60f8      	str	r0, [r7, #12]
 80048e6:	60b9      	str	r1, [r7, #8]
 80048e8:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80048ea:	2300      	movs	r3, #0
 80048ec:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f2:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10d      	bne.n	8004918 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d14d      	bne.n	80049a0 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	4618      	mov	r0, r3
 800490a:	f000 ff7d 	bl	8005808 <xTaskPriorityDisinherit>
 800490e:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	609a      	str	r2, [r3, #8]
 8004916:	e043      	b.n	80049a0 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d119      	bne.n	8004952 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6858      	ldr	r0, [r3, #4]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004926:	461a      	mov	r2, r3
 8004928:	68b9      	ldr	r1, [r7, #8]
 800492a:	f003 ffcc 	bl	80088c6 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	685a      	ldr	r2, [r3, #4]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004936:	441a      	add	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	685a      	ldr	r2, [r3, #4]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	429a      	cmp	r2, r3
 8004946:	d32b      	bcc.n	80049a0 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	605a      	str	r2, [r3, #4]
 8004950:	e026      	b.n	80049a0 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	68d8      	ldr	r0, [r3, #12]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495a:	461a      	mov	r2, r3
 800495c:	68b9      	ldr	r1, [r7, #8]
 800495e:	f003 ffb2 	bl	80088c6 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	68da      	ldr	r2, [r3, #12]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496a:	425b      	negs	r3, r3
 800496c:	441a      	add	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	68da      	ldr	r2, [r3, #12]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	429a      	cmp	r2, r3
 800497c:	d207      	bcs.n	800498e <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	689a      	ldr	r2, [r3, #8]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004986:	425b      	negs	r3, r3
 8004988:	441a      	add	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2b02      	cmp	r3, #2
 8004992:	d105      	bne.n	80049a0 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d002      	beq.n	80049a0 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	3b01      	subs	r3, #1
 800499e:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	1c5a      	adds	r2, r3, #1
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 80049a8:	697b      	ldr	r3, [r7, #20]
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3718      	adds	r7, #24
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80049b2:	b580      	push	{r7, lr}
 80049b4:	b082      	sub	sp, #8
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
 80049ba:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d018      	beq.n	80049f6 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	68da      	ldr	r2, [r3, #12]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049cc:	441a      	add	r2, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	68da      	ldr	r2, [r3, #12]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	429a      	cmp	r2, r3
 80049dc:	d303      	bcc.n	80049e6 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	68d9      	ldr	r1, [r3, #12]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	461a      	mov	r2, r3
 80049f0:	6838      	ldr	r0, [r7, #0]
 80049f2:	f003 ff68 	bl	80088c6 <memcpy>
    }
}
 80049f6:	bf00      	nop
 80049f8:	3708      	adds	r7, #8
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}

080049fe <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80049fe:	b580      	push	{r7, lr}
 8004a00:	b084      	sub	sp, #16
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8004a06:	f001 fe3d 	bl	8006684 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a10:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004a12:	e011      	b.n	8004a38 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d012      	beq.n	8004a42 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	3324      	adds	r3, #36	; 0x24
 8004a20:	4618      	mov	r0, r3
 8004a22:	f000 fd35 	bl	8005490 <xTaskRemoveFromEventList>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d001      	beq.n	8004a30 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8004a2c:	f000 fe10 	bl	8005650 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8004a30:	7bfb      	ldrb	r3, [r7, #15]
 8004a32:	3b01      	subs	r3, #1
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004a38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	dce9      	bgt.n	8004a14 <prvUnlockQueue+0x16>
 8004a40:	e000      	b.n	8004a44 <prvUnlockQueue+0x46>
                        break;
 8004a42:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	22ff      	movs	r2, #255	; 0xff
 8004a48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8004a4c:	f001 fe48 	bl	80066e0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8004a50:	f001 fe18 	bl	8006684 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a5a:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004a5c:	e011      	b.n	8004a82 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d012      	beq.n	8004a8c <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	3310      	adds	r3, #16
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f000 fd10 	bl	8005490 <xTaskRemoveFromEventList>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d001      	beq.n	8004a7a <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004a76:	f000 fdeb 	bl	8005650 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004a7a:	7bbb      	ldrb	r3, [r7, #14]
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004a82:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	dce9      	bgt.n	8004a5e <prvUnlockQueue+0x60>
 8004a8a:	e000      	b.n	8004a8e <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8004a8c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	22ff      	movs	r2, #255	; 0xff
 8004a92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8004a96:	f001 fe23 	bl	80066e0 <vPortExitCritical>
}
 8004a9a:	bf00      	nop
 8004a9c:	3710      	adds	r7, #16
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b084      	sub	sp, #16
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004aaa:	f001 fdeb 	bl	8006684 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d102      	bne.n	8004abc <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	60fb      	str	r3, [r7, #12]
 8004aba:	e001      	b.n	8004ac0 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8004abc:	2300      	movs	r3, #0
 8004abe:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004ac0:	f001 fe0e 	bl	80066e0 <vPortExitCritical>

    return xReturn;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3710      	adds	r7, #16
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b084      	sub	sp, #16
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004ad6:	f001 fdd5 	bl	8006684 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d102      	bne.n	8004aec <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	60fb      	str	r3, [r7, #12]
 8004aea:	e001      	b.n	8004af0 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8004aec:	2300      	movs	r3, #0
 8004aee:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004af0:	f001 fdf6 	bl	80066e0 <vPortExitCritical>

    return xReturn;
 8004af4:	68fb      	ldr	r3, [r7, #12]
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3710      	adds	r7, #16
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 8004afe:	b480      	push	{r7}
 8004b00:	b087      	sub	sp, #28
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d109      	bne.n	8004b24 <xQueueIsQueueFullFromISR+0x26>
 8004b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b14:	f383 8811 	msr	BASEPRI, r3
 8004b18:	f3bf 8f6f 	isb	sy
 8004b1c:	f3bf 8f4f 	dsb	sy
 8004b20:	60fb      	str	r3, [r7, #12]
 8004b22:	e7fe      	b.n	8004b22 <xQueueIsQueueFullFromISR+0x24>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d102      	bne.n	8004b36 <xQueueIsQueueFullFromISR+0x38>
    {
        xReturn = pdTRUE;
 8004b30:	2301      	movs	r3, #1
 8004b32:	617b      	str	r3, [r7, #20]
 8004b34:	e001      	b.n	8004b3a <xQueueIsQueueFullFromISR+0x3c>
    }
    else
    {
        xReturn = pdFALSE;
 8004b36:	2300      	movs	r3, #0
 8004b38:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8004b3a:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	371c      	adds	r7, #28
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr

08004b48 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004b52:	2300      	movs	r3, #0
 8004b54:	60fb      	str	r3, [r7, #12]
 8004b56:	e01e      	b.n	8004b96 <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004b58:	4a12      	ldr	r2, [pc, #72]	; (8004ba4 <vQueueAddToRegistry+0x5c>)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d115      	bne.n	8004b90 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004b64:	490f      	ldr	r1, [pc, #60]	; (8004ba4 <vQueueAddToRegistry+0x5c>)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	683a      	ldr	r2, [r7, #0]
 8004b6a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8004b6e:	4a0d      	ldr	r2, [pc, #52]	; (8004ba4 <vQueueAddToRegistry+0x5c>)
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	00db      	lsls	r3, r3, #3
 8004b74:	4413      	add	r3, r2
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f003 fd19 	bl	80085b4 <SEGGER_SYSVIEW_ShrinkId>
 8004b82:	4601      	mov	r1, r0
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	461a      	mov	r2, r3
 8004b88:	2071      	movs	r0, #113	; 0x71
 8004b8a:	f002 fe81 	bl	8007890 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8004b8e:	e005      	b.n	8004b9c <vQueueAddToRegistry+0x54>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	3301      	adds	r3, #1
 8004b94:	60fb      	str	r3, [r7, #12]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2b07      	cmp	r3, #7
 8004b9a:	d9dd      	bls.n	8004b58 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8004b9c:	bf00      	nop
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	2001458c 	.word	0x2001458c

08004ba8 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004bb8:	f001 fd64 	bl	8006684 <vPortEnterCritical>
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004bc2:	b25b      	sxtb	r3, r3
 8004bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc8:	d103      	bne.n	8004bd2 <vQueueWaitForMessageRestricted+0x2a>
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004bd8:	b25b      	sxtb	r3, r3
 8004bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bde:	d103      	bne.n	8004be8 <vQueueWaitForMessageRestricted+0x40>
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004be8:	f001 fd7a 	bl	80066e0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d106      	bne.n	8004c02 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	3324      	adds	r3, #36	; 0x24
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	68b9      	ldr	r1, [r7, #8]
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f000 fc19 	bl	8005434 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8004c02:	6978      	ldr	r0, [r7, #20]
 8004c04:	f7ff fefb 	bl	80049fe <prvUnlockQueue>
    }
 8004c08:	bf00      	nop
 8004c0a:	3718      	adds	r7, #24
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b08c      	sub	sp, #48	; 0x30
 8004c14:	af04      	add	r7, sp, #16
 8004c16:	60f8      	str	r0, [r7, #12]
 8004c18:	60b9      	str	r1, [r7, #8]
 8004c1a:	603b      	str	r3, [r7, #0]
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004c20:	88fb      	ldrh	r3, [r7, #6]
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	4618      	mov	r0, r3
 8004c26:	f001 fe4d 	bl	80068c4 <pvPortMalloc>
 8004c2a:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00e      	beq.n	8004c50 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004c32:	2058      	movs	r0, #88	; 0x58
 8004c34:	f001 fe46 	bl	80068c4 <pvPortMalloc>
 8004c38:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d003      	beq.n	8004c48 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	697a      	ldr	r2, [r7, #20]
 8004c44:	631a      	str	r2, [r3, #48]	; 0x30
 8004c46:	e005      	b.n	8004c54 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8004c48:	6978      	ldr	r0, [r7, #20]
 8004c4a:	f001 ff17 	bl	8006a7c <vPortFree>
 8004c4e:	e001      	b.n	8004c54 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8004c50:	2300      	movs	r3, #0
 8004c52:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8004c54:	69fb      	ldr	r3, [r7, #28]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d013      	beq.n	8004c82 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004c5a:	88fa      	ldrh	r2, [r7, #6]
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	9303      	str	r3, [sp, #12]
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	9302      	str	r3, [sp, #8]
 8004c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c66:	9301      	str	r3, [sp, #4]
 8004c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c6a:	9300      	str	r3, [sp, #0]
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	68b9      	ldr	r1, [r7, #8]
 8004c70:	68f8      	ldr	r0, [r7, #12]
 8004c72:	f000 f80e 	bl	8004c92 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8004c76:	69f8      	ldr	r0, [r7, #28]
 8004c78:	f000 f8a0 	bl	8004dbc <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	61bb      	str	r3, [r7, #24]
 8004c80:	e002      	b.n	8004c88 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004c82:	f04f 33ff 	mov.w	r3, #4294967295
 8004c86:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8004c88:	69bb      	ldr	r3, [r7, #24]
    }
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3720      	adds	r7, #32
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}

08004c92 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b088      	sub	sp, #32
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	60f8      	str	r0, [r7, #12]
 8004c9a:	60b9      	str	r1, [r7, #8]
 8004c9c:	607a      	str	r2, [r7, #4]
 8004c9e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ca2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	461a      	mov	r2, r3
 8004caa:	21a5      	movs	r1, #165	; 0xa5
 8004cac:	f003 fe16 	bl	80088dc <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004cba:	3b01      	subs	r3, #1
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	4413      	add	r3, r2
 8004cc0:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	f023 0307 	bic.w	r3, r3, #7
 8004cc8:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004cca:	69bb      	ldr	r3, [r7, #24]
 8004ccc:	f003 0307 	and.w	r3, r3, #7
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d009      	beq.n	8004ce8 <prvInitialiseNewTask+0x56>
 8004cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd8:	f383 8811 	msr	BASEPRI, r3
 8004cdc:	f3bf 8f6f 	isb	sy
 8004ce0:	f3bf 8f4f 	dsb	sy
 8004ce4:	617b      	str	r3, [r7, #20]
 8004ce6:	e7fe      	b.n	8004ce6 <prvInitialiseNewTask+0x54>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d01f      	beq.n	8004d2e <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004cee:	2300      	movs	r3, #0
 8004cf0:	61fb      	str	r3, [r7, #28]
 8004cf2:	e012      	b.n	8004d1a <prvInitialiseNewTask+0x88>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004cf4:	68ba      	ldr	r2, [r7, #8]
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	7819      	ldrb	r1, [r3, #0]
 8004cfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	4413      	add	r3, r2
 8004d02:	3334      	adds	r3, #52	; 0x34
 8004d04:	460a      	mov	r2, r1
 8004d06:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004d08:	68ba      	ldr	r2, [r7, #8]
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	781b      	ldrb	r3, [r3, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d006      	beq.n	8004d22 <prvInitialiseNewTask+0x90>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004d14:	69fb      	ldr	r3, [r7, #28]
 8004d16:	3301      	adds	r3, #1
 8004d18:	61fb      	str	r3, [r7, #28]
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	2b09      	cmp	r3, #9
 8004d1e:	d9e9      	bls.n	8004cf4 <prvInitialiseNewTask+0x62>
 8004d20:	e000      	b.n	8004d24 <prvInitialiseNewTask+0x92>
            {
                break;
 8004d22:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d26:	2200      	movs	r2, #0
 8004d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004d2c:	e003      	b.n	8004d36 <prvInitialiseNewTask+0xa4>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d38:	2b04      	cmp	r3, #4
 8004d3a:	d901      	bls.n	8004d40 <prvInitialiseNewTask+0xae>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004d3c:	2304      	movs	r3, #4
 8004d3e:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d44:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8004d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d4a:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8004d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d4e:	2200      	movs	r2, #0
 8004d50:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d54:	3304      	adds	r3, #4
 8004d56:	4618      	mov	r0, r3
 8004d58:	f7ff f932 	bl	8003fc0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d5e:	3318      	adds	r3, #24
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7ff f92d 	bl	8003fc0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d6a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6e:	f1c3 0205 	rsb	r2, r3, #5
 8004d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d74:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d7a:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8004d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d7e:	3350      	adds	r3, #80	; 0x50
 8004d80:	2204      	movs	r2, #4
 8004d82:	2100      	movs	r1, #0
 8004d84:	4618      	mov	r0, r3
 8004d86:	f003 fda9 	bl	80088dc <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8004d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d8c:	3354      	adds	r3, #84	; 0x54
 8004d8e:	2201      	movs	r2, #1
 8004d90:	2100      	movs	r1, #0
 8004d92:	4618      	mov	r0, r3
 8004d94:	f003 fda2 	bl	80088dc <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004d98:	683a      	ldr	r2, [r7, #0]
 8004d9a:	68f9      	ldr	r1, [r7, #12]
 8004d9c:	69b8      	ldr	r0, [r7, #24]
 8004d9e:	f001 facf 	bl	8006340 <pxPortInitialiseStack>
 8004da2:	4602      	mov	r2, r0
 8004da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004da6:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8004da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d002      	beq.n	8004db4 <prvInitialiseNewTask+0x122>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004db0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004db2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004db4:	bf00      	nop
 8004db6:	3720      	adds	r7, #32
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8004dbc:	b5b0      	push	{r4, r5, r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af02      	add	r7, sp, #8
 8004dc2:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8004dc4:	f001 fc5e 	bl	8006684 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8004dc8:	4b3b      	ldr	r3, [pc, #236]	; (8004eb8 <prvAddNewTaskToReadyList+0xfc>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	3301      	adds	r3, #1
 8004dce:	4a3a      	ldr	r2, [pc, #232]	; (8004eb8 <prvAddNewTaskToReadyList+0xfc>)
 8004dd0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8004dd2:	4b3a      	ldr	r3, [pc, #232]	; (8004ebc <prvAddNewTaskToReadyList+0x100>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d109      	bne.n	8004dee <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8004dda:	4a38      	ldr	r2, [pc, #224]	; (8004ebc <prvAddNewTaskToReadyList+0x100>)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004de0:	4b35      	ldr	r3, [pc, #212]	; (8004eb8 <prvAddNewTaskToReadyList+0xfc>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d110      	bne.n	8004e0a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8004de8:	f000 fc58 	bl	800569c <prvInitialiseTaskLists>
 8004dec:	e00d      	b.n	8004e0a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8004dee:	4b34      	ldr	r3, [pc, #208]	; (8004ec0 <prvAddNewTaskToReadyList+0x104>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d109      	bne.n	8004e0a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004df6:	4b31      	ldr	r3, [pc, #196]	; (8004ebc <prvAddNewTaskToReadyList+0x100>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d802      	bhi.n	8004e0a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8004e04:	4a2d      	ldr	r2, [pc, #180]	; (8004ebc <prvAddNewTaskToReadyList+0x100>)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8004e0a:	4b2e      	ldr	r3, [pc, #184]	; (8004ec4 <prvAddNewTaskToReadyList+0x108>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	3301      	adds	r3, #1
 8004e10:	4a2c      	ldr	r2, [pc, #176]	; (8004ec4 <prvAddNewTaskToReadyList+0x108>)
 8004e12:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004e14:	4b2b      	ldr	r3, [pc, #172]	; (8004ec4 <prvAddNewTaskToReadyList+0x108>)
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d016      	beq.n	8004e50 <prvAddNewTaskToReadyList+0x94>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4618      	mov	r0, r3
 8004e26:	f003 fa9f 	bl	8008368 <SEGGER_SYSVIEW_OnTaskCreate>
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e3a:	461d      	mov	r5, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	461c      	mov	r4, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e46:	1ae3      	subs	r3, r4, r3
 8004e48:	9300      	str	r3, [sp, #0]
 8004e4a:	462b      	mov	r3, r5
 8004e4c:	f001 fff8 	bl	8006e40 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4618      	mov	r0, r3
 8004e54:	f003 fb0c 	bl	8008470 <SEGGER_SYSVIEW_OnTaskStartReady>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	409a      	lsls	r2, r3
 8004e60:	4b19      	ldr	r3, [pc, #100]	; (8004ec8 <prvAddNewTaskToReadyList+0x10c>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	4a18      	ldr	r2, [pc, #96]	; (8004ec8 <prvAddNewTaskToReadyList+0x10c>)
 8004e68:	6013      	str	r3, [r2, #0]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e6e:	4613      	mov	r3, r2
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	4413      	add	r3, r2
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	4a15      	ldr	r2, [pc, #84]	; (8004ecc <prvAddNewTaskToReadyList+0x110>)
 8004e78:	441a      	add	r2, r3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	3304      	adds	r3, #4
 8004e7e:	4619      	mov	r1, r3
 8004e80:	4610      	mov	r0, r2
 8004e82:	f7ff f8aa 	bl	8003fda <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8004e86:	f001 fc2b 	bl	80066e0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8004e8a:	4b0d      	ldr	r3, [pc, #52]	; (8004ec0 <prvAddNewTaskToReadyList+0x104>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00e      	beq.n	8004eb0 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004e92:	4b0a      	ldr	r3, [pc, #40]	; (8004ebc <prvAddNewTaskToReadyList+0x100>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d207      	bcs.n	8004eb0 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8004ea0:	4b0b      	ldr	r3, [pc, #44]	; (8004ed0 <prvAddNewTaskToReadyList+0x114>)
 8004ea2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ea6:	601a      	str	r2, [r3, #0]
 8004ea8:	f3bf 8f4f 	dsb	sy
 8004eac:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004eb0:	bf00      	nop
 8004eb2:	3708      	adds	r7, #8
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bdb0      	pop	{r4, r5, r7, pc}
 8004eb8:	20000224 	.word	0x20000224
 8004ebc:	2000014c 	.word	0x2000014c
 8004ec0:	20000230 	.word	0x20000230
 8004ec4:	20000240 	.word	0x20000240
 8004ec8:	2000022c 	.word	0x2000022c
 8004ecc:	20000150 	.word	0x20000150
 8004ed0:	e000ed04 	.word	0xe000ed04

08004ed4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8004edc:	2300      	movs	r3, #0
 8004ede:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d01a      	beq.n	8004f1c <vTaskDelay+0x48>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8004ee6:	4b15      	ldr	r3, [pc, #84]	; (8004f3c <vTaskDelay+0x68>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d009      	beq.n	8004f02 <vTaskDelay+0x2e>
 8004eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef2:	f383 8811 	msr	BASEPRI, r3
 8004ef6:	f3bf 8f6f 	isb	sy
 8004efa:	f3bf 8f4f 	dsb	sy
 8004efe:	60bb      	str	r3, [r7, #8]
 8004f00:	e7fe      	b.n	8004f00 <vTaskDelay+0x2c>
            vTaskSuspendAll();
 8004f02:	f000 f87f 	bl	8005004 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 8004f06:	6879      	ldr	r1, [r7, #4]
 8004f08:	2023      	movs	r0, #35	; 0x23
 8004f0a:	f002 fc85 	bl	8007818 <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004f0e:	2100      	movs	r1, #0
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f000 fe8f 	bl	8005c34 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8004f16:	f000 f883 	bl	8005020 <xTaskResumeAll>
 8004f1a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d107      	bne.n	8004f32 <vTaskDelay+0x5e>
        {
            portYIELD_WITHIN_API();
 8004f22:	4b07      	ldr	r3, [pc, #28]	; (8004f40 <vTaskDelay+0x6c>)
 8004f24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f28:	601a      	str	r2, [r3, #0]
 8004f2a:	f3bf 8f4f 	dsb	sy
 8004f2e:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8004f32:	bf00      	nop
 8004f34:	3710      	adds	r7, #16
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	2000024c 	.word	0x2000024c
 8004f40:	e000ed04 	.word	0xe000ed04

08004f44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b086      	sub	sp, #24
 8004f48:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8004f4a:	4b26      	ldr	r3, [pc, #152]	; (8004fe4 <vTaskStartScheduler+0xa0>)
 8004f4c:	9301      	str	r3, [sp, #4]
 8004f4e:	2300      	movs	r3, #0
 8004f50:	9300      	str	r3, [sp, #0]
 8004f52:	2300      	movs	r3, #0
 8004f54:	2282      	movs	r2, #130	; 0x82
 8004f56:	4924      	ldr	r1, [pc, #144]	; (8004fe8 <vTaskStartScheduler+0xa4>)
 8004f58:	4824      	ldr	r0, [pc, #144]	; (8004fec <vTaskStartScheduler+0xa8>)
 8004f5a:	f7ff fe59 	bl	8004c10 <xTaskCreate>
 8004f5e:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d102      	bne.n	8004f6c <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8004f66:	f000 fedd 	bl	8005d24 <xTimerCreateTimerTask>
 8004f6a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d123      	bne.n	8004fba <vTaskStartScheduler+0x76>
 8004f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f76:	f383 8811 	msr	BASEPRI, r3
 8004f7a:	f3bf 8f6f 	isb	sy
 8004f7e:	f3bf 8f4f 	dsb	sy
 8004f82:	60bb      	str	r3, [r7, #8]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8004f84:	4b1a      	ldr	r3, [pc, #104]	; (8004ff0 <vTaskStartScheduler+0xac>)
 8004f86:	f04f 32ff 	mov.w	r2, #4294967295
 8004f8a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8004f8c:	4b19      	ldr	r3, [pc, #100]	; (8004ff4 <vTaskStartScheduler+0xb0>)
 8004f8e:	2201      	movs	r2, #1
 8004f90:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004f92:	4b19      	ldr	r3, [pc, #100]	; (8004ff8 <vTaskStartScheduler+0xb4>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8004f98:	4b18      	ldr	r3, [pc, #96]	; (8004ffc <vTaskStartScheduler+0xb8>)
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	4b11      	ldr	r3, [pc, #68]	; (8004fe4 <vTaskStartScheduler+0xa0>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d102      	bne.n	8004faa <vTaskStartScheduler+0x66>
 8004fa4:	f003 f9c4 	bl	8008330 <SEGGER_SYSVIEW_OnIdle>
 8004fa8:	e004      	b.n	8004fb4 <vTaskStartScheduler+0x70>
 8004faa:	4b14      	ldr	r3, [pc, #80]	; (8004ffc <vTaskStartScheduler+0xb8>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f003 fa1c 	bl	80083ec <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8004fb4:	f001 fa4e 	bl	8006454 <xPortStartScheduler>
 8004fb8:	e00d      	b.n	8004fd6 <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc0:	d109      	bne.n	8004fd6 <vTaskStartScheduler+0x92>
 8004fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fc6:	f383 8811 	msr	BASEPRI, r3
 8004fca:	f3bf 8f6f 	isb	sy
 8004fce:	f3bf 8f4f 	dsb	sy
 8004fd2:	607b      	str	r3, [r7, #4]
 8004fd4:	e7fe      	b.n	8004fd4 <vTaskStartScheduler+0x90>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004fd6:	4b0a      	ldr	r3, [pc, #40]	; (8005000 <vTaskStartScheduler+0xbc>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
}
 8004fda:	bf00      	nop
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	20000248 	.word	0x20000248
 8004fe8:	080093b4 	.word	0x080093b4
 8004fec:	08005669 	.word	0x08005669
 8004ff0:	20000244 	.word	0x20000244
 8004ff4:	20000230 	.word	0x20000230
 8004ff8:	20000228 	.word	0x20000228
 8004ffc:	2000014c 	.word	0x2000014c
 8005000:	20000088 	.word	0x20000088

08005004 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005004:	b480      	push	{r7}
 8005006:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8005008:	4b04      	ldr	r3, [pc, #16]	; (800501c <vTaskSuspendAll+0x18>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	3301      	adds	r3, #1
 800500e:	4a03      	ldr	r2, [pc, #12]	; (800501c <vTaskSuspendAll+0x18>)
 8005010:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8005012:	bf00      	nop
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr
 800501c:	2000024c 	.word	0x2000024c

08005020 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8005026:	2300      	movs	r3, #0
 8005028:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800502a:	2300      	movs	r3, #0
 800502c:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800502e:	4b43      	ldr	r3, [pc, #268]	; (800513c <xTaskResumeAll+0x11c>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d109      	bne.n	800504a <xTaskResumeAll+0x2a>
 8005036:	f04f 0350 	mov.w	r3, #80	; 0x50
 800503a:	f383 8811 	msr	BASEPRI, r3
 800503e:	f3bf 8f6f 	isb	sy
 8005042:	f3bf 8f4f 	dsb	sy
 8005046:	603b      	str	r3, [r7, #0]
 8005048:	e7fe      	b.n	8005048 <xTaskResumeAll+0x28>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800504a:	f001 fb1b 	bl	8006684 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800504e:	4b3b      	ldr	r3, [pc, #236]	; (800513c <xTaskResumeAll+0x11c>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	3b01      	subs	r3, #1
 8005054:	4a39      	ldr	r2, [pc, #228]	; (800513c <xTaskResumeAll+0x11c>)
 8005056:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005058:	4b38      	ldr	r3, [pc, #224]	; (800513c <xTaskResumeAll+0x11c>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d165      	bne.n	800512c <xTaskResumeAll+0x10c>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005060:	4b37      	ldr	r3, [pc, #220]	; (8005140 <xTaskResumeAll+0x120>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d061      	beq.n	800512c <xTaskResumeAll+0x10c>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005068:	e032      	b.n	80050d0 <xTaskResumeAll+0xb0>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800506a:	4b36      	ldr	r3, [pc, #216]	; (8005144 <xTaskResumeAll+0x124>)
 800506c:	68db      	ldr	r3, [r3, #12]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	3318      	adds	r3, #24
 8005076:	4618      	mov	r0, r3
 8005078:	f7ff f80c 	bl	8004094 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	3304      	adds	r3, #4
 8005080:	4618      	mov	r0, r3
 8005082:	f7ff f807 	bl	8004094 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	4618      	mov	r0, r3
 800508a:	f003 f9f1 	bl	8008470 <SEGGER_SYSVIEW_OnTaskStartReady>
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005092:	2201      	movs	r2, #1
 8005094:	409a      	lsls	r2, r3
 8005096:	4b2c      	ldr	r3, [pc, #176]	; (8005148 <xTaskResumeAll+0x128>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4313      	orrs	r3, r2
 800509c:	4a2a      	ldr	r2, [pc, #168]	; (8005148 <xTaskResumeAll+0x128>)
 800509e:	6013      	str	r3, [r2, #0]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050a4:	4613      	mov	r3, r2
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	4413      	add	r3, r2
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	4a27      	ldr	r2, [pc, #156]	; (800514c <xTaskResumeAll+0x12c>)
 80050ae:	441a      	add	r2, r3
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	3304      	adds	r3, #4
 80050b4:	4619      	mov	r1, r3
 80050b6:	4610      	mov	r0, r2
 80050b8:	f7fe ff8f 	bl	8003fda <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050c0:	4b23      	ldr	r3, [pc, #140]	; (8005150 <xTaskResumeAll+0x130>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d302      	bcc.n	80050d0 <xTaskResumeAll+0xb0>
                    {
                        xYieldPending = pdTRUE;
 80050ca:	4b22      	ldr	r3, [pc, #136]	; (8005154 <xTaskResumeAll+0x134>)
 80050cc:	2201      	movs	r2, #1
 80050ce:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80050d0:	4b1c      	ldr	r3, [pc, #112]	; (8005144 <xTaskResumeAll+0x124>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d1c8      	bne.n	800506a <xTaskResumeAll+0x4a>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d001      	beq.n	80050e2 <xTaskResumeAll+0xc2>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80050de:	f000 fb59 	bl	8005794 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80050e2:	4b1d      	ldr	r3, [pc, #116]	; (8005158 <xTaskResumeAll+0x138>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d010      	beq.n	8005110 <xTaskResumeAll+0xf0>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80050ee:	f000 f859 	bl	80051a4 <xTaskIncrementTick>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d002      	beq.n	80050fe <xTaskResumeAll+0xde>
                            {
                                xYieldPending = pdTRUE;
 80050f8:	4b16      	ldr	r3, [pc, #88]	; (8005154 <xTaskResumeAll+0x134>)
 80050fa:	2201      	movs	r2, #1
 80050fc:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	3b01      	subs	r3, #1
 8005102:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1f1      	bne.n	80050ee <xTaskResumeAll+0xce>

                        xPendedTicks = 0;
 800510a:	4b13      	ldr	r3, [pc, #76]	; (8005158 <xTaskResumeAll+0x138>)
 800510c:	2200      	movs	r2, #0
 800510e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8005110:	4b10      	ldr	r3, [pc, #64]	; (8005154 <xTaskResumeAll+0x134>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d009      	beq.n	800512c <xTaskResumeAll+0x10c>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8005118:	2301      	movs	r3, #1
 800511a:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800511c:	4b0f      	ldr	r3, [pc, #60]	; (800515c <xTaskResumeAll+0x13c>)
 800511e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005122:	601a      	str	r2, [r3, #0]
 8005124:	f3bf 8f4f 	dsb	sy
 8005128:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800512c:	f001 fad8 	bl	80066e0 <vPortExitCritical>

    return xAlreadyYielded;
 8005130:	68bb      	ldr	r3, [r7, #8]
}
 8005132:	4618      	mov	r0, r3
 8005134:	3710      	adds	r7, #16
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
 800513a:	bf00      	nop
 800513c:	2000024c 	.word	0x2000024c
 8005140:	20000224 	.word	0x20000224
 8005144:	200001e4 	.word	0x200001e4
 8005148:	2000022c 	.word	0x2000022c
 800514c:	20000150 	.word	0x20000150
 8005150:	2000014c 	.word	0x2000014c
 8005154:	20000238 	.word	0x20000238
 8005158:	20000234 	.word	0x20000234
 800515c:	e000ed04 	.word	0xe000ed04

08005160 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8005166:	4b05      	ldr	r3, [pc, #20]	; (800517c <xTaskGetTickCount+0x1c>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 800516c:	687b      	ldr	r3, [r7, #4]
}
 800516e:	4618      	mov	r0, r3
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	20000228 	.word	0x20000228

08005180 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b082      	sub	sp, #8
 8005184:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005186:	f001 fb5f 	bl	8006848 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800518a:	2300      	movs	r3, #0
 800518c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800518e:	4b04      	ldr	r3, [pc, #16]	; (80051a0 <xTaskGetTickCountFromISR+0x20>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8005194:	683b      	ldr	r3, [r7, #0]
}
 8005196:	4618      	mov	r0, r3
 8005198:	3708      	adds	r7, #8
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	20000228 	.word	0x20000228

080051a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80051aa:	2300      	movs	r3, #0
 80051ac:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051ae:	4b50      	ldr	r3, [pc, #320]	; (80052f0 <xTaskIncrementTick+0x14c>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	f040 8091 	bne.w	80052da <xTaskIncrementTick+0x136>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80051b8:	4b4e      	ldr	r3, [pc, #312]	; (80052f4 <xTaskIncrementTick+0x150>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	3301      	adds	r3, #1
 80051be:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80051c0:	4a4c      	ldr	r2, [pc, #304]	; (80052f4 <xTaskIncrementTick+0x150>)
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d11f      	bne.n	800520c <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 80051cc:	4b4a      	ldr	r3, [pc, #296]	; (80052f8 <xTaskIncrementTick+0x154>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d009      	beq.n	80051ea <xTaskIncrementTick+0x46>
 80051d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051da:	f383 8811 	msr	BASEPRI, r3
 80051de:	f3bf 8f6f 	isb	sy
 80051e2:	f3bf 8f4f 	dsb	sy
 80051e6:	603b      	str	r3, [r7, #0]
 80051e8:	e7fe      	b.n	80051e8 <xTaskIncrementTick+0x44>
 80051ea:	4b43      	ldr	r3, [pc, #268]	; (80052f8 <xTaskIncrementTick+0x154>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	60fb      	str	r3, [r7, #12]
 80051f0:	4b42      	ldr	r3, [pc, #264]	; (80052fc <xTaskIncrementTick+0x158>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a40      	ldr	r2, [pc, #256]	; (80052f8 <xTaskIncrementTick+0x154>)
 80051f6:	6013      	str	r3, [r2, #0]
 80051f8:	4a40      	ldr	r2, [pc, #256]	; (80052fc <xTaskIncrementTick+0x158>)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6013      	str	r3, [r2, #0]
 80051fe:	4b40      	ldr	r3, [pc, #256]	; (8005300 <xTaskIncrementTick+0x15c>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	3301      	adds	r3, #1
 8005204:	4a3e      	ldr	r2, [pc, #248]	; (8005300 <xTaskIncrementTick+0x15c>)
 8005206:	6013      	str	r3, [r2, #0]
 8005208:	f000 fac4 	bl	8005794 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800520c:	4b3d      	ldr	r3, [pc, #244]	; (8005304 <xTaskIncrementTick+0x160>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	429a      	cmp	r2, r3
 8005214:	d34c      	bcc.n	80052b0 <xTaskIncrementTick+0x10c>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005216:	4b38      	ldr	r3, [pc, #224]	; (80052f8 <xTaskIncrementTick+0x154>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d104      	bne.n	800522a <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005220:	4b38      	ldr	r3, [pc, #224]	; (8005304 <xTaskIncrementTick+0x160>)
 8005222:	f04f 32ff 	mov.w	r2, #4294967295
 8005226:	601a      	str	r2, [r3, #0]
                    break;
 8005228:	e042      	b.n	80052b0 <xTaskIncrementTick+0x10c>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800522a:	4b33      	ldr	r3, [pc, #204]	; (80052f8 <xTaskIncrementTick+0x154>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800523a:	693a      	ldr	r2, [r7, #16]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	429a      	cmp	r2, r3
 8005240:	d203      	bcs.n	800524a <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8005242:	4a30      	ldr	r2, [pc, #192]	; (8005304 <xTaskIncrementTick+0x160>)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005248:	e032      	b.n	80052b0 <xTaskIncrementTick+0x10c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	3304      	adds	r3, #4
 800524e:	4618      	mov	r0, r3
 8005250:	f7fe ff20 	bl	8004094 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005258:	2b00      	cmp	r3, #0
 800525a:	d004      	beq.n	8005266 <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	3318      	adds	r3, #24
 8005260:	4618      	mov	r0, r3
 8005262:	f7fe ff17 	bl	8004094 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	4618      	mov	r0, r3
 800526a:	f003 f901 	bl	8008470 <SEGGER_SYSVIEW_OnTaskStartReady>
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005272:	2201      	movs	r2, #1
 8005274:	409a      	lsls	r2, r3
 8005276:	4b24      	ldr	r3, [pc, #144]	; (8005308 <xTaskIncrementTick+0x164>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4313      	orrs	r3, r2
 800527c:	4a22      	ldr	r2, [pc, #136]	; (8005308 <xTaskIncrementTick+0x164>)
 800527e:	6013      	str	r3, [r2, #0]
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005284:	4613      	mov	r3, r2
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4413      	add	r3, r2
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	4a1f      	ldr	r2, [pc, #124]	; (800530c <xTaskIncrementTick+0x168>)
 800528e:	441a      	add	r2, r3
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	3304      	adds	r3, #4
 8005294:	4619      	mov	r1, r3
 8005296:	4610      	mov	r0, r2
 8005298:	f7fe fe9f 	bl	8003fda <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052a0:	4b1b      	ldr	r3, [pc, #108]	; (8005310 <xTaskIncrementTick+0x16c>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d3b5      	bcc.n	8005216 <xTaskIncrementTick+0x72>
                            {
                                xSwitchRequired = pdTRUE;
 80052aa:	2301      	movs	r3, #1
 80052ac:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052ae:	e7b2      	b.n	8005216 <xTaskIncrementTick+0x72>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80052b0:	4b17      	ldr	r3, [pc, #92]	; (8005310 <xTaskIncrementTick+0x16c>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052b6:	4915      	ldr	r1, [pc, #84]	; (800530c <xTaskIncrementTick+0x168>)
 80052b8:	4613      	mov	r3, r2
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	4413      	add	r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	440b      	add	r3, r1
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d901      	bls.n	80052cc <xTaskIncrementTick+0x128>
                {
                    xSwitchRequired = pdTRUE;
 80052c8:	2301      	movs	r3, #1
 80052ca:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80052cc:	4b11      	ldr	r3, [pc, #68]	; (8005314 <xTaskIncrementTick+0x170>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d007      	beq.n	80052e4 <xTaskIncrementTick+0x140>
                {
                    xSwitchRequired = pdTRUE;
 80052d4:	2301      	movs	r3, #1
 80052d6:	617b      	str	r3, [r7, #20]
 80052d8:	e004      	b.n	80052e4 <xTaskIncrementTick+0x140>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80052da:	4b0f      	ldr	r3, [pc, #60]	; (8005318 <xTaskIncrementTick+0x174>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	3301      	adds	r3, #1
 80052e0:	4a0d      	ldr	r2, [pc, #52]	; (8005318 <xTaskIncrementTick+0x174>)
 80052e2:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80052e4:	697b      	ldr	r3, [r7, #20]
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3718      	adds	r7, #24
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	2000024c 	.word	0x2000024c
 80052f4:	20000228 	.word	0x20000228
 80052f8:	200001dc 	.word	0x200001dc
 80052fc:	200001e0 	.word	0x200001e0
 8005300:	2000023c 	.word	0x2000023c
 8005304:	20000244 	.word	0x20000244
 8005308:	2000022c 	.word	0x2000022c
 800530c:	20000150 	.word	0x20000150
 8005310:	2000014c 	.word	0x2000014c
 8005314:	20000238 	.word	0x20000238
 8005318:	20000234 	.word	0x20000234

0800531c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b086      	sub	sp, #24
 8005320:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005322:	4b2c      	ldr	r3, [pc, #176]	; (80053d4 <vTaskSwitchContext+0xb8>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800532a:	4b2b      	ldr	r3, [pc, #172]	; (80053d8 <vTaskSwitchContext+0xbc>)
 800532c:	2201      	movs	r2, #1
 800532e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8005330:	e04c      	b.n	80053cc <vTaskSwitchContext+0xb0>
        xYieldPending = pdFALSE;
 8005332:	4b29      	ldr	r3, [pc, #164]	; (80053d8 <vTaskSwitchContext+0xbc>)
 8005334:	2200      	movs	r2, #0
 8005336:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005338:	4b28      	ldr	r3, [pc, #160]	; (80053dc <vTaskSwitchContext+0xc0>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	fab3 f383 	clz	r3, r3
 8005344:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8005346:	7afb      	ldrb	r3, [r7, #11]
 8005348:	f1c3 031f 	rsb	r3, r3, #31
 800534c:	617b      	str	r3, [r7, #20]
 800534e:	4924      	ldr	r1, [pc, #144]	; (80053e0 <vTaskSwitchContext+0xc4>)
 8005350:	697a      	ldr	r2, [r7, #20]
 8005352:	4613      	mov	r3, r2
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	4413      	add	r3, r2
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	440b      	add	r3, r1
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d109      	bne.n	8005376 <vTaskSwitchContext+0x5a>
        __asm volatile
 8005362:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005366:	f383 8811 	msr	BASEPRI, r3
 800536a:	f3bf 8f6f 	isb	sy
 800536e:	f3bf 8f4f 	dsb	sy
 8005372:	607b      	str	r3, [r7, #4]
 8005374:	e7fe      	b.n	8005374 <vTaskSwitchContext+0x58>
 8005376:	697a      	ldr	r2, [r7, #20]
 8005378:	4613      	mov	r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4413      	add	r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	4a17      	ldr	r2, [pc, #92]	; (80053e0 <vTaskSwitchContext+0xc4>)
 8005382:	4413      	add	r3, r2
 8005384:	613b      	str	r3, [r7, #16]
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	685a      	ldr	r2, [r3, #4]
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	605a      	str	r2, [r3, #4]
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	685a      	ldr	r2, [r3, #4]
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	3308      	adds	r3, #8
 8005398:	429a      	cmp	r2, r3
 800539a:	d104      	bne.n	80053a6 <vTaskSwitchContext+0x8a>
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	685a      	ldr	r2, [r3, #4]
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	605a      	str	r2, [r3, #4]
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	4a0d      	ldr	r2, [pc, #52]	; (80053e4 <vTaskSwitchContext+0xc8>)
 80053ae:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 80053b0:	4b0c      	ldr	r3, [pc, #48]	; (80053e4 <vTaskSwitchContext+0xc8>)
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	4b0c      	ldr	r3, [pc, #48]	; (80053e8 <vTaskSwitchContext+0xcc>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d102      	bne.n	80053c2 <vTaskSwitchContext+0xa6>
 80053bc:	f002 ffb8 	bl	8008330 <SEGGER_SYSVIEW_OnIdle>
}
 80053c0:	e004      	b.n	80053cc <vTaskSwitchContext+0xb0>
        traceTASK_SWITCHED_IN();
 80053c2:	4b08      	ldr	r3, [pc, #32]	; (80053e4 <vTaskSwitchContext+0xc8>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f003 f810 	bl	80083ec <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80053cc:	bf00      	nop
 80053ce:	3718      	adds	r7, #24
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	2000024c 	.word	0x2000024c
 80053d8:	20000238 	.word	0x20000238
 80053dc:	2000022c 	.word	0x2000022c
 80053e0:	20000150 	.word	0x20000150
 80053e4:	2000014c 	.word	0x2000014c
 80053e8:	20000248 	.word	0x20000248

080053ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d109      	bne.n	8005410 <vTaskPlaceOnEventList+0x24>
 80053fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005400:	f383 8811 	msr	BASEPRI, r3
 8005404:	f3bf 8f6f 	isb	sy
 8005408:	f3bf 8f4f 	dsb	sy
 800540c:	60fb      	str	r3, [r7, #12]
 800540e:	e7fe      	b.n	800540e <vTaskPlaceOnEventList+0x22>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005410:	4b07      	ldr	r3, [pc, #28]	; (8005430 <vTaskPlaceOnEventList+0x44>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	3318      	adds	r3, #24
 8005416:	4619      	mov	r1, r3
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f7fe fe02 	bl	8004022 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800541e:	2101      	movs	r1, #1
 8005420:	6838      	ldr	r0, [r7, #0]
 8005422:	f000 fc07 	bl	8005c34 <prvAddCurrentTaskToDelayedList>
}
 8005426:	bf00      	nop
 8005428:	3710      	adds	r7, #16
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	2000014c 	.word	0x2000014c

08005434 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8005434:	b580      	push	{r7, lr}
 8005436:	b086      	sub	sp, #24
 8005438:	af00      	add	r7, sp, #0
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d109      	bne.n	800545a <vTaskPlaceOnEventListRestricted+0x26>
 8005446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	617b      	str	r3, [r7, #20]
 8005458:	e7fe      	b.n	8005458 <vTaskPlaceOnEventListRestricted+0x24>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800545a:	4b0c      	ldr	r3, [pc, #48]	; (800548c <vTaskPlaceOnEventListRestricted+0x58>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	3318      	adds	r3, #24
 8005460:	4619      	mov	r1, r3
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f7fe fdb9 	bl	8003fda <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d002      	beq.n	8005474 <vTaskPlaceOnEventListRestricted+0x40>
        {
            xTicksToWait = portMAX_DELAY;
 800546e:	f04f 33ff 	mov.w	r3, #4294967295
 8005472:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8005474:	2024      	movs	r0, #36	; 0x24
 8005476:	f002 f9b1 	bl	80077dc <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800547a:	6879      	ldr	r1, [r7, #4]
 800547c:	68b8      	ldr	r0, [r7, #8]
 800547e:	f000 fbd9 	bl	8005c34 <prvAddCurrentTaskToDelayedList>
    }
 8005482:	bf00      	nop
 8005484:	3718      	adds	r7, #24
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	2000014c 	.word	0x2000014c

08005490 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b086      	sub	sp, #24
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d109      	bne.n	80054ba <xTaskRemoveFromEventList+0x2a>
 80054a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054aa:	f383 8811 	msr	BASEPRI, r3
 80054ae:	f3bf 8f6f 	isb	sy
 80054b2:	f3bf 8f4f 	dsb	sy
 80054b6:	60fb      	str	r3, [r7, #12]
 80054b8:	e7fe      	b.n	80054b8 <xTaskRemoveFromEventList+0x28>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	3318      	adds	r3, #24
 80054be:	4618      	mov	r0, r3
 80054c0:	f7fe fde8 	bl	8004094 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054c4:	4b1f      	ldr	r3, [pc, #124]	; (8005544 <xTaskRemoveFromEventList+0xb4>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d120      	bne.n	800550e <xTaskRemoveFromEventList+0x7e>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	3304      	adds	r3, #4
 80054d0:	4618      	mov	r0, r3
 80054d2:	f7fe fddf 	bl	8004094 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	4618      	mov	r0, r3
 80054da:	f002 ffc9 	bl	8008470 <SEGGER_SYSVIEW_OnTaskStartReady>
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e2:	2201      	movs	r2, #1
 80054e4:	409a      	lsls	r2, r3
 80054e6:	4b18      	ldr	r3, [pc, #96]	; (8005548 <xTaskRemoveFromEventList+0xb8>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	4a16      	ldr	r2, [pc, #88]	; (8005548 <xTaskRemoveFromEventList+0xb8>)
 80054ee:	6013      	str	r3, [r2, #0]
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054f4:	4613      	mov	r3, r2
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	4413      	add	r3, r2
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	4a13      	ldr	r2, [pc, #76]	; (800554c <xTaskRemoveFromEventList+0xbc>)
 80054fe:	441a      	add	r2, r3
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	3304      	adds	r3, #4
 8005504:	4619      	mov	r1, r3
 8005506:	4610      	mov	r0, r2
 8005508:	f7fe fd67 	bl	8003fda <vListInsertEnd>
 800550c:	e005      	b.n	800551a <xTaskRemoveFromEventList+0x8a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	3318      	adds	r3, #24
 8005512:	4619      	mov	r1, r3
 8005514:	480e      	ldr	r0, [pc, #56]	; (8005550 <xTaskRemoveFromEventList+0xc0>)
 8005516:	f7fe fd60 	bl	8003fda <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800551e:	4b0d      	ldr	r3, [pc, #52]	; (8005554 <xTaskRemoveFromEventList+0xc4>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005524:	429a      	cmp	r2, r3
 8005526:	d905      	bls.n	8005534 <xTaskRemoveFromEventList+0xa4>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8005528:	2301      	movs	r3, #1
 800552a:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800552c:	4b0a      	ldr	r3, [pc, #40]	; (8005558 <xTaskRemoveFromEventList+0xc8>)
 800552e:	2201      	movs	r2, #1
 8005530:	601a      	str	r2, [r3, #0]
 8005532:	e001      	b.n	8005538 <xTaskRemoveFromEventList+0xa8>
    }
    else
    {
        xReturn = pdFALSE;
 8005534:	2300      	movs	r3, #0
 8005536:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8005538:	697b      	ldr	r3, [r7, #20]
}
 800553a:	4618      	mov	r0, r3
 800553c:	3718      	adds	r7, #24
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	2000024c 	.word	0x2000024c
 8005548:	2000022c 	.word	0x2000022c
 800554c:	20000150 	.word	0x20000150
 8005550:	200001e4 	.word	0x200001e4
 8005554:	2000014c 	.word	0x2000014c
 8005558:	20000238 	.word	0x20000238

0800555c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005564:	4b06      	ldr	r3, [pc, #24]	; (8005580 <vTaskInternalSetTimeOutState+0x24>)
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800556c:	4b05      	ldr	r3, [pc, #20]	; (8005584 <vTaskInternalSetTimeOutState+0x28>)
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	605a      	str	r2, [r3, #4]
}
 8005574:	bf00      	nop
 8005576:	370c      	adds	r7, #12
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr
 8005580:	2000023c 	.word	0x2000023c
 8005584:	20000228 	.word	0x20000228

08005588 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b088      	sub	sp, #32
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d109      	bne.n	80055ac <xTaskCheckForTimeOut+0x24>
 8005598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800559c:	f383 8811 	msr	BASEPRI, r3
 80055a0:	f3bf 8f6f 	isb	sy
 80055a4:	f3bf 8f4f 	dsb	sy
 80055a8:	613b      	str	r3, [r7, #16]
 80055aa:	e7fe      	b.n	80055aa <xTaskCheckForTimeOut+0x22>
    configASSERT( pxTicksToWait );
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d109      	bne.n	80055c6 <xTaskCheckForTimeOut+0x3e>
 80055b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055b6:	f383 8811 	msr	BASEPRI, r3
 80055ba:	f3bf 8f6f 	isb	sy
 80055be:	f3bf 8f4f 	dsb	sy
 80055c2:	60fb      	str	r3, [r7, #12]
 80055c4:	e7fe      	b.n	80055c4 <xTaskCheckForTimeOut+0x3c>

    taskENTER_CRITICAL();
 80055c6:	f001 f85d 	bl	8006684 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80055ca:	4b1f      	ldr	r3, [pc, #124]	; (8005648 <xTaskCheckForTimeOut+0xc0>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	69ba      	ldr	r2, [r7, #24]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e2:	d102      	bne.n	80055ea <xTaskCheckForTimeOut+0x62>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80055e4:	2300      	movs	r3, #0
 80055e6:	61fb      	str	r3, [r7, #28]
 80055e8:	e026      	b.n	8005638 <xTaskCheckForTimeOut+0xb0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	4b17      	ldr	r3, [pc, #92]	; (800564c <xTaskCheckForTimeOut+0xc4>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d00a      	beq.n	800560c <xTaskCheckForTimeOut+0x84>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	69ba      	ldr	r2, [r7, #24]
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d305      	bcc.n	800560c <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8005600:	2301      	movs	r3, #1
 8005602:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	2200      	movs	r2, #0
 8005608:	601a      	str	r2, [r3, #0]
 800560a:	e015      	b.n	8005638 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	429a      	cmp	r2, r3
 8005614:	d20b      	bcs.n	800562e <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	1ad2      	subs	r2, r2, r3
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f7ff ff9a 	bl	800555c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8005628:	2300      	movs	r3, #0
 800562a:	61fb      	str	r3, [r7, #28]
 800562c:	e004      	b.n	8005638 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	2200      	movs	r2, #0
 8005632:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8005634:	2301      	movs	r3, #1
 8005636:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8005638:	f001 f852 	bl	80066e0 <vPortExitCritical>

    return xReturn;
 800563c:	69fb      	ldr	r3, [r7, #28]
}
 800563e:	4618      	mov	r0, r3
 8005640:	3720      	adds	r7, #32
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	20000228 	.word	0x20000228
 800564c:	2000023c 	.word	0x2000023c

08005650 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005650:	b480      	push	{r7}
 8005652:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8005654:	4b03      	ldr	r3, [pc, #12]	; (8005664 <vTaskMissedYield+0x14>)
 8005656:	2201      	movs	r2, #1
 8005658:	601a      	str	r2, [r3, #0]
}
 800565a:	bf00      	nop
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr
 8005664:	20000238 	.word	0x20000238

08005668 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8005670:	f000 f854 	bl	800571c <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005674:	4b07      	ldr	r3, [pc, #28]	; (8005694 <prvIdleTask+0x2c>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	2b01      	cmp	r3, #1
 800567a:	d907      	bls.n	800568c <prvIdleTask+0x24>
                {
                    taskYIELD();
 800567c:	4b06      	ldr	r3, [pc, #24]	; (8005698 <prvIdleTask+0x30>)
 800567e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005682:	601a      	str	r2, [r3, #0]
 8005684:	f3bf 8f4f 	dsb	sy
 8005688:	f3bf 8f6f 	isb	sy
                /* Call the user defined function from within the idle task.  This
                 * allows the application designer to add background functionality
                 * without the overhead of a separate task.
                 * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
                 * CALL A FUNCTION THAT MIGHT BLOCK. */
                vApplicationIdleHook();
 800568c:	f7fe fadc 	bl	8003c48 <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 8005690:	e7ee      	b.n	8005670 <prvIdleTask+0x8>
 8005692:	bf00      	nop
 8005694:	20000150 	.word	0x20000150
 8005698:	e000ed04 	.word	0xe000ed04

0800569c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056a2:	2300      	movs	r3, #0
 80056a4:	607b      	str	r3, [r7, #4]
 80056a6:	e00c      	b.n	80056c2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	4613      	mov	r3, r2
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	4413      	add	r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	4a12      	ldr	r2, [pc, #72]	; (80056fc <prvInitialiseTaskLists+0x60>)
 80056b4:	4413      	add	r3, r2
 80056b6:	4618      	mov	r0, r3
 80056b8:	f7fe fc62 	bl	8003f80 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	3301      	adds	r3, #1
 80056c0:	607b      	str	r3, [r7, #4]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2b04      	cmp	r3, #4
 80056c6:	d9ef      	bls.n	80056a8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80056c8:	480d      	ldr	r0, [pc, #52]	; (8005700 <prvInitialiseTaskLists+0x64>)
 80056ca:	f7fe fc59 	bl	8003f80 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80056ce:	480d      	ldr	r0, [pc, #52]	; (8005704 <prvInitialiseTaskLists+0x68>)
 80056d0:	f7fe fc56 	bl	8003f80 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80056d4:	480c      	ldr	r0, [pc, #48]	; (8005708 <prvInitialiseTaskLists+0x6c>)
 80056d6:	f7fe fc53 	bl	8003f80 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80056da:	480c      	ldr	r0, [pc, #48]	; (800570c <prvInitialiseTaskLists+0x70>)
 80056dc:	f7fe fc50 	bl	8003f80 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80056e0:	480b      	ldr	r0, [pc, #44]	; (8005710 <prvInitialiseTaskLists+0x74>)
 80056e2:	f7fe fc4d 	bl	8003f80 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80056e6:	4b0b      	ldr	r3, [pc, #44]	; (8005714 <prvInitialiseTaskLists+0x78>)
 80056e8:	4a05      	ldr	r2, [pc, #20]	; (8005700 <prvInitialiseTaskLists+0x64>)
 80056ea:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80056ec:	4b0a      	ldr	r3, [pc, #40]	; (8005718 <prvInitialiseTaskLists+0x7c>)
 80056ee:	4a05      	ldr	r2, [pc, #20]	; (8005704 <prvInitialiseTaskLists+0x68>)
 80056f0:	601a      	str	r2, [r3, #0]
}
 80056f2:	bf00      	nop
 80056f4:	3708      	adds	r7, #8
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	20000150 	.word	0x20000150
 8005700:	200001b4 	.word	0x200001b4
 8005704:	200001c8 	.word	0x200001c8
 8005708:	200001e4 	.word	0x200001e4
 800570c:	200001f8 	.word	0x200001f8
 8005710:	20000210 	.word	0x20000210
 8005714:	200001dc 	.word	0x200001dc
 8005718:	200001e0 	.word	0x200001e0

0800571c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005722:	e019      	b.n	8005758 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8005724:	f000 ffae 	bl	8006684 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005728:	4b0f      	ldr	r3, [pc, #60]	; (8005768 <prvCheckTasksWaitingTermination+0x4c>)
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	3304      	adds	r3, #4
 8005734:	4618      	mov	r0, r3
 8005736:	f7fe fcad 	bl	8004094 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800573a:	4b0c      	ldr	r3, [pc, #48]	; (800576c <prvCheckTasksWaitingTermination+0x50>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	3b01      	subs	r3, #1
 8005740:	4a0a      	ldr	r2, [pc, #40]	; (800576c <prvCheckTasksWaitingTermination+0x50>)
 8005742:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8005744:	4b0a      	ldr	r3, [pc, #40]	; (8005770 <prvCheckTasksWaitingTermination+0x54>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	3b01      	subs	r3, #1
 800574a:	4a09      	ldr	r2, [pc, #36]	; (8005770 <prvCheckTasksWaitingTermination+0x54>)
 800574c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800574e:	f000 ffc7 	bl	80066e0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f000 f80e 	bl	8005774 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005758:	4b05      	ldr	r3, [pc, #20]	; (8005770 <prvCheckTasksWaitingTermination+0x54>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d1e1      	bne.n	8005724 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8005760:	bf00      	nop
 8005762:	3708      	adds	r7, #8
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}
 8005768:	200001f8 	.word	0x200001f8
 800576c:	20000224 	.word	0x20000224
 8005770:	2000020c 	.word	0x2000020c

08005774 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005780:	4618      	mov	r0, r3
 8005782:	f001 f97b 	bl	8006a7c <vPortFree>
                vPortFree( pxTCB );
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f001 f978 	bl	8006a7c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800578c:	bf00      	nop
 800578e:	3708      	adds	r7, #8
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005794:	b480      	push	{r7}
 8005796:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005798:	4b0a      	ldr	r3, [pc, #40]	; (80057c4 <prvResetNextTaskUnblockTime+0x30>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d104      	bne.n	80057ac <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80057a2:	4b09      	ldr	r3, [pc, #36]	; (80057c8 <prvResetNextTaskUnblockTime+0x34>)
 80057a4:	f04f 32ff 	mov.w	r2, #4294967295
 80057a8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80057aa:	e005      	b.n	80057b8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80057ac:	4b05      	ldr	r3, [pc, #20]	; (80057c4 <prvResetNextTaskUnblockTime+0x30>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a04      	ldr	r2, [pc, #16]	; (80057c8 <prvResetNextTaskUnblockTime+0x34>)
 80057b6:	6013      	str	r3, [r2, #0]
}
 80057b8:	bf00      	nop
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	200001dc 	.word	0x200001dc
 80057c8:	20000244 	.word	0x20000244

080057cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80057d2:	4b0b      	ldr	r3, [pc, #44]	; (8005800 <xTaskGetSchedulerState+0x34>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d102      	bne.n	80057e0 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80057da:	2301      	movs	r3, #1
 80057dc:	607b      	str	r3, [r7, #4]
 80057de:	e008      	b.n	80057f2 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057e0:	4b08      	ldr	r3, [pc, #32]	; (8005804 <xTaskGetSchedulerState+0x38>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d102      	bne.n	80057ee <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80057e8:	2302      	movs	r3, #2
 80057ea:	607b      	str	r3, [r7, #4]
 80057ec:	e001      	b.n	80057f2 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80057ee:	2300      	movs	r3, #0
 80057f0:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80057f2:	687b      	ldr	r3, [r7, #4]
    }
 80057f4:	4618      	mov	r0, r3
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr
 8005800:	20000230 	.word	0x20000230
 8005804:	2000024c 	.word	0x2000024c

08005808 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8005808:	b580      	push	{r7, lr}
 800580a:	b086      	sub	sp, #24
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8005814:	2300      	movs	r3, #0
 8005816:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d066      	beq.n	80058ec <xTaskPriorityDisinherit+0xe4>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800581e:	4b36      	ldr	r3, [pc, #216]	; (80058f8 <xTaskPriorityDisinherit+0xf0>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	693a      	ldr	r2, [r7, #16]
 8005824:	429a      	cmp	r2, r3
 8005826:	d009      	beq.n	800583c <xTaskPriorityDisinherit+0x34>
 8005828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800582c:	f383 8811 	msr	BASEPRI, r3
 8005830:	f3bf 8f6f 	isb	sy
 8005834:	f3bf 8f4f 	dsb	sy
 8005838:	60fb      	str	r3, [r7, #12]
 800583a:	e7fe      	b.n	800583a <xTaskPriorityDisinherit+0x32>
            configASSERT( pxTCB->uxMutexesHeld );
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005840:	2b00      	cmp	r3, #0
 8005842:	d109      	bne.n	8005858 <xTaskPriorityDisinherit+0x50>
 8005844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005848:	f383 8811 	msr	BASEPRI, r3
 800584c:	f3bf 8f6f 	isb	sy
 8005850:	f3bf 8f4f 	dsb	sy
 8005854:	60bb      	str	r3, [r7, #8]
 8005856:	e7fe      	b.n	8005856 <xTaskPriorityDisinherit+0x4e>
            ( pxTCB->uxMutexesHeld )--;
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800585c:	1e5a      	subs	r2, r3, #1
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800586a:	429a      	cmp	r2, r3
 800586c:	d03e      	beq.n	80058ec <xTaskPriorityDisinherit+0xe4>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005872:	2b00      	cmp	r3, #0
 8005874:	d13a      	bne.n	80058ec <xTaskPriorityDisinherit+0xe4>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	3304      	adds	r3, #4
 800587a:	4618      	mov	r0, r3
 800587c:	f7fe fc0a 	bl	8004094 <uxListRemove>
 8005880:	4603      	mov	r3, r0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d10a      	bne.n	800589c <xTaskPriorityDisinherit+0x94>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800588a:	2201      	movs	r2, #1
 800588c:	fa02 f303 	lsl.w	r3, r2, r3
 8005890:	43da      	mvns	r2, r3
 8005892:	4b1a      	ldr	r3, [pc, #104]	; (80058fc <xTaskPriorityDisinherit+0xf4>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4013      	ands	r3, r2
 8005898:	4a18      	ldr	r2, [pc, #96]	; (80058fc <xTaskPriorityDisinherit+0xf4>)
 800589a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4619      	mov	r1, r3
 80058a0:	204a      	movs	r0, #74	; 0x4a
 80058a2:	f001 ffb9 	bl	8007818 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058b2:	f1c3 0205 	rsb	r2, r3, #5
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058be:	2201      	movs	r2, #1
 80058c0:	409a      	lsls	r2, r3
 80058c2:	4b0e      	ldr	r3, [pc, #56]	; (80058fc <xTaskPriorityDisinherit+0xf4>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	4a0c      	ldr	r2, [pc, #48]	; (80058fc <xTaskPriorityDisinherit+0xf4>)
 80058ca:	6013      	str	r3, [r2, #0]
 80058cc:	693b      	ldr	r3, [r7, #16]
 80058ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058d0:	4613      	mov	r3, r2
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	4413      	add	r3, r2
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	4a09      	ldr	r2, [pc, #36]	; (8005900 <xTaskPriorityDisinherit+0xf8>)
 80058da:	441a      	add	r2, r3
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	3304      	adds	r3, #4
 80058e0:	4619      	mov	r1, r3
 80058e2:	4610      	mov	r0, r2
 80058e4:	f7fe fb79 	bl	8003fda <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80058e8:	2301      	movs	r3, #1
 80058ea:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80058ec:	697b      	ldr	r3, [r7, #20]
    }
 80058ee:	4618      	mov	r0, r3
 80058f0:	3718      	adds	r7, #24
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	2000014c 	.word	0x2000014c
 80058fc:	2000022c 	.word	0x2000022c
 8005900:	20000150 	.word	0x20000150

08005904 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8005904:	b580      	push	{r7, lr}
 8005906:	b088      	sub	sp, #32
 8005908:	af02      	add	r7, sp, #8
 800590a:	60f8      	str	r0, [r7, #12]
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	607a      	str	r2, [r7, #4]
 8005910:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d009      	beq.n	800592c <xTaskGenericNotifyWait+0x28>
 8005918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800591c:	f383 8811 	msr	BASEPRI, r3
 8005920:	f3bf 8f6f 	isb	sy
 8005924:	f3bf 8f4f 	dsb	sy
 8005928:	613b      	str	r3, [r7, #16]
 800592a:	e7fe      	b.n	800592a <xTaskGenericNotifyWait+0x26>

        taskENTER_CRITICAL();
 800592c:	f000 feaa 	bl	8006684 <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8005930:	4b36      	ldr	r3, [pc, #216]	; (8005a0c <xTaskGenericNotifyWait+0x108>)
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	4413      	add	r3, r2
 8005938:	3354      	adds	r3, #84	; 0x54
 800593a:	781b      	ldrb	r3, [r3, #0]
 800593c:	b2db      	uxtb	r3, r3
 800593e:	2b02      	cmp	r3, #2
 8005940:	d022      	beq.n	8005988 <xTaskGenericNotifyWait+0x84>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8005942:	4b32      	ldr	r3, [pc, #200]	; (8005a0c <xTaskGenericNotifyWait+0x108>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	3214      	adds	r2, #20
 800594a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800594e:	68ba      	ldr	r2, [r7, #8]
 8005950:	43d2      	mvns	r2, r2
 8005952:	4011      	ands	r1, r2
 8005954:	68fa      	ldr	r2, [r7, #12]
 8005956:	3214      	adds	r2, #20
 8005958:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 800595c:	4b2b      	ldr	r3, [pc, #172]	; (8005a0c <xTaskGenericNotifyWait+0x108>)
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	4413      	add	r3, r2
 8005964:	3354      	adds	r3, #84	; 0x54
 8005966:	2201      	movs	r2, #1
 8005968:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 800596a:	6a3b      	ldr	r3, [r7, #32]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d00b      	beq.n	8005988 <xTaskGenericNotifyWait+0x84>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005970:	2101      	movs	r1, #1
 8005972:	6a38      	ldr	r0, [r7, #32]
 8005974:	f000 f95e 	bl	8005c34 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8005978:	4b25      	ldr	r3, [pc, #148]	; (8005a10 <xTaskGenericNotifyWait+0x10c>)
 800597a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800597e:	601a      	str	r2, [r3, #0]
 8005980:	f3bf 8f4f 	dsb	sy
 8005984:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005988:	f000 feaa 	bl	80066e0 <vPortExitCritical>

        taskENTER_CRITICAL();
 800598c:	f000 fe7a 	bl	8006684 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );
 8005990:	683a      	ldr	r2, [r7, #0]
 8005992:	6a3b      	ldr	r3, [r7, #32]
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	4613      	mov	r3, r2
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	68b9      	ldr	r1, [r7, #8]
 800599c:	2040      	movs	r0, #64	; 0x40
 800599e:	f002 f847 	bl	8007a30 <SEGGER_SYSVIEW_RecordU32x4>

            if( pulNotificationValue != NULL )
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d007      	beq.n	80059b8 <xTaskGenericNotifyWait+0xb4>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 80059a8:	4b18      	ldr	r3, [pc, #96]	; (8005a0c <xTaskGenericNotifyWait+0x108>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68fa      	ldr	r2, [r7, #12]
 80059ae:	3214      	adds	r2, #20
 80059b0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 80059b8:	4b14      	ldr	r3, [pc, #80]	; (8005a0c <xTaskGenericNotifyWait+0x108>)
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	4413      	add	r3, r2
 80059c0:	3354      	adds	r3, #84	; 0x54
 80059c2:	781b      	ldrb	r3, [r3, #0]
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d002      	beq.n	80059d0 <xTaskGenericNotifyWait+0xcc>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 80059ca:	2300      	movs	r3, #0
 80059cc:	617b      	str	r3, [r7, #20]
 80059ce:	e00e      	b.n	80059ee <xTaskGenericNotifyWait+0xea>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 80059d0:	4b0e      	ldr	r3, [pc, #56]	; (8005a0c <xTaskGenericNotifyWait+0x108>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	3214      	adds	r2, #20
 80059d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059dc:	687a      	ldr	r2, [r7, #4]
 80059de:	43d2      	mvns	r2, r2
 80059e0:	4011      	ands	r1, r2
 80059e2:	68fa      	ldr	r2, [r7, #12]
 80059e4:	3214      	adds	r2, #20
 80059e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 80059ea:	2301      	movs	r3, #1
 80059ec:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 80059ee:	4b07      	ldr	r3, [pc, #28]	; (8005a0c <xTaskGenericNotifyWait+0x108>)
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	4413      	add	r3, r2
 80059f6:	3354      	adds	r3, #84	; 0x54
 80059f8:	2200      	movs	r2, #0
 80059fa:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 80059fc:	f000 fe70 	bl	80066e0 <vPortExitCritical>

        return xReturn;
 8005a00:	697b      	ldr	r3, [r7, #20]
    }
 8005a02:	4618      	mov	r0, r3
 8005a04:	3718      	adds	r7, #24
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	2000014c 	.word	0x2000014c
 8005a10:	e000ed04 	.word	0xe000ed04

08005a14 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b092      	sub	sp, #72	; 0x48
 8005a18:	af02      	add	r7, sp, #8
 8005a1a:	60f8      	str	r0, [r7, #12]
 8005a1c:	60b9      	str	r1, [r7, #8]
 8005a1e:	607a      	str	r2, [r7, #4]
 8005a20:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 8005a22:	2301      	movs	r3, #1
 8005a24:	63fb      	str	r3, [r7, #60]	; 0x3c
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d109      	bne.n	8005a40 <xTaskGenericNotifyFromISR+0x2c>
 8005a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a30:	f383 8811 	msr	BASEPRI, r3
 8005a34:	f3bf 8f6f 	isb	sy
 8005a38:	f3bf 8f4f 	dsb	sy
 8005a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a3e:	e7fe      	b.n	8005a3e <xTaskGenericNotifyFromISR+0x2a>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d009      	beq.n	8005a5a <xTaskGenericNotifyFromISR+0x46>
 8005a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a4a:	f383 8811 	msr	BASEPRI, r3
 8005a4e:	f3bf 8f6f 	isb	sy
 8005a52:	f3bf 8f4f 	dsb	sy
 8005a56:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a58:	e7fe      	b.n	8005a58 <xTaskGenericNotifyFromISR+0x44>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a5a:	f000 fef5 	bl	8006848 <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	63bb      	str	r3, [r7, #56]	; 0x38
        __asm volatile
 8005a62:	f3ef 8211 	mrs	r2, BASEPRI
 8005a66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a6a:	f383 8811 	msr	BASEPRI, r3
 8005a6e:	f3bf 8f6f 	isb	sy
 8005a72:	f3bf 8f4f 	dsb	sy
 8005a76:	627a      	str	r2, [r7, #36]	; 0x24
 8005a78:	623b      	str	r3, [r7, #32]
        return ulOriginalBASEPRI;
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005a7c:	637b      	str	r3, [r7, #52]	; 0x34
        {
            if( pulPreviousNotificationValue != NULL )
 8005a7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d006      	beq.n	8005a92 <xTaskGenericNotifyFromISR+0x7e>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8005a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	3214      	adds	r2, #20
 8005a8a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005a8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a90:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8005a92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	4413      	add	r3, r2
 8005a98:	3354      	adds	r3, #84	; 0x54
 8005a9a:	781b      	ldrb	r3, [r3, #0]
 8005a9c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8005aa0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	4413      	add	r3, r2
 8005aa6:	3354      	adds	r3, #84	; 0x54
 8005aa8:	2202      	movs	r2, #2
 8005aaa:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8005aac:	78fb      	ldrb	r3, [r7, #3]
 8005aae:	2b04      	cmp	r3, #4
 8005ab0:	d83b      	bhi.n	8005b2a <xTaskGenericNotifyFromISR+0x116>
 8005ab2:	a201      	add	r2, pc, #4	; (adr r2, 8005ab8 <xTaskGenericNotifyFromISR+0xa4>)
 8005ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ab8:	08005b47 	.word	0x08005b47
 8005abc:	08005acd 	.word	0x08005acd
 8005ac0:	08005ae9 	.word	0x08005ae9
 8005ac4:	08005b01 	.word	0x08005b01
 8005ac8:	08005b0f 	.word	0x08005b0f
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8005acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	3214      	adds	r2, #20
 8005ad2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	ea42 0103 	orr.w	r1, r2, r3
 8005adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ade:	68ba      	ldr	r2, [r7, #8]
 8005ae0:	3214      	adds	r2, #20
 8005ae2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8005ae6:	e031      	b.n	8005b4c <xTaskGenericNotifyFromISR+0x138>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8005ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aea:	68ba      	ldr	r2, [r7, #8]
 8005aec:	3214      	adds	r2, #20
 8005aee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005af2:	1c59      	adds	r1, r3, #1
 8005af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005af6:	68ba      	ldr	r2, [r7, #8]
 8005af8:	3214      	adds	r2, #20
 8005afa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8005afe:	e025      	b.n	8005b4c <xTaskGenericNotifyFromISR+0x138>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8005b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b02:	68ba      	ldr	r2, [r7, #8]
 8005b04:	3214      	adds	r2, #20
 8005b06:	6879      	ldr	r1, [r7, #4]
 8005b08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8005b0c:	e01e      	b.n	8005b4c <xTaskGenericNotifyFromISR+0x138>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005b0e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d006      	beq.n	8005b24 <xTaskGenericNotifyFromISR+0x110>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8005b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	3214      	adds	r2, #20
 8005b1c:	6879      	ldr	r1, [r7, #4]
 8005b1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8005b22:	e013      	b.n	8005b4c <xTaskGenericNotifyFromISR+0x138>
                        xReturn = pdFAIL;
 8005b24:	2300      	movs	r3, #0
 8005b26:	63fb      	str	r3, [r7, #60]	; 0x3c
                    break;
 8005b28:	e010      	b.n	8005b4c <xTaskGenericNotifyFromISR+0x138>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8005b2a:	4b3b      	ldr	r3, [pc, #236]	; (8005c18 <xTaskGenericNotifyFromISR+0x204>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00b      	beq.n	8005b4a <xTaskGenericNotifyFromISR+0x136>
        __asm volatile
 8005b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b36:	f383 8811 	msr	BASEPRI, r3
 8005b3a:	f3bf 8f6f 	isb	sy
 8005b3e:	f3bf 8f4f 	dsb	sy
 8005b42:	61fb      	str	r3, [r7, #28]
 8005b44:	e7fe      	b.n	8005b44 <xTaskGenericNotifyFromISR+0x130>
                    break;
 8005b46:	bf00      	nop
 8005b48:	e000      	b.n	8005b4c <xTaskGenericNotifyFromISR+0x138>
                    break;
 8005b4a:	bf00      	nop
            }

            traceTASK_NOTIFY_FROM_ISR(  );
 8005b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f002 fd30 	bl	80085b4 <SEGGER_SYSVIEW_ShrinkId>
 8005b54:	78f9      	ldrb	r1, [r7, #3]
 8005b56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b58:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b5a:	9201      	str	r2, [sp, #4]
 8005b5c:	9300      	str	r3, [sp, #0]
 8005b5e:	460b      	mov	r3, r1
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	4601      	mov	r1, r0
 8005b64:	203f      	movs	r0, #63	; 0x3f
 8005b66:	f001 fff5 	bl	8007b54 <SEGGER_SYSVIEW_RecordU32x5>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005b6a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d148      	bne.n	8005c04 <xTaskGenericNotifyFromISR+0x1f0>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d009      	beq.n	8005b8e <xTaskGenericNotifyFromISR+0x17a>
 8005b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b7e:	f383 8811 	msr	BASEPRI, r3
 8005b82:	f3bf 8f6f 	isb	sy
 8005b86:	f3bf 8f4f 	dsb	sy
 8005b8a:	61bb      	str	r3, [r7, #24]
 8005b8c:	e7fe      	b.n	8005b8c <xTaskGenericNotifyFromISR+0x178>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b8e:	4b23      	ldr	r3, [pc, #140]	; (8005c1c <xTaskGenericNotifyFromISR+0x208>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d120      	bne.n	8005bd8 <xTaskGenericNotifyFromISR+0x1c4>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b98:	3304      	adds	r3, #4
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f7fe fa7a 	bl	8004094 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8005ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f002 fc64 	bl	8008470 <SEGGER_SYSVIEW_OnTaskStartReady>
 8005ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bac:	2201      	movs	r2, #1
 8005bae:	409a      	lsls	r2, r3
 8005bb0:	4b1b      	ldr	r3, [pc, #108]	; (8005c20 <xTaskGenericNotifyFromISR+0x20c>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	4a1a      	ldr	r2, [pc, #104]	; (8005c20 <xTaskGenericNotifyFromISR+0x20c>)
 8005bb8:	6013      	str	r3, [r2, #0]
 8005bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	4413      	add	r3, r2
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	4a17      	ldr	r2, [pc, #92]	; (8005c24 <xTaskGenericNotifyFromISR+0x210>)
 8005bc8:	441a      	add	r2, r3
 8005bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bcc:	3304      	adds	r3, #4
 8005bce:	4619      	mov	r1, r3
 8005bd0:	4610      	mov	r0, r2
 8005bd2:	f7fe fa02 	bl	8003fda <vListInsertEnd>
 8005bd6:	e005      	b.n	8005be4 <xTaskGenericNotifyFromISR+0x1d0>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bda:	3318      	adds	r3, #24
 8005bdc:	4619      	mov	r1, r3
 8005bde:	4812      	ldr	r0, [pc, #72]	; (8005c28 <xTaskGenericNotifyFromISR+0x214>)
 8005be0:	f7fe f9fb 	bl	8003fda <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005be8:	4b10      	ldr	r3, [pc, #64]	; (8005c2c <xTaskGenericNotifyFromISR+0x218>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d908      	bls.n	8005c04 <xTaskGenericNotifyFromISR+0x1f0>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8005bf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d002      	beq.n	8005bfe <xTaskGenericNotifyFromISR+0x1ea>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8005bf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8005bfe:	4b0c      	ldr	r3, [pc, #48]	; (8005c30 <xTaskGenericNotifyFromISR+0x21c>)
 8005c00:	2201      	movs	r2, #1
 8005c02:	601a      	str	r2, [r3, #0]
 8005c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c06:	617b      	str	r3, [r7, #20]
        __asm volatile
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f383 8811 	msr	BASEPRI, r3
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 8005c0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    }
 8005c10:	4618      	mov	r0, r3
 8005c12:	3740      	adds	r7, #64	; 0x40
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}
 8005c18:	20000228 	.word	0x20000228
 8005c1c:	2000024c 	.word	0x2000024c
 8005c20:	2000022c 	.word	0x2000022c
 8005c24:	20000150 	.word	0x20000150
 8005c28:	200001e4 	.word	0x200001e4
 8005c2c:	2000014c 	.word	0x2000014c
 8005c30:	20000238 	.word	0x20000238

08005c34 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005c3e:	4b32      	ldr	r3, [pc, #200]	; (8005d08 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c44:	4b31      	ldr	r3, [pc, #196]	; (8005d0c <prvAddCurrentTaskToDelayedList+0xd8>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	3304      	adds	r3, #4
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7fe fa22 	bl	8004094 <uxListRemove>
 8005c50:	4603      	mov	r3, r0
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10b      	bne.n	8005c6e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005c56:	4b2d      	ldr	r3, [pc, #180]	; (8005d0c <prvAddCurrentTaskToDelayedList+0xd8>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c62:	43da      	mvns	r2, r3
 8005c64:	4b2a      	ldr	r3, [pc, #168]	; (8005d10 <prvAddCurrentTaskToDelayedList+0xdc>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4013      	ands	r3, r2
 8005c6a:	4a29      	ldr	r2, [pc, #164]	; (8005d10 <prvAddCurrentTaskToDelayedList+0xdc>)
 8005c6c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c74:	d110      	bne.n	8005c98 <prvAddCurrentTaskToDelayedList+0x64>
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d00d      	beq.n	8005c98 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8005c7c:	4b23      	ldr	r3, [pc, #140]	; (8005d0c <prvAddCurrentTaskToDelayedList+0xd8>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	211b      	movs	r1, #27
 8005c82:	4618      	mov	r0, r3
 8005c84:	f002 fc36 	bl	80084f4 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c88:	4b20      	ldr	r3, [pc, #128]	; (8005d0c <prvAddCurrentTaskToDelayedList+0xd8>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	3304      	adds	r3, #4
 8005c8e:	4619      	mov	r1, r3
 8005c90:	4820      	ldr	r0, [pc, #128]	; (8005d14 <prvAddCurrentTaskToDelayedList+0xe0>)
 8005c92:	f7fe f9a2 	bl	8003fda <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005c96:	e032      	b.n	8005cfe <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8005c98:	68fa      	ldr	r2, [r7, #12]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4413      	add	r3, r2
 8005c9e:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ca0:	4b1a      	ldr	r3, [pc, #104]	; (8005d0c <prvAddCurrentTaskToDelayedList+0xd8>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68ba      	ldr	r2, [r7, #8]
 8005ca6:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d20f      	bcs.n	8005cd0 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8005cb0:	4b16      	ldr	r3, [pc, #88]	; (8005d0c <prvAddCurrentTaskToDelayedList+0xd8>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2104      	movs	r1, #4
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f002 fc1c 	bl	80084f4 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cbc:	4b16      	ldr	r3, [pc, #88]	; (8005d18 <prvAddCurrentTaskToDelayedList+0xe4>)
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	4b12      	ldr	r3, [pc, #72]	; (8005d0c <prvAddCurrentTaskToDelayedList+0xd8>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	3304      	adds	r3, #4
 8005cc6:	4619      	mov	r1, r3
 8005cc8:	4610      	mov	r0, r2
 8005cca:	f7fe f9aa 	bl	8004022 <vListInsert>
}
 8005cce:	e016      	b.n	8005cfe <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8005cd0:	4b0e      	ldr	r3, [pc, #56]	; (8005d0c <prvAddCurrentTaskToDelayedList+0xd8>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2104      	movs	r1, #4
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f002 fc0c 	bl	80084f4 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cdc:	4b0f      	ldr	r3, [pc, #60]	; (8005d1c <prvAddCurrentTaskToDelayedList+0xe8>)
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	4b0a      	ldr	r3, [pc, #40]	; (8005d0c <prvAddCurrentTaskToDelayedList+0xd8>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	3304      	adds	r3, #4
 8005ce6:	4619      	mov	r1, r3
 8005ce8:	4610      	mov	r0, r2
 8005cea:	f7fe f99a 	bl	8004022 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8005cee:	4b0c      	ldr	r3, [pc, #48]	; (8005d20 <prvAddCurrentTaskToDelayedList+0xec>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68ba      	ldr	r2, [r7, #8]
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d202      	bcs.n	8005cfe <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8005cf8:	4a09      	ldr	r2, [pc, #36]	; (8005d20 <prvAddCurrentTaskToDelayedList+0xec>)
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	6013      	str	r3, [r2, #0]
}
 8005cfe:	bf00      	nop
 8005d00:	3710      	adds	r7, #16
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	20000228 	.word	0x20000228
 8005d0c:	2000014c 	.word	0x2000014c
 8005d10:	2000022c 	.word	0x2000022c
 8005d14:	20000210 	.word	0x20000210
 8005d18:	200001e0 	.word	0x200001e0
 8005d1c:	200001dc 	.word	0x200001dc
 8005d20:	20000244 	.word	0x20000244

08005d24 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8005d2e:	f000 fad1 	bl	80062d4 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8005d32:	4b11      	ldr	r3, [pc, #68]	; (8005d78 <xTimerCreateTimerTask+0x54>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00b      	beq.n	8005d52 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8005d3a:	4b10      	ldr	r3, [pc, #64]	; (8005d7c <xTimerCreateTimerTask+0x58>)
 8005d3c:	9301      	str	r3, [sp, #4]
 8005d3e:	2302      	movs	r3, #2
 8005d40:	9300      	str	r3, [sp, #0]
 8005d42:	2300      	movs	r3, #0
 8005d44:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005d48:	490d      	ldr	r1, [pc, #52]	; (8005d80 <xTimerCreateTimerTask+0x5c>)
 8005d4a:	480e      	ldr	r0, [pc, #56]	; (8005d84 <xTimerCreateTimerTask+0x60>)
 8005d4c:	f7fe ff60 	bl	8004c10 <xTaskCreate>
 8005d50:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d109      	bne.n	8005d6c <xTimerCreateTimerTask+0x48>
        __asm volatile
 8005d58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d5c:	f383 8811 	msr	BASEPRI, r3
 8005d60:	f3bf 8f6f 	isb	sy
 8005d64:	f3bf 8f4f 	dsb	sy
 8005d68:	603b      	str	r3, [r7, #0]
 8005d6a:	e7fe      	b.n	8005d6a <xTimerCreateTimerTask+0x46>
        return xReturn;
 8005d6c:	687b      	ldr	r3, [r7, #4]
    }
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3708      	adds	r7, #8
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop
 8005d78:	20000280 	.word	0x20000280
 8005d7c:	20000284 	.word	0x20000284
 8005d80:	080093bc 	.word	0x080093bc
 8005d84:	08005eb9 	.word	0x08005eb9

08005d88 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b08a      	sub	sp, #40	; 0x28
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	60f8      	str	r0, [r7, #12]
 8005d90:	60b9      	str	r1, [r7, #8]
 8005d92:	607a      	str	r2, [r7, #4]
 8005d94:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8005d96:	2300      	movs	r3, #0
 8005d98:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d109      	bne.n	8005db4 <xTimerGenericCommand+0x2c>
 8005da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005da4:	f383 8811 	msr	BASEPRI, r3
 8005da8:	f3bf 8f6f 	isb	sy
 8005dac:	f3bf 8f4f 	dsb	sy
 8005db0:	623b      	str	r3, [r7, #32]
 8005db2:	e7fe      	b.n	8005db2 <xTimerGenericCommand+0x2a>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8005db4:	4b19      	ldr	r3, [pc, #100]	; (8005e1c <xTimerGenericCommand+0x94>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d02a      	beq.n	8005e12 <xTimerGenericCommand+0x8a>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	2b05      	cmp	r3, #5
 8005dcc:	dc18      	bgt.n	8005e00 <xTimerGenericCommand+0x78>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005dce:	f7ff fcfd 	bl	80057cc <xTaskGetSchedulerState>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b02      	cmp	r3, #2
 8005dd6:	d109      	bne.n	8005dec <xTimerGenericCommand+0x64>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005dd8:	4b10      	ldr	r3, [pc, #64]	; (8005e1c <xTimerGenericCommand+0x94>)
 8005dda:	6818      	ldr	r0, [r3, #0]
 8005ddc:	f107 0114 	add.w	r1, r7, #20
 8005de0:	2300      	movs	r3, #0
 8005de2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005de4:	f7fe fa6e 	bl	80042c4 <xQueueGenericSend>
 8005de8:	6278      	str	r0, [r7, #36]	; 0x24
 8005dea:	e012      	b.n	8005e12 <xTimerGenericCommand+0x8a>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005dec:	4b0b      	ldr	r3, [pc, #44]	; (8005e1c <xTimerGenericCommand+0x94>)
 8005dee:	6818      	ldr	r0, [r3, #0]
 8005df0:	f107 0114 	add.w	r1, r7, #20
 8005df4:	2300      	movs	r3, #0
 8005df6:	2200      	movs	r2, #0
 8005df8:	f7fe fa64 	bl	80042c4 <xQueueGenericSend>
 8005dfc:	6278      	str	r0, [r7, #36]	; 0x24
 8005dfe:	e008      	b.n	8005e12 <xTimerGenericCommand+0x8a>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005e00:	4b06      	ldr	r3, [pc, #24]	; (8005e1c <xTimerGenericCommand+0x94>)
 8005e02:	6818      	ldr	r0, [r3, #0]
 8005e04:	f107 0114 	add.w	r1, r7, #20
 8005e08:	2300      	movs	r3, #0
 8005e0a:	683a      	ldr	r2, [r7, #0]
 8005e0c:	f7fe fb7c 	bl	8004508 <xQueueGenericSendFromISR>
 8005e10:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8005e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8005e14:	4618      	mov	r0, r3
 8005e16:	3728      	adds	r7, #40	; 0x28
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	20000280 	.word	0x20000280

08005e20 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b088      	sub	sp, #32
 8005e24:	af02      	add	r7, sp, #8
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e2a:	4b22      	ldr	r3, [pc, #136]	; (8005eb4 <prvProcessExpiredTimer+0x94>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	3304      	adds	r3, #4
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7fe f92b 	bl	8004094 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e44:	f003 0304 	and.w	r3, r3, #4
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d021      	beq.n	8005e90 <prvProcessExpiredTimer+0x70>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	699a      	ldr	r2, [r3, #24]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	18d1      	adds	r1, r2, r3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	683a      	ldr	r2, [r7, #0]
 8005e58:	6978      	ldr	r0, [r7, #20]
 8005e5a:	f000 f8d1 	bl	8006000 <prvInsertTimerInActiveList>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d01e      	beq.n	8005ea2 <prvProcessExpiredTimer+0x82>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005e64:	2300      	movs	r3, #0
 8005e66:	9300      	str	r3, [sp, #0]
 8005e68:	2300      	movs	r3, #0
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	2100      	movs	r1, #0
 8005e6e:	6978      	ldr	r0, [r7, #20]
 8005e70:	f7ff ff8a 	bl	8005d88 <xTimerGenericCommand>
 8005e74:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d112      	bne.n	8005ea2 <prvProcessExpiredTimer+0x82>
 8005e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e80:	f383 8811 	msr	BASEPRI, r3
 8005e84:	f3bf 8f6f 	isb	sy
 8005e88:	f3bf 8f4f 	dsb	sy
 8005e8c:	60fb      	str	r3, [r7, #12]
 8005e8e:	e7fe      	b.n	8005e8e <prvProcessExpiredTimer+0x6e>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005e90:	697b      	ldr	r3, [r7, #20]
 8005e92:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e96:	f023 0301 	bic.w	r3, r3, #1
 8005e9a:	b2da      	uxtb	r2, r3
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	6a1b      	ldr	r3, [r3, #32]
 8005ea6:	6978      	ldr	r0, [r7, #20]
 8005ea8:	4798      	blx	r3
    }
 8005eaa:	bf00      	nop
 8005eac:	3718      	adds	r7, #24
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	20000278 	.word	0x20000278

08005eb8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005ec0:	f107 0308 	add.w	r3, r7, #8
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f000 f857 	bl	8005f78 <prvGetNextExpireTime>
 8005eca:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	4619      	mov	r1, r3
 8005ed0:	68f8      	ldr	r0, [r7, #12]
 8005ed2:	f000 f803 	bl	8005edc <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8005ed6:	f000 f8d5 	bl	8006084 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005eda:	e7f1      	b.n	8005ec0 <prvTimerTask+0x8>

08005edc <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8005ee6:	f7ff f88d 	bl	8005004 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005eea:	f107 0308 	add.w	r3, r7, #8
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f000 f866 	bl	8005fc0 <prvSampleTimeNow>
 8005ef4:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d130      	bne.n	8005f5e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d10a      	bne.n	8005f18 <prvProcessTimerOrBlockTask+0x3c>
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d806      	bhi.n	8005f18 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8005f0a:	f7ff f889 	bl	8005020 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005f0e:	68f9      	ldr	r1, [r7, #12]
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f7ff ff85 	bl	8005e20 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8005f16:	e024      	b.n	8005f62 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d008      	beq.n	8005f30 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005f1e:	4b13      	ldr	r3, [pc, #76]	; (8005f6c <prvProcessTimerOrBlockTask+0x90>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d101      	bne.n	8005f2c <prvProcessTimerOrBlockTask+0x50>
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e000      	b.n	8005f2e <prvProcessTimerOrBlockTask+0x52>
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005f30:	4b0f      	ldr	r3, [pc, #60]	; (8005f70 <prvProcessTimerOrBlockTask+0x94>)
 8005f32:	6818      	ldr	r0, [r3, #0]
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	683a      	ldr	r2, [r7, #0]
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	f7fe fe33 	bl	8004ba8 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8005f42:	f7ff f86d 	bl	8005020 <xTaskResumeAll>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d10a      	bne.n	8005f62 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8005f4c:	4b09      	ldr	r3, [pc, #36]	; (8005f74 <prvProcessTimerOrBlockTask+0x98>)
 8005f4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f52:	601a      	str	r2, [r3, #0]
 8005f54:	f3bf 8f4f 	dsb	sy
 8005f58:	f3bf 8f6f 	isb	sy
    }
 8005f5c:	e001      	b.n	8005f62 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8005f5e:	f7ff f85f 	bl	8005020 <xTaskResumeAll>
    }
 8005f62:	bf00      	nop
 8005f64:	3710      	adds	r7, #16
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	2000027c 	.word	0x2000027c
 8005f70:	20000280 	.word	0x20000280
 8005f74:	e000ed04 	.word	0xe000ed04

08005f78 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8005f78:	b480      	push	{r7}
 8005f7a:	b085      	sub	sp, #20
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005f80:	4b0e      	ldr	r3, [pc, #56]	; (8005fbc <prvGetNextExpireTime+0x44>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d101      	bne.n	8005f8e <prvGetNextExpireTime+0x16>
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	e000      	b.n	8005f90 <prvGetNextExpireTime+0x18>
 8005f8e:	2200      	movs	r2, #0
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d105      	bne.n	8005fa8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005f9c:	4b07      	ldr	r3, [pc, #28]	; (8005fbc <prvGetNextExpireTime+0x44>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68db      	ldr	r3, [r3, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	60fb      	str	r3, [r7, #12]
 8005fa6:	e001      	b.n	8005fac <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8005fac:	68fb      	ldr	r3, [r7, #12]
    }
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3714      	adds	r7, #20
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	20000278 	.word	0x20000278

08005fc0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b084      	sub	sp, #16
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8005fc8:	f7ff f8ca 	bl	8005160 <xTaskGetTickCount>
 8005fcc:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8005fce:	4b0b      	ldr	r3, [pc, #44]	; (8005ffc <prvSampleTimeNow+0x3c>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68fa      	ldr	r2, [r7, #12]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d205      	bcs.n	8005fe4 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8005fd8:	f000 f918 	bl	800620c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	601a      	str	r2, [r3, #0]
 8005fe2:	e002      	b.n	8005fea <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8005fea:	4a04      	ldr	r2, [pc, #16]	; (8005ffc <prvSampleTimeNow+0x3c>)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
    }
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	20000288 	.word	0x20000288

08006000 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8006000:	b580      	push	{r7, lr}
 8006002:	b086      	sub	sp, #24
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	607a      	str	r2, [r7, #4]
 800600c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800600e:	2300      	movs	r3, #0
 8006010:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	68ba      	ldr	r2, [r7, #8]
 8006016:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800601e:	68ba      	ldr	r2, [r7, #8]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	429a      	cmp	r2, r3
 8006024:	d812      	bhi.n	800604c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	1ad2      	subs	r2, r2, r3
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	699b      	ldr	r3, [r3, #24]
 8006030:	429a      	cmp	r2, r3
 8006032:	d302      	bcc.n	800603a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8006034:	2301      	movs	r3, #1
 8006036:	617b      	str	r3, [r7, #20]
 8006038:	e01b      	b.n	8006072 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800603a:	4b10      	ldr	r3, [pc, #64]	; (800607c <prvInsertTimerInActiveList+0x7c>)
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	3304      	adds	r3, #4
 8006042:	4619      	mov	r1, r3
 8006044:	4610      	mov	r0, r2
 8006046:	f7fd ffec 	bl	8004022 <vListInsert>
 800604a:	e012      	b.n	8006072 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	429a      	cmp	r2, r3
 8006052:	d206      	bcs.n	8006062 <prvInsertTimerInActiveList+0x62>
 8006054:	68ba      	ldr	r2, [r7, #8]
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	429a      	cmp	r2, r3
 800605a:	d302      	bcc.n	8006062 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800605c:	2301      	movs	r3, #1
 800605e:	617b      	str	r3, [r7, #20]
 8006060:	e007      	b.n	8006072 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006062:	4b07      	ldr	r3, [pc, #28]	; (8006080 <prvInsertTimerInActiveList+0x80>)
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	3304      	adds	r3, #4
 800606a:	4619      	mov	r1, r3
 800606c:	4610      	mov	r0, r2
 800606e:	f7fd ffd8 	bl	8004022 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8006072:	697b      	ldr	r3, [r7, #20]
    }
 8006074:	4618      	mov	r0, r3
 8006076:	3718      	adds	r7, #24
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}
 800607c:	2000027c 	.word	0x2000027c
 8006080:	20000278 	.word	0x20000278

08006084 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8006084:	b580      	push	{r7, lr}
 8006086:	b08c      	sub	sp, #48	; 0x30
 8006088:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800608a:	e0ac      	b.n	80061e6 <prvProcessReceivedCommands+0x162>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	2b00      	cmp	r3, #0
 8006090:	f2c0 80a8 	blt.w	80061e4 <prvProcessReceivedCommands+0x160>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800609a:	695b      	ldr	r3, [r3, #20]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d004      	beq.n	80060aa <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80060a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a2:	3304      	adds	r3, #4
 80060a4:	4618      	mov	r0, r3
 80060a6:	f7fd fff5 	bl	8004094 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80060aa:	1d3b      	adds	r3, r7, #4
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7ff ff87 	bl	8005fc0 <prvSampleTimeNow>
 80060b2:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	2b09      	cmp	r3, #9
 80060b8:	f200 8095 	bhi.w	80061e6 <prvProcessReceivedCommands+0x162>
 80060bc:	a201      	add	r2, pc, #4	; (adr r2, 80060c4 <prvProcessReceivedCommands+0x40>)
 80060be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c2:	bf00      	nop
 80060c4:	080060ed 	.word	0x080060ed
 80060c8:	080060ed 	.word	0x080060ed
 80060cc:	080060ed 	.word	0x080060ed
 80060d0:	0800615f 	.word	0x0800615f
 80060d4:	08006173 	.word	0x08006173
 80060d8:	080061bb 	.word	0x080061bb
 80060dc:	080060ed 	.word	0x080060ed
 80060e0:	080060ed 	.word	0x080060ed
 80060e4:	0800615f 	.word	0x0800615f
 80060e8:	08006173 	.word	0x08006173
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80060ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80060f2:	f043 0301 	orr.w	r3, r3, #1
 80060f6:	b2da      	uxtb	r2, r3
 80060f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006102:	699b      	ldr	r3, [r3, #24]
 8006104:	18d1      	adds	r1, r2, r3
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6a3a      	ldr	r2, [r7, #32]
 800610a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800610c:	f7ff ff78 	bl	8006000 <prvInsertTimerInActiveList>
 8006110:	4603      	mov	r3, r0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d067      	beq.n	80061e6 <prvProcessReceivedCommands+0x162>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800611c:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800611e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006120:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006124:	f003 0304 	and.w	r3, r3, #4
 8006128:	2b00      	cmp	r3, #0
 800612a:	d05c      	beq.n	80061e6 <prvProcessReceivedCommands+0x162>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800612c:	68fa      	ldr	r2, [r7, #12]
 800612e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006130:	699b      	ldr	r3, [r3, #24]
 8006132:	441a      	add	r2, r3
 8006134:	2300      	movs	r3, #0
 8006136:	9300      	str	r3, [sp, #0]
 8006138:	2300      	movs	r3, #0
 800613a:	2100      	movs	r1, #0
 800613c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800613e:	f7ff fe23 	bl	8005d88 <xTimerGenericCommand>
 8006142:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d14d      	bne.n	80061e6 <prvProcessReceivedCommands+0x162>
 800614a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800614e:	f383 8811 	msr	BASEPRI, r3
 8006152:	f3bf 8f6f 	isb	sy
 8006156:	f3bf 8f4f 	dsb	sy
 800615a:	61bb      	str	r3, [r7, #24]
 800615c:	e7fe      	b.n	800615c <prvProcessReceivedCommands+0xd8>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800615e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006160:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006164:	f023 0301 	bic.w	r3, r3, #1
 8006168:	b2da      	uxtb	r2, r3
 800616a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800616c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8006170:	e039      	b.n	80061e6 <prvProcessReceivedCommands+0x162>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006174:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006178:	f043 0301 	orr.w	r3, r3, #1
 800617c:	b2da      	uxtb	r2, r3
 800617e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006180:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006184:	68fa      	ldr	r2, [r7, #12]
 8006186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006188:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800618a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800618c:	699b      	ldr	r3, [r3, #24]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d109      	bne.n	80061a6 <prvProcessReceivedCommands+0x122>
 8006192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006196:	f383 8811 	msr	BASEPRI, r3
 800619a:	f3bf 8f6f 	isb	sy
 800619e:	f3bf 8f4f 	dsb	sy
 80061a2:	617b      	str	r3, [r7, #20]
 80061a4:	e7fe      	b.n	80061a4 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80061a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a8:	699a      	ldr	r2, [r3, #24]
 80061aa:	6a3b      	ldr	r3, [r7, #32]
 80061ac:	18d1      	adds	r1, r2, r3
 80061ae:	6a3b      	ldr	r3, [r7, #32]
 80061b0:	6a3a      	ldr	r2, [r7, #32]
 80061b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80061b4:	f7ff ff24 	bl	8006000 <prvInsertTimerInActiveList>
                        break;
 80061b8:	e015      	b.n	80061e6 <prvProcessReceivedCommands+0x162>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80061ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80061c0:	f003 0302 	and.w	r3, r3, #2
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d103      	bne.n	80061d0 <prvProcessReceivedCommands+0x14c>
                                {
                                    vPortFree( pxTimer );
 80061c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80061ca:	f000 fc57 	bl	8006a7c <vPortFree>
 80061ce:	e00a      	b.n	80061e6 <prvProcessReceivedCommands+0x162>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80061d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80061d6:	f023 0301 	bic.w	r3, r3, #1
 80061da:	b2da      	uxtb	r2, r3
 80061dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80061e2:	e000      	b.n	80061e6 <prvProcessReceivedCommands+0x162>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 80061e4:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80061e6:	4b08      	ldr	r3, [pc, #32]	; (8006208 <prvProcessReceivedCommands+0x184>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f107 0108 	add.w	r1, r7, #8
 80061ee:	2200      	movs	r2, #0
 80061f0:	4618      	mov	r0, r3
 80061f2:	f7fe fa43 	bl	800467c <xQueueReceive>
 80061f6:	4603      	mov	r3, r0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	f47f af47 	bne.w	800608c <prvProcessReceivedCommands+0x8>
        }
    }
 80061fe:	bf00      	nop
 8006200:	3728      	adds	r7, #40	; 0x28
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}
 8006206:	bf00      	nop
 8006208:	20000280 	.word	0x20000280

0800620c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800620c:	b580      	push	{r7, lr}
 800620e:	b088      	sub	sp, #32
 8006210:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006212:	e047      	b.n	80062a4 <prvSwitchTimerLists+0x98>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006214:	4b2d      	ldr	r3, [pc, #180]	; (80062cc <prvSwitchTimerLists+0xc0>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800621e:	4b2b      	ldr	r3, [pc, #172]	; (80062cc <prvSwitchTimerLists+0xc0>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	3304      	adds	r3, #4
 800622c:	4618      	mov	r0, r3
 800622e:	f7fd ff31 	bl	8004094 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6a1b      	ldr	r3, [r3, #32]
 8006236:	68f8      	ldr	r0, [r7, #12]
 8006238:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006240:	f003 0304 	and.w	r3, r3, #4
 8006244:	2b00      	cmp	r3, #0
 8006246:	d02d      	beq.n	80062a4 <prvSwitchTimerLists+0x98>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	699b      	ldr	r3, [r3, #24]
 800624c:	693a      	ldr	r2, [r7, #16]
 800624e:	4413      	add	r3, r2
 8006250:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8006252:	68ba      	ldr	r2, [r7, #8]
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	429a      	cmp	r2, r3
 8006258:	d90e      	bls.n	8006278 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	68ba      	ldr	r2, [r7, #8]
 800625e:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006266:	4b19      	ldr	r3, [pc, #100]	; (80062cc <prvSwitchTimerLists+0xc0>)
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	3304      	adds	r3, #4
 800626e:	4619      	mov	r1, r3
 8006270:	4610      	mov	r0, r2
 8006272:	f7fd fed6 	bl	8004022 <vListInsert>
 8006276:	e015      	b.n	80062a4 <prvSwitchTimerLists+0x98>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006278:	2300      	movs	r3, #0
 800627a:	9300      	str	r3, [sp, #0]
 800627c:	2300      	movs	r3, #0
 800627e:	693a      	ldr	r2, [r7, #16]
 8006280:	2100      	movs	r1, #0
 8006282:	68f8      	ldr	r0, [r7, #12]
 8006284:	f7ff fd80 	bl	8005d88 <xTimerGenericCommand>
 8006288:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d109      	bne.n	80062a4 <prvSwitchTimerLists+0x98>
 8006290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006294:	f383 8811 	msr	BASEPRI, r3
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	603b      	str	r3, [r7, #0]
 80062a2:	e7fe      	b.n	80062a2 <prvSwitchTimerLists+0x96>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80062a4:	4b09      	ldr	r3, [pc, #36]	; (80062cc <prvSwitchTimerLists+0xc0>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1b2      	bne.n	8006214 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 80062ae:	4b07      	ldr	r3, [pc, #28]	; (80062cc <prvSwitchTimerLists+0xc0>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 80062b4:	4b06      	ldr	r3, [pc, #24]	; (80062d0 <prvSwitchTimerLists+0xc4>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a04      	ldr	r2, [pc, #16]	; (80062cc <prvSwitchTimerLists+0xc0>)
 80062ba:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80062bc:	4a04      	ldr	r2, [pc, #16]	; (80062d0 <prvSwitchTimerLists+0xc4>)
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	6013      	str	r3, [r2, #0]
    }
 80062c2:	bf00      	nop
 80062c4:	3718      	adds	r7, #24
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	20000278 	.word	0x20000278
 80062d0:	2000027c 	.word	0x2000027c

080062d4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80062d4:	b580      	push	{r7, lr}
 80062d6:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80062d8:	f000 f9d4 	bl	8006684 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80062dc:	4b12      	ldr	r3, [pc, #72]	; (8006328 <prvCheckForValidListAndQueue+0x54>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d11d      	bne.n	8006320 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80062e4:	4811      	ldr	r0, [pc, #68]	; (800632c <prvCheckForValidListAndQueue+0x58>)
 80062e6:	f7fd fe4b 	bl	8003f80 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80062ea:	4811      	ldr	r0, [pc, #68]	; (8006330 <prvCheckForValidListAndQueue+0x5c>)
 80062ec:	f7fd fe48 	bl	8003f80 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80062f0:	4b10      	ldr	r3, [pc, #64]	; (8006334 <prvCheckForValidListAndQueue+0x60>)
 80062f2:	4a0e      	ldr	r2, [pc, #56]	; (800632c <prvCheckForValidListAndQueue+0x58>)
 80062f4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80062f6:	4b10      	ldr	r3, [pc, #64]	; (8006338 <prvCheckForValidListAndQueue+0x64>)
 80062f8:	4a0d      	ldr	r2, [pc, #52]	; (8006330 <prvCheckForValidListAndQueue+0x5c>)
 80062fa:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80062fc:	2200      	movs	r2, #0
 80062fe:	210c      	movs	r1, #12
 8006300:	200a      	movs	r0, #10
 8006302:	f7fd ff59 	bl	80041b8 <xQueueGenericCreate>
 8006306:	4602      	mov	r2, r0
 8006308:	4b07      	ldr	r3, [pc, #28]	; (8006328 <prvCheckForValidListAndQueue+0x54>)
 800630a:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 800630c:	4b06      	ldr	r3, [pc, #24]	; (8006328 <prvCheckForValidListAndQueue+0x54>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d005      	beq.n	8006320 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006314:	4b04      	ldr	r3, [pc, #16]	; (8006328 <prvCheckForValidListAndQueue+0x54>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4908      	ldr	r1, [pc, #32]	; (800633c <prvCheckForValidListAndQueue+0x68>)
 800631a:	4618      	mov	r0, r3
 800631c:	f7fe fc14 	bl	8004b48 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006320:	f000 f9de 	bl	80066e0 <vPortExitCritical>
    }
 8006324:	bf00      	nop
 8006326:	bd80      	pop	{r7, pc}
 8006328:	20000280 	.word	0x20000280
 800632c:	20000250 	.word	0x20000250
 8006330:	20000264 	.word	0x20000264
 8006334:	20000278 	.word	0x20000278
 8006338:	2000027c 	.word	0x2000027c
 800633c:	080093c4 	.word	0x080093c4

08006340 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8006340:	b480      	push	{r7}
 8006342:	b085      	sub	sp, #20
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	60b9      	str	r1, [r7, #8]
 800634a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	3b04      	subs	r3, #4
 8006350:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006358:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	3b04      	subs	r3, #4
 800635e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	f023 0201 	bic.w	r2, r3, #1
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	3b04      	subs	r3, #4
 800636e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8006370:	4a0c      	ldr	r2, [pc, #48]	; (80063a4 <pxPortInitialiseStack+0x64>)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	3b14      	subs	r3, #20
 800637a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800637c:	687a      	ldr	r2, [r7, #4]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	3b04      	subs	r3, #4
 8006386:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f06f 0202 	mvn.w	r2, #2
 800638e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	3b20      	subs	r3, #32
 8006394:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8006396:	68fb      	ldr	r3, [r7, #12]
}
 8006398:	4618      	mov	r0, r3
 800639a:	3714      	adds	r7, #20
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr
 80063a4:	080063a9 	.word	0x080063a9

080063a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80063a8:	b480      	push	{r7}
 80063aa:	b085      	sub	sp, #20
 80063ac:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80063ae:	2300      	movs	r3, #0
 80063b0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80063b2:	4b11      	ldr	r3, [pc, #68]	; (80063f8 <prvTaskExitError+0x50>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ba:	d009      	beq.n	80063d0 <prvTaskExitError+0x28>
 80063bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063c0:	f383 8811 	msr	BASEPRI, r3
 80063c4:	f3bf 8f6f 	isb	sy
 80063c8:	f3bf 8f4f 	dsb	sy
 80063cc:	60fb      	str	r3, [r7, #12]
 80063ce:	e7fe      	b.n	80063ce <prvTaskExitError+0x26>
 80063d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063d4:	f383 8811 	msr	BASEPRI, r3
 80063d8:	f3bf 8f6f 	isb	sy
 80063dc:	f3bf 8f4f 	dsb	sy
 80063e0:	60bb      	str	r3, [r7, #8]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80063e2:	bf00      	nop
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d0fc      	beq.n	80063e4 <prvTaskExitError+0x3c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80063ea:	bf00      	nop
 80063ec:	3714      	adds	r7, #20
 80063ee:	46bd      	mov	sp, r7
 80063f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f4:	4770      	bx	lr
 80063f6:	bf00      	nop
 80063f8:	2000008c 	.word	0x2000008c
 80063fc:	00000000 	.word	0x00000000

08006400 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8006400:	4b07      	ldr	r3, [pc, #28]	; (8006420 <pxCurrentTCBConst2>)
 8006402:	6819      	ldr	r1, [r3, #0]
 8006404:	6808      	ldr	r0, [r1, #0]
 8006406:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800640a:	f380 8809 	msr	PSP, r0
 800640e:	f3bf 8f6f 	isb	sy
 8006412:	f04f 0000 	mov.w	r0, #0
 8006416:	f380 8811 	msr	BASEPRI, r0
 800641a:	4770      	bx	lr
 800641c:	f3af 8000 	nop.w

08006420 <pxCurrentTCBConst2>:
 8006420:	2000014c 	.word	0x2000014c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8006424:	bf00      	nop
 8006426:	bf00      	nop

08006428 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8006428:	4808      	ldr	r0, [pc, #32]	; (800644c <prvPortStartFirstTask+0x24>)
 800642a:	6800      	ldr	r0, [r0, #0]
 800642c:	6800      	ldr	r0, [r0, #0]
 800642e:	f380 8808 	msr	MSP, r0
 8006432:	f04f 0000 	mov.w	r0, #0
 8006436:	f380 8814 	msr	CONTROL, r0
 800643a:	b662      	cpsie	i
 800643c:	b661      	cpsie	f
 800643e:	f3bf 8f4f 	dsb	sy
 8006442:	f3bf 8f6f 	isb	sy
 8006446:	df00      	svc	0
 8006448:	bf00      	nop
 800644a:	0000      	.short	0x0000
 800644c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8006450:	bf00      	nop
 8006452:	bf00      	nop

08006454 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b086      	sub	sp, #24
 8006458:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800645a:	4b44      	ldr	r3, [pc, #272]	; (800656c <xPortStartScheduler+0x118>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a44      	ldr	r2, [pc, #272]	; (8006570 <xPortStartScheduler+0x11c>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d109      	bne.n	8006478 <xPortStartScheduler+0x24>
 8006464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006468:	f383 8811 	msr	BASEPRI, r3
 800646c:	f3bf 8f6f 	isb	sy
 8006470:	f3bf 8f4f 	dsb	sy
 8006474:	613b      	str	r3, [r7, #16]
 8006476:	e7fe      	b.n	8006476 <xPortStartScheduler+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006478:	4b3c      	ldr	r3, [pc, #240]	; (800656c <xPortStartScheduler+0x118>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a3d      	ldr	r2, [pc, #244]	; (8006574 <xPortStartScheduler+0x120>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d109      	bne.n	8006496 <xPortStartScheduler+0x42>
 8006482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006486:	f383 8811 	msr	BASEPRI, r3
 800648a:	f3bf 8f6f 	isb	sy
 800648e:	f3bf 8f4f 	dsb	sy
 8006492:	60fb      	str	r3, [r7, #12]
 8006494:	e7fe      	b.n	8006494 <xPortStartScheduler+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006496:	4b38      	ldr	r3, [pc, #224]	; (8006578 <xPortStartScheduler+0x124>)
 8006498:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	781b      	ldrb	r3, [r3, #0]
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	22ff      	movs	r2, #255	; 0xff
 80064a6:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80064b0:	78fb      	ldrb	r3, [r7, #3]
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80064b8:	b2da      	uxtb	r2, r3
 80064ba:	4b30      	ldr	r3, [pc, #192]	; (800657c <xPortStartScheduler+0x128>)
 80064bc:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80064be:	4b30      	ldr	r3, [pc, #192]	; (8006580 <xPortStartScheduler+0x12c>)
 80064c0:	2207      	movs	r2, #7
 80064c2:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80064c4:	e009      	b.n	80064da <xPortStartScheduler+0x86>
            {
                ulMaxPRIGROUPValue--;
 80064c6:	4b2e      	ldr	r3, [pc, #184]	; (8006580 <xPortStartScheduler+0x12c>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	3b01      	subs	r3, #1
 80064cc:	4a2c      	ldr	r2, [pc, #176]	; (8006580 <xPortStartScheduler+0x12c>)
 80064ce:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80064d0:	78fb      	ldrb	r3, [r7, #3]
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	005b      	lsls	r3, r3, #1
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80064da:	78fb      	ldrb	r3, [r7, #3]
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064e2:	2b80      	cmp	r3, #128	; 0x80
 80064e4:	d0ef      	beq.n	80064c6 <xPortStartScheduler+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80064e6:	4b26      	ldr	r3, [pc, #152]	; (8006580 <xPortStartScheduler+0x12c>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f1c3 0307 	rsb	r3, r3, #7
 80064ee:	2b04      	cmp	r3, #4
 80064f0:	d009      	beq.n	8006506 <xPortStartScheduler+0xb2>
 80064f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064f6:	f383 8811 	msr	BASEPRI, r3
 80064fa:	f3bf 8f6f 	isb	sy
 80064fe:	f3bf 8f4f 	dsb	sy
 8006502:	60bb      	str	r3, [r7, #8]
 8006504:	e7fe      	b.n	8006504 <xPortStartScheduler+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006506:	4b1e      	ldr	r3, [pc, #120]	; (8006580 <xPortStartScheduler+0x12c>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	021b      	lsls	r3, r3, #8
 800650c:	4a1c      	ldr	r2, [pc, #112]	; (8006580 <xPortStartScheduler+0x12c>)
 800650e:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006510:	4b1b      	ldr	r3, [pc, #108]	; (8006580 <xPortStartScheduler+0x12c>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006518:	4a19      	ldr	r2, [pc, #100]	; (8006580 <xPortStartScheduler+0x12c>)
 800651a:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	b2da      	uxtb	r2, r3
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8006524:	4b17      	ldr	r3, [pc, #92]	; (8006584 <xPortStartScheduler+0x130>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a16      	ldr	r2, [pc, #88]	; (8006584 <xPortStartScheduler+0x130>)
 800652a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800652e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8006530:	4b14      	ldr	r3, [pc, #80]	; (8006584 <xPortStartScheduler+0x130>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a13      	ldr	r2, [pc, #76]	; (8006584 <xPortStartScheduler+0x130>)
 8006536:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800653a:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800653c:	f000 f954 	bl	80067e8 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8006540:	4b11      	ldr	r3, [pc, #68]	; (8006588 <xPortStartScheduler+0x134>)
 8006542:	2200      	movs	r2, #0
 8006544:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8006546:	f000 f973 	bl	8006830 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800654a:	4b10      	ldr	r3, [pc, #64]	; (800658c <xPortStartScheduler+0x138>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a0f      	ldr	r2, [pc, #60]	; (800658c <xPortStartScheduler+0x138>)
 8006550:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006554:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8006556:	f7ff ff67 	bl	8006428 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800655a:	f7fe fedf 	bl	800531c <vTaskSwitchContext>
    prvTaskExitError();
 800655e:	f7ff ff23 	bl	80063a8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8006562:	2300      	movs	r3, #0
}
 8006564:	4618      	mov	r0, r3
 8006566:	3718      	adds	r7, #24
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}
 800656c:	e000ed00 	.word	0xe000ed00
 8006570:	410fc271 	.word	0x410fc271
 8006574:	410fc270 	.word	0x410fc270
 8006578:	e000e400 	.word	0xe000e400
 800657c:	2000028c 	.word	0x2000028c
 8006580:	20000290 	.word	0x20000290
 8006584:	e000ed20 	.word	0xe000ed20
 8006588:	2000008c 	.word	0x2000008c
 800658c:	e000ef34 	.word	0xe000ef34

08006590 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8006590:	b480      	push	{r7}
 8006592:	b087      	sub	sp, #28
 8006594:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006596:	4b35      	ldr	r3, [pc, #212]	; (800666c <vInitPrioGroupValue+0xdc>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a35      	ldr	r2, [pc, #212]	; (8006670 <vInitPrioGroupValue+0xe0>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d109      	bne.n	80065b4 <vInitPrioGroupValue+0x24>
 80065a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065a4:	f383 8811 	msr	BASEPRI, r3
 80065a8:	f3bf 8f6f 	isb	sy
 80065ac:	f3bf 8f4f 	dsb	sy
 80065b0:	613b      	str	r3, [r7, #16]
 80065b2:	e7fe      	b.n	80065b2 <vInitPrioGroupValue+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80065b4:	4b2d      	ldr	r3, [pc, #180]	; (800666c <vInitPrioGroupValue+0xdc>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a2e      	ldr	r2, [pc, #184]	; (8006674 <vInitPrioGroupValue+0xe4>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d109      	bne.n	80065d2 <vInitPrioGroupValue+0x42>
 80065be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c2:	f383 8811 	msr	BASEPRI, r3
 80065c6:	f3bf 8f6f 	isb	sy
 80065ca:	f3bf 8f4f 	dsb	sy
 80065ce:	60fb      	str	r3, [r7, #12]
 80065d0:	e7fe      	b.n	80065d0 <vInitPrioGroupValue+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80065d2:	4b29      	ldr	r3, [pc, #164]	; (8006678 <vInitPrioGroupValue+0xe8>)
 80065d4:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	781b      	ldrb	r3, [r3, #0]
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	22ff      	movs	r2, #255	; 0xff
 80065e2:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	b2db      	uxtb	r3, r3
 80065ea:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80065ec:	78fb      	ldrb	r3, [r7, #3]
 80065ee:	b2db      	uxtb	r3, r3
 80065f0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80065f4:	b2da      	uxtb	r2, r3
 80065f6:	4b21      	ldr	r3, [pc, #132]	; (800667c <vInitPrioGroupValue+0xec>)
 80065f8:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80065fa:	4b21      	ldr	r3, [pc, #132]	; (8006680 <vInitPrioGroupValue+0xf0>)
 80065fc:	2207      	movs	r2, #7
 80065fe:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006600:	e009      	b.n	8006616 <vInitPrioGroupValue+0x86>
            {
                ulMaxPRIGROUPValue--;
 8006602:	4b1f      	ldr	r3, [pc, #124]	; (8006680 <vInitPrioGroupValue+0xf0>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	3b01      	subs	r3, #1
 8006608:	4a1d      	ldr	r2, [pc, #116]	; (8006680 <vInitPrioGroupValue+0xf0>)
 800660a:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800660c:	78fb      	ldrb	r3, [r7, #3]
 800660e:	b2db      	uxtb	r3, r3
 8006610:	005b      	lsls	r3, r3, #1
 8006612:	b2db      	uxtb	r3, r3
 8006614:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006616:	78fb      	ldrb	r3, [r7, #3]
 8006618:	b2db      	uxtb	r3, r3
 800661a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800661e:	2b80      	cmp	r3, #128	; 0x80
 8006620:	d0ef      	beq.n	8006602 <vInitPrioGroupValue+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006622:	4b17      	ldr	r3, [pc, #92]	; (8006680 <vInitPrioGroupValue+0xf0>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f1c3 0307 	rsb	r3, r3, #7
 800662a:	2b04      	cmp	r3, #4
 800662c:	d009      	beq.n	8006642 <vInitPrioGroupValue+0xb2>
 800662e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006632:	f383 8811 	msr	BASEPRI, r3
 8006636:	f3bf 8f6f 	isb	sy
 800663a:	f3bf 8f4f 	dsb	sy
 800663e:	60bb      	str	r3, [r7, #8]
 8006640:	e7fe      	b.n	8006640 <vInitPrioGroupValue+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006642:	4b0f      	ldr	r3, [pc, #60]	; (8006680 <vInitPrioGroupValue+0xf0>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	021b      	lsls	r3, r3, #8
 8006648:	4a0d      	ldr	r2, [pc, #52]	; (8006680 <vInitPrioGroupValue+0xf0>)
 800664a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800664c:	4b0c      	ldr	r3, [pc, #48]	; (8006680 <vInitPrioGroupValue+0xf0>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006654:	4a0a      	ldr	r2, [pc, #40]	; (8006680 <vInitPrioGroupValue+0xf0>)
 8006656:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	b2da      	uxtb	r2, r3
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8006660:	bf00      	nop
 8006662:	371c      	adds	r7, #28
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr
 800666c:	e000ed00 	.word	0xe000ed00
 8006670:	410fc271 	.word	0x410fc271
 8006674:	410fc270 	.word	0x410fc270
 8006678:	e000e400 	.word	0xe000e400
 800667c:	2000028c 	.word	0x2000028c
 8006680:	20000290 	.word	0x20000290

08006684 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
 800668a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800668e:	f383 8811 	msr	BASEPRI, r3
 8006692:	f3bf 8f6f 	isb	sy
 8006696:	f3bf 8f4f 	dsb	sy
 800669a:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800669c:	4b0e      	ldr	r3, [pc, #56]	; (80066d8 <vPortEnterCritical+0x54>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	3301      	adds	r3, #1
 80066a2:	4a0d      	ldr	r2, [pc, #52]	; (80066d8 <vPortEnterCritical+0x54>)
 80066a4:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80066a6:	4b0c      	ldr	r3, [pc, #48]	; (80066d8 <vPortEnterCritical+0x54>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d10e      	bne.n	80066cc <vPortEnterCritical+0x48>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80066ae:	4b0b      	ldr	r3, [pc, #44]	; (80066dc <vPortEnterCritical+0x58>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d009      	beq.n	80066cc <vPortEnterCritical+0x48>
 80066b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066bc:	f383 8811 	msr	BASEPRI, r3
 80066c0:	f3bf 8f6f 	isb	sy
 80066c4:	f3bf 8f4f 	dsb	sy
 80066c8:	603b      	str	r3, [r7, #0]
 80066ca:	e7fe      	b.n	80066ca <vPortEnterCritical+0x46>
    }
}
 80066cc:	bf00      	nop
 80066ce:	370c      	adds	r7, #12
 80066d0:	46bd      	mov	sp, r7
 80066d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d6:	4770      	bx	lr
 80066d8:	2000008c 	.word	0x2000008c
 80066dc:	e000ed04 	.word	0xe000ed04

080066e0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80066e6:	4b11      	ldr	r3, [pc, #68]	; (800672c <vPortExitCritical+0x4c>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d109      	bne.n	8006702 <vPortExitCritical+0x22>
 80066ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f2:	f383 8811 	msr	BASEPRI, r3
 80066f6:	f3bf 8f6f 	isb	sy
 80066fa:	f3bf 8f4f 	dsb	sy
 80066fe:	607b      	str	r3, [r7, #4]
 8006700:	e7fe      	b.n	8006700 <vPortExitCritical+0x20>
    uxCriticalNesting--;
 8006702:	4b0a      	ldr	r3, [pc, #40]	; (800672c <vPortExitCritical+0x4c>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	3b01      	subs	r3, #1
 8006708:	4a08      	ldr	r2, [pc, #32]	; (800672c <vPortExitCritical+0x4c>)
 800670a:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800670c:	4b07      	ldr	r3, [pc, #28]	; (800672c <vPortExitCritical+0x4c>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d104      	bne.n	800671e <vPortExitCritical+0x3e>
 8006714:	2300      	movs	r3, #0
 8006716:	603b      	str	r3, [r7, #0]
        __asm volatile
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 800671e:	bf00      	nop
 8006720:	370c      	adds	r7, #12
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr
 800672a:	bf00      	nop
 800672c:	2000008c 	.word	0x2000008c

08006730 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8006730:	f3ef 8009 	mrs	r0, PSP
 8006734:	f3bf 8f6f 	isb	sy
 8006738:	4b15      	ldr	r3, [pc, #84]	; (8006790 <pxCurrentTCBConst>)
 800673a:	681a      	ldr	r2, [r3, #0]
 800673c:	f01e 0f10 	tst.w	lr, #16
 8006740:	bf08      	it	eq
 8006742:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006746:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800674a:	6010      	str	r0, [r2, #0]
 800674c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006750:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006754:	f380 8811 	msr	BASEPRI, r0
 8006758:	f3bf 8f4f 	dsb	sy
 800675c:	f3bf 8f6f 	isb	sy
 8006760:	f7fe fddc 	bl	800531c <vTaskSwitchContext>
 8006764:	f04f 0000 	mov.w	r0, #0
 8006768:	f380 8811 	msr	BASEPRI, r0
 800676c:	bc09      	pop	{r0, r3}
 800676e:	6819      	ldr	r1, [r3, #0]
 8006770:	6808      	ldr	r0, [r1, #0]
 8006772:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006776:	f01e 0f10 	tst.w	lr, #16
 800677a:	bf08      	it	eq
 800677c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006780:	f380 8809 	msr	PSP, r0
 8006784:	f3bf 8f6f 	isb	sy
 8006788:	4770      	bx	lr
 800678a:	bf00      	nop
 800678c:	f3af 8000 	nop.w

08006790 <pxCurrentTCBConst>:
 8006790:	2000014c 	.word	0x2000014c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8006794:	bf00      	nop
 8006796:	bf00      	nop

08006798 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
        __asm volatile
 800679e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a2:	f383 8811 	msr	BASEPRI, r3
 80067a6:	f3bf 8f6f 	isb	sy
 80067aa:	f3bf 8f4f 	dsb	sy
 80067ae:	607b      	str	r3, [r7, #4]
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80067b0:	f001 fd44 	bl	800823c <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80067b4:	f7fe fcf6 	bl	80051a4 <xTaskIncrementTick>
 80067b8:	4603      	mov	r3, r0
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d006      	beq.n	80067cc <SysTick_Handler+0x34>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80067be:	f001 fd9b 	bl	80082f8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80067c2:	4b08      	ldr	r3, [pc, #32]	; (80067e4 <SysTick_Handler+0x4c>)
 80067c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067c8:	601a      	str	r2, [r3, #0]
 80067ca:	e001      	b.n	80067d0 <SysTick_Handler+0x38>
        }
		else
		{
			traceISR_EXIT();
 80067cc:	f001 fd78 	bl	80082c0 <SEGGER_SYSVIEW_RecordExitISR>
 80067d0:	2300      	movs	r3, #0
 80067d2:	603b      	str	r3, [r7, #0]
        __asm volatile
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	f383 8811 	msr	BASEPRI, r3
		}
    }
    portENABLE_INTERRUPTS();
}
 80067da:	bf00      	nop
 80067dc:	3708      	adds	r7, #8
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	e000ed04 	.word	0xe000ed04

080067e8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80067e8:	b480      	push	{r7}
 80067ea:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80067ec:	4b0b      	ldr	r3, [pc, #44]	; (800681c <vPortSetupTimerInterrupt+0x34>)
 80067ee:	2200      	movs	r2, #0
 80067f0:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80067f2:	4b0b      	ldr	r3, [pc, #44]	; (8006820 <vPortSetupTimerInterrupt+0x38>)
 80067f4:	2200      	movs	r2, #0
 80067f6:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80067f8:	4b0a      	ldr	r3, [pc, #40]	; (8006824 <vPortSetupTimerInterrupt+0x3c>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a0a      	ldr	r2, [pc, #40]	; (8006828 <vPortSetupTimerInterrupt+0x40>)
 80067fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006802:	095b      	lsrs	r3, r3, #5
 8006804:	4a09      	ldr	r2, [pc, #36]	; (800682c <vPortSetupTimerInterrupt+0x44>)
 8006806:	3b01      	subs	r3, #1
 8006808:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800680a:	4b04      	ldr	r3, [pc, #16]	; (800681c <vPortSetupTimerInterrupt+0x34>)
 800680c:	2207      	movs	r2, #7
 800680e:	601a      	str	r2, [r3, #0]
}
 8006810:	bf00      	nop
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr
 800681a:	bf00      	nop
 800681c:	e000e010 	.word	0xe000e010
 8006820:	e000e018 	.word	0xe000e018
 8006824:	20000000 	.word	0x20000000
 8006828:	51eb851f 	.word	0x51eb851f
 800682c:	e000e014 	.word	0xe000e014

08006830 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8006830:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006840 <vPortEnableVFP+0x10>
 8006834:	6801      	ldr	r1, [r0, #0]
 8006836:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800683a:	6001      	str	r1, [r0, #0]
 800683c:	4770      	bx	lr
 800683e:	0000      	.short	0x0000
 8006840:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8006844:	bf00      	nop
 8006846:	bf00      	nop

08006848 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8006848:	b480      	push	{r7}
 800684a:	b085      	sub	sp, #20
 800684c:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800684e:	f3ef 8305 	mrs	r3, IPSR
 8006852:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2b0f      	cmp	r3, #15
 8006858:	d913      	bls.n	8006882 <vPortValidateInterruptPriority+0x3a>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800685a:	4a16      	ldr	r2, [pc, #88]	; (80068b4 <vPortValidateInterruptPriority+0x6c>)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	4413      	add	r3, r2
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006864:	4b14      	ldr	r3, [pc, #80]	; (80068b8 <vPortValidateInterruptPriority+0x70>)
 8006866:	781b      	ldrb	r3, [r3, #0]
 8006868:	7afa      	ldrb	r2, [r7, #11]
 800686a:	429a      	cmp	r2, r3
 800686c:	d209      	bcs.n	8006882 <vPortValidateInterruptPriority+0x3a>
        __asm volatile
 800686e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006872:	f383 8811 	msr	BASEPRI, r3
 8006876:	f3bf 8f6f 	isb	sy
 800687a:	f3bf 8f4f 	dsb	sy
 800687e:	607b      	str	r3, [r7, #4]
 8006880:	e7fe      	b.n	8006880 <vPortValidateInterruptPriority+0x38>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006882:	4b0e      	ldr	r3, [pc, #56]	; (80068bc <vPortValidateInterruptPriority+0x74>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800688a:	4b0d      	ldr	r3, [pc, #52]	; (80068c0 <vPortValidateInterruptPriority+0x78>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	429a      	cmp	r2, r3
 8006890:	d909      	bls.n	80068a6 <vPortValidateInterruptPriority+0x5e>
 8006892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006896:	f383 8811 	msr	BASEPRI, r3
 800689a:	f3bf 8f6f 	isb	sy
 800689e:	f3bf 8f4f 	dsb	sy
 80068a2:	603b      	str	r3, [r7, #0]
 80068a4:	e7fe      	b.n	80068a4 <vPortValidateInterruptPriority+0x5c>
    }
 80068a6:	bf00      	nop
 80068a8:	3714      	adds	r7, #20
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	e000e3f0 	.word	0xe000e3f0
 80068b8:	2000028c 	.word	0x2000028c
 80068bc:	e000ed0c 	.word	0xe000ed0c
 80068c0:	20000290 	.word	0x20000290

080068c4 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b08a      	sub	sp, #40	; 0x28
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80068cc:	2300      	movs	r3, #0
 80068ce:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80068d0:	f7fe fb98 	bl	8005004 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80068d4:	4b63      	ldr	r3, [pc, #396]	; (8006a64 <pvPortMalloc+0x1a0>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d101      	bne.n	80068e0 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80068dc:	f000 f92e 	bl	8006b3c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80068e0:	4b61      	ldr	r3, [pc, #388]	; (8006a68 <pvPortMalloc+0x1a4>)
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4013      	ands	r3, r2
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f040 80a5 	bne.w	8006a38 <pvPortMalloc+0x174>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d02c      	beq.n	800694e <pvPortMalloc+0x8a>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80068f4:	2208      	movs	r2, #8
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80068fa:	687a      	ldr	r2, [r7, #4]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d226      	bcs.n	800694e <pvPortMalloc+0x8a>
            {
                xWantedSize += xHeapStructSize;
 8006900:	2208      	movs	r2, #8
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4413      	add	r3, r2
 8006906:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f003 0307 	and.w	r3, r3, #7
 800690e:	2b00      	cmp	r3, #0
 8006910:	d020      	beq.n	8006954 <pvPortMalloc+0x90>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f023 0307 	bic.w	r3, r3, #7
 8006918:	3308      	adds	r3, #8
 800691a:	687a      	ldr	r2, [r7, #4]
 800691c:	429a      	cmp	r2, r3
 800691e:	d213      	bcs.n	8006948 <pvPortMalloc+0x84>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f023 0307 	bic.w	r3, r3, #7
 8006926:	3308      	adds	r3, #8
 8006928:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f003 0307 	and.w	r3, r3, #7
 8006930:	2b00      	cmp	r3, #0
 8006932:	d00f      	beq.n	8006954 <pvPortMalloc+0x90>
 8006934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006938:	f383 8811 	msr	BASEPRI, r3
 800693c:	f3bf 8f6f 	isb	sy
 8006940:	f3bf 8f4f 	dsb	sy
 8006944:	617b      	str	r3, [r7, #20]
 8006946:	e7fe      	b.n	8006946 <pvPortMalloc+0x82>
                    }
                    else
                    {
                        xWantedSize = 0;
 8006948:	2300      	movs	r3, #0
 800694a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800694c:	e002      	b.n	8006954 <pvPortMalloc+0x90>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800694e:	2300      	movs	r3, #0
 8006950:	607b      	str	r3, [r7, #4]
 8006952:	e000      	b.n	8006956 <pvPortMalloc+0x92>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006954:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d06d      	beq.n	8006a38 <pvPortMalloc+0x174>
 800695c:	4b43      	ldr	r3, [pc, #268]	; (8006a6c <pvPortMalloc+0x1a8>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	429a      	cmp	r2, r3
 8006964:	d868      	bhi.n	8006a38 <pvPortMalloc+0x174>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8006966:	4b42      	ldr	r3, [pc, #264]	; (8006a70 <pvPortMalloc+0x1ac>)
 8006968:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800696a:	4b41      	ldr	r3, [pc, #260]	; (8006a70 <pvPortMalloc+0x1ac>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006970:	e004      	b.n	800697c <pvPortMalloc+0xb8>
                {
                    pxPreviousBlock = pxBlock;
 8006972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006974:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8006976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800697c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	687a      	ldr	r2, [r7, #4]
 8006982:	429a      	cmp	r2, r3
 8006984:	d903      	bls.n	800698e <pvPortMalloc+0xca>
 8006986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d1f1      	bne.n	8006972 <pvPortMalloc+0xae>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800698e:	4b35      	ldr	r3, [pc, #212]	; (8006a64 <pvPortMalloc+0x1a0>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006994:	429a      	cmp	r2, r3
 8006996:	d04f      	beq.n	8006a38 <pvPortMalloc+0x174>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006998:	6a3b      	ldr	r3, [r7, #32]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	2208      	movs	r2, #8
 800699e:	4413      	add	r3, r2
 80069a0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80069a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	6a3b      	ldr	r3, [r7, #32]
 80069a8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80069aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ac:	685a      	ldr	r2, [r3, #4]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	1ad2      	subs	r2, r2, r3
 80069b2:	2308      	movs	r3, #8
 80069b4:	005b      	lsls	r3, r3, #1
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d91e      	bls.n	80069f8 <pvPortMalloc+0x134>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80069ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4413      	add	r3, r2
 80069c0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	f003 0307 	and.w	r3, r3, #7
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d009      	beq.n	80069e0 <pvPortMalloc+0x11c>
 80069cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d0:	f383 8811 	msr	BASEPRI, r3
 80069d4:	f3bf 8f6f 	isb	sy
 80069d8:	f3bf 8f4f 	dsb	sy
 80069dc:	613b      	str	r3, [r7, #16]
 80069de:	e7fe      	b.n	80069de <pvPortMalloc+0x11a>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80069e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e2:	685a      	ldr	r2, [r3, #4]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	1ad2      	subs	r2, r2, r3
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80069ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80069f2:	69b8      	ldr	r0, [r7, #24]
 80069f4:	f000 f904 	bl	8006c00 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80069f8:	4b1c      	ldr	r3, [pc, #112]	; (8006a6c <pvPortMalloc+0x1a8>)
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	4a1a      	ldr	r2, [pc, #104]	; (8006a6c <pvPortMalloc+0x1a8>)
 8006a04:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006a06:	4b19      	ldr	r3, [pc, #100]	; (8006a6c <pvPortMalloc+0x1a8>)
 8006a08:	681a      	ldr	r2, [r3, #0]
 8006a0a:	4b1a      	ldr	r3, [pc, #104]	; (8006a74 <pvPortMalloc+0x1b0>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d203      	bcs.n	8006a1a <pvPortMalloc+0x156>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006a12:	4b16      	ldr	r3, [pc, #88]	; (8006a6c <pvPortMalloc+0x1a8>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a17      	ldr	r2, [pc, #92]	; (8006a74 <pvPortMalloc+0x1b0>)
 8006a18:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1c:	685a      	ldr	r2, [r3, #4]
 8006a1e:	4b12      	ldr	r3, [pc, #72]	; (8006a68 <pvPortMalloc+0x1a4>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	431a      	orrs	r2, r3
 8006a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a26:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8006a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8006a2e:	4b12      	ldr	r3, [pc, #72]	; (8006a78 <pvPortMalloc+0x1b4>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	3301      	adds	r3, #1
 8006a34:	4a10      	ldr	r2, [pc, #64]	; (8006a78 <pvPortMalloc+0x1b4>)
 8006a36:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8006a38:	f7fe faf2 	bl	8005020 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	f003 0307 	and.w	r3, r3, #7
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d009      	beq.n	8006a5a <pvPortMalloc+0x196>
 8006a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a4a:	f383 8811 	msr	BASEPRI, r3
 8006a4e:	f3bf 8f6f 	isb	sy
 8006a52:	f3bf 8f4f 	dsb	sy
 8006a56:	60fb      	str	r3, [r7, #12]
 8006a58:	e7fe      	b.n	8006a58 <pvPortMalloc+0x194>
    return pvReturn;
 8006a5a:	69fb      	ldr	r3, [r7, #28]
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3728      	adds	r7, #40	; 0x28
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}
 8006a64:	20012e9c 	.word	0x20012e9c
 8006a68:	20012eb0 	.word	0x20012eb0
 8006a6c:	20012ea0 	.word	0x20012ea0
 8006a70:	20012e94 	.word	0x20012e94
 8006a74:	20012ea4 	.word	0x20012ea4
 8006a78:	20012ea8 	.word	0x20012ea8

08006a7c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b086      	sub	sp, #24
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d04b      	beq.n	8006b26 <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8006a8e:	2308      	movs	r3, #8
 8006a90:	425b      	negs	r3, r3
 8006a92:	697a      	ldr	r2, [r7, #20]
 8006a94:	4413      	add	r3, r2
 8006a96:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	685a      	ldr	r2, [r3, #4]
 8006aa0:	4b23      	ldr	r3, [pc, #140]	; (8006b30 <vPortFree+0xb4>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d109      	bne.n	8006abe <vPortFree+0x42>
 8006aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aae:	f383 8811 	msr	BASEPRI, r3
 8006ab2:	f3bf 8f6f 	isb	sy
 8006ab6:	f3bf 8f4f 	dsb	sy
 8006aba:	60fb      	str	r3, [r7, #12]
 8006abc:	e7fe      	b.n	8006abc <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d009      	beq.n	8006ada <vPortFree+0x5e>
 8006ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aca:	f383 8811 	msr	BASEPRI, r3
 8006ace:	f3bf 8f6f 	isb	sy
 8006ad2:	f3bf 8f4f 	dsb	sy
 8006ad6:	60bb      	str	r3, [r7, #8]
 8006ad8:	e7fe      	b.n	8006ad8 <vPortFree+0x5c>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	685a      	ldr	r2, [r3, #4]
 8006ade:	4b14      	ldr	r3, [pc, #80]	; (8006b30 <vPortFree+0xb4>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d01e      	beq.n	8006b26 <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d11a      	bne.n	8006b26 <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	685a      	ldr	r2, [r3, #4]
 8006af4:	4b0e      	ldr	r3, [pc, #56]	; (8006b30 <vPortFree+0xb4>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	43db      	mvns	r3, r3
 8006afa:	401a      	ands	r2, r3
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8006b00:	f7fe fa80 	bl	8005004 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	685a      	ldr	r2, [r3, #4]
 8006b08:	4b0a      	ldr	r3, [pc, #40]	; (8006b34 <vPortFree+0xb8>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4413      	add	r3, r2
 8006b0e:	4a09      	ldr	r2, [pc, #36]	; (8006b34 <vPortFree+0xb8>)
 8006b10:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006b12:	6938      	ldr	r0, [r7, #16]
 8006b14:	f000 f874 	bl	8006c00 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8006b18:	4b07      	ldr	r3, [pc, #28]	; (8006b38 <vPortFree+0xbc>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	4a06      	ldr	r2, [pc, #24]	; (8006b38 <vPortFree+0xbc>)
 8006b20:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8006b22:	f7fe fa7d 	bl	8005020 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8006b26:	bf00      	nop
 8006b28:	3718      	adds	r7, #24
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}
 8006b2e:	bf00      	nop
 8006b30:	20012eb0 	.word	0x20012eb0
 8006b34:	20012ea0 	.word	0x20012ea0
 8006b38:	20012eac 	.word	0x20012eac

08006b3c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b085      	sub	sp, #20
 8006b40:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006b42:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8006b46:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8006b48:	4b27      	ldr	r3, [pc, #156]	; (8006be8 <prvHeapInit+0xac>)
 8006b4a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f003 0307 	and.w	r3, r3, #7
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d00c      	beq.n	8006b70 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	3307      	adds	r3, #7
 8006b5a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f023 0307 	bic.w	r3, r3, #7
 8006b62:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006b64:	68ba      	ldr	r2, [r7, #8]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	1ad3      	subs	r3, r2, r3
 8006b6a:	4a1f      	ldr	r2, [pc, #124]	; (8006be8 <prvHeapInit+0xac>)
 8006b6c:	4413      	add	r3, r2
 8006b6e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006b74:	4a1d      	ldr	r2, [pc, #116]	; (8006bec <prvHeapInit+0xb0>)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8006b7a:	4b1c      	ldr	r3, [pc, #112]	; (8006bec <prvHeapInit+0xb0>)
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	68ba      	ldr	r2, [r7, #8]
 8006b84:	4413      	add	r3, r2
 8006b86:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8006b88:	2208      	movs	r2, #8
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	1a9b      	subs	r3, r3, r2
 8006b8e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f023 0307 	bic.w	r3, r3, #7
 8006b96:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	4a15      	ldr	r2, [pc, #84]	; (8006bf0 <prvHeapInit+0xb4>)
 8006b9c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8006b9e:	4b14      	ldr	r3, [pc, #80]	; (8006bf0 <prvHeapInit+0xb4>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8006ba6:	4b12      	ldr	r3, [pc, #72]	; (8006bf0 <prvHeapInit+0xb4>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2200      	movs	r2, #0
 8006bac:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	68fa      	ldr	r2, [r7, #12]
 8006bb6:	1ad2      	subs	r2, r2, r3
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006bbc:	4b0c      	ldr	r3, [pc, #48]	; (8006bf0 <prvHeapInit+0xb4>)
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	4a0a      	ldr	r2, [pc, #40]	; (8006bf4 <prvHeapInit+0xb8>)
 8006bca:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	4a09      	ldr	r2, [pc, #36]	; (8006bf8 <prvHeapInit+0xbc>)
 8006bd2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006bd4:	4b09      	ldr	r3, [pc, #36]	; (8006bfc <prvHeapInit+0xc0>)
 8006bd6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006bda:	601a      	str	r2, [r3, #0]
}
 8006bdc:	bf00      	nop
 8006bde:	3714      	adds	r7, #20
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr
 8006be8:	20000294 	.word	0x20000294
 8006bec:	20012e94 	.word	0x20012e94
 8006bf0:	20012e9c 	.word	0x20012e9c
 8006bf4:	20012ea4 	.word	0x20012ea4
 8006bf8:	20012ea0 	.word	0x20012ea0
 8006bfc:	20012eb0 	.word	0x20012eb0

08006c00 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8006c00:	b480      	push	{r7}
 8006c02:	b085      	sub	sp, #20
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006c08:	4b28      	ldr	r3, [pc, #160]	; (8006cac <prvInsertBlockIntoFreeList+0xac>)
 8006c0a:	60fb      	str	r3, [r7, #12]
 8006c0c:	e002      	b.n	8006c14 <prvInsertBlockIntoFreeList+0x14>
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	60fb      	str	r3, [r7, #12]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	687a      	ldr	r2, [r7, #4]
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d8f7      	bhi.n	8006c0e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	68ba      	ldr	r2, [r7, #8]
 8006c28:	4413      	add	r3, r2
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d108      	bne.n	8006c42 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	685a      	ldr	r2, [r3, #4]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	441a      	add	r2, r3
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	68ba      	ldr	r2, [r7, #8]
 8006c4c:	441a      	add	r2, r3
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d118      	bne.n	8006c88 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	4b15      	ldr	r3, [pc, #84]	; (8006cb0 <prvInsertBlockIntoFreeList+0xb0>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d00d      	beq.n	8006c7e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	685a      	ldr	r2, [r3, #4]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	441a      	add	r2, r3
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	601a      	str	r2, [r3, #0]
 8006c7c:	e008      	b.n	8006c90 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006c7e:	4b0c      	ldr	r3, [pc, #48]	; (8006cb0 <prvInsertBlockIntoFreeList+0xb0>)
 8006c80:	681a      	ldr	r2, [r3, #0]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	601a      	str	r2, [r3, #0]
 8006c86:	e003      	b.n	8006c90 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	429a      	cmp	r2, r3
 8006c96:	d002      	beq.n	8006c9e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006c9e:	bf00      	nop
 8006ca0:	3714      	adds	r7, #20
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr
 8006caa:	bf00      	nop
 8006cac:	20012e94 	.word	0x20012e94
 8006cb0:	20012e9c 	.word	0x20012e9c

08006cb4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8006cb8:	4803      	ldr	r0, [pc, #12]	; (8006cc8 <_cbSendSystemDesc+0x14>)
 8006cba:	f001 fa6b 	bl	8008194 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8006cbe:	4803      	ldr	r0, [pc, #12]	; (8006ccc <_cbSendSystemDesc+0x18>)
 8006cc0:	f001 fa68 	bl	8008194 <SEGGER_SYSVIEW_SendSysDesc>
}
 8006cc4:	bf00      	nop
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	080093cc 	.word	0x080093cc
 8006ccc:	08009410 	.word	0x08009410

08006cd0 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8006cd4:	4b06      	ldr	r3, [pc, #24]	; (8006cf0 <SEGGER_SYSVIEW_Conf+0x20>)
 8006cd6:	6818      	ldr	r0, [r3, #0]
 8006cd8:	4b05      	ldr	r3, [pc, #20]	; (8006cf0 <SEGGER_SYSVIEW_Conf+0x20>)
 8006cda:	6819      	ldr	r1, [r3, #0]
 8006cdc:	4b05      	ldr	r3, [pc, #20]	; (8006cf4 <SEGGER_SYSVIEW_Conf+0x24>)
 8006cde:	4a06      	ldr	r2, [pc, #24]	; (8006cf8 <SEGGER_SYSVIEW_Conf+0x28>)
 8006ce0:	f000 fd28 	bl	8007734 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8006ce4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8006ce8:	f000 fd68 	bl	80077bc <SEGGER_SYSVIEW_SetRAMBase>
}
 8006cec:	bf00      	nop
 8006cee:	bd80      	pop	{r7, pc}
 8006cf0:	20000000 	.word	0x20000000
 8006cf4:	08006cb5 	.word	0x08006cb5
 8006cf8:	080094b0 	.word	0x080094b0

08006cfc <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8006cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cfe:	b085      	sub	sp, #20
 8006d00:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8006d02:	2300      	movs	r3, #0
 8006d04:	607b      	str	r3, [r7, #4]
 8006d06:	e034      	b.n	8006d72 <_cbSendTaskList+0x76>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8006d08:	491e      	ldr	r1, [pc, #120]	; (8006d84 <_cbSendTaskList+0x88>)
 8006d0a:	687a      	ldr	r2, [r7, #4]
 8006d0c:	4613      	mov	r3, r2
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	4413      	add	r3, r2
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	440b      	add	r3, r1
 8006d16:	6818      	ldr	r0, [r3, #0]
 8006d18:	491a      	ldr	r1, [pc, #104]	; (8006d84 <_cbSendTaskList+0x88>)
 8006d1a:	687a      	ldr	r2, [r7, #4]
 8006d1c:	4613      	mov	r3, r2
 8006d1e:	009b      	lsls	r3, r3, #2
 8006d20:	4413      	add	r3, r2
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	440b      	add	r3, r1
 8006d26:	3304      	adds	r3, #4
 8006d28:	681c      	ldr	r4, [r3, #0]
 8006d2a:	4916      	ldr	r1, [pc, #88]	; (8006d84 <_cbSendTaskList+0x88>)
 8006d2c:	687a      	ldr	r2, [r7, #4]
 8006d2e:	4613      	mov	r3, r2
 8006d30:	009b      	lsls	r3, r3, #2
 8006d32:	4413      	add	r3, r2
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	440b      	add	r3, r1
 8006d38:	3308      	adds	r3, #8
 8006d3a:	681d      	ldr	r5, [r3, #0]
 8006d3c:	4911      	ldr	r1, [pc, #68]	; (8006d84 <_cbSendTaskList+0x88>)
 8006d3e:	687a      	ldr	r2, [r7, #4]
 8006d40:	4613      	mov	r3, r2
 8006d42:	009b      	lsls	r3, r3, #2
 8006d44:	4413      	add	r3, r2
 8006d46:	009b      	lsls	r3, r3, #2
 8006d48:	440b      	add	r3, r1
 8006d4a:	330c      	adds	r3, #12
 8006d4c:	681e      	ldr	r6, [r3, #0]
 8006d4e:	490d      	ldr	r1, [pc, #52]	; (8006d84 <_cbSendTaskList+0x88>)
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	4613      	mov	r3, r2
 8006d54:	009b      	lsls	r3, r3, #2
 8006d56:	4413      	add	r3, r2
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	440b      	add	r3, r1
 8006d5c:	3310      	adds	r3, #16
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	9300      	str	r3, [sp, #0]
 8006d62:	4633      	mov	r3, r6
 8006d64:	462a      	mov	r2, r5
 8006d66:	4621      	mov	r1, r4
 8006d68:	f000 f8d2 	bl	8006f10 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	3301      	adds	r3, #1
 8006d70:	607b      	str	r3, [r7, #4]
 8006d72:	4b05      	ldr	r3, [pc, #20]	; (8006d88 <_cbSendTaskList+0x8c>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d3c5      	bcc.n	8006d08 <_cbSendTaskList+0xc>
  }
}
 8006d7c:	bf00      	nop
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d84:	20012eb4 	.word	0x20012eb4
 8006d88:	20012f54 	.word	0x20012f54

08006d8c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8006d8c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8006d90:	b082      	sub	sp, #8
 8006d92:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8006d94:	f7fe f9f4 	bl	8005180 <xTaskGetTickCountFromISR>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	f04f 0400 	mov.w	r4, #0
 8006d9e:	e9c7 3400 	strd	r3, r4, [r7]
  Time *= portTICK_PERIOD_MS;
 8006da2:	e9d7 5600 	ldrd	r5, r6, [r7]
 8006da6:	46ab      	mov	fp, r5
 8006da8:	46b4      	mov	ip, r6
 8006daa:	f04f 0100 	mov.w	r1, #0
 8006dae:	f04f 0200 	mov.w	r2, #0
 8006db2:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8006db6:	ea42 729b 	orr.w	r2, r2, fp, lsr #30
 8006dba:	ea4f 018b 	mov.w	r1, fp, lsl #2
 8006dbe:	468b      	mov	fp, r1
 8006dc0:	4694      	mov	ip, r2
 8006dc2:	eb1b 0b05 	adds.w	fp, fp, r5
 8006dc6:	eb4c 0c06 	adc.w	ip, ip, r6
 8006dca:	eb1b 030b 	adds.w	r3, fp, fp
 8006dce:	eb4c 040c 	adc.w	r4, ip, ip
 8006dd2:	469b      	mov	fp, r3
 8006dd4:	46a4      	mov	ip, r4
 8006dd6:	e9c7 bc00 	strd	fp, ip, [r7]
  Time *= 1000;
 8006dda:	e9d7 5600 	ldrd	r5, r6, [r7]
 8006dde:	462b      	mov	r3, r5
 8006de0:	4634      	mov	r4, r6
 8006de2:	f04f 0100 	mov.w	r1, #0
 8006de6:	f04f 0200 	mov.w	r2, #0
 8006dea:	0162      	lsls	r2, r4, #5
 8006dec:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8006df0:	0159      	lsls	r1, r3, #5
 8006df2:	460b      	mov	r3, r1
 8006df4:	4614      	mov	r4, r2
 8006df6:	1b5b      	subs	r3, r3, r5
 8006df8:	eb64 0406 	sbc.w	r4, r4, r6
 8006dfc:	f04f 0100 	mov.w	r1, #0
 8006e00:	f04f 0200 	mov.w	r2, #0
 8006e04:	00a2      	lsls	r2, r4, #2
 8006e06:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8006e0a:	0099      	lsls	r1, r3, #2
 8006e0c:	460b      	mov	r3, r1
 8006e0e:	4614      	mov	r4, r2
 8006e10:	195b      	adds	r3, r3, r5
 8006e12:	eb44 0406 	adc.w	r4, r4, r6
 8006e16:	f04f 0100 	mov.w	r1, #0
 8006e1a:	f04f 0200 	mov.w	r2, #0
 8006e1e:	00e2      	lsls	r2, r4, #3
 8006e20:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006e24:	00d9      	lsls	r1, r3, #3
 8006e26:	460b      	mov	r3, r1
 8006e28:	4614      	mov	r4, r2
 8006e2a:	e9c7 3400 	strd	r3, r4, [r7]
  return Time;
 8006e2e:	e9d7 3400 	ldrd	r3, r4, [r7]
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	4621      	mov	r1, r4
 8006e36:	3708      	adds	r7, #8
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
	...

08006e40 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b086      	sub	sp, #24
 8006e44:	af02      	add	r7, sp, #8
 8006e46:	60f8      	str	r0, [r7, #12]
 8006e48:	60b9      	str	r1, [r7, #8]
 8006e4a:	607a      	str	r2, [r7, #4]
 8006e4c:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8006e4e:	2205      	movs	r2, #5
 8006e50:	492b      	ldr	r1, [pc, #172]	; (8006f00 <SYSVIEW_AddTask+0xc0>)
 8006e52:	68b8      	ldr	r0, [r7, #8]
 8006e54:	f001 fd28 	bl	80088a8 <memcmp>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d04b      	beq.n	8006ef6 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8006e5e:	4b29      	ldr	r3, [pc, #164]	; (8006f04 <SYSVIEW_AddTask+0xc4>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	2b07      	cmp	r3, #7
 8006e64:	d903      	bls.n	8006e6e <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8006e66:	4828      	ldr	r0, [pc, #160]	; (8006f08 <SYSVIEW_AddTask+0xc8>)
 8006e68:	f001 fc90 	bl	800878c <SEGGER_SYSVIEW_Warn>
    return;
 8006e6c:	e044      	b.n	8006ef8 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8006e6e:	4b25      	ldr	r3, [pc, #148]	; (8006f04 <SYSVIEW_AddTask+0xc4>)
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	4926      	ldr	r1, [pc, #152]	; (8006f0c <SYSVIEW_AddTask+0xcc>)
 8006e74:	4613      	mov	r3, r2
 8006e76:	009b      	lsls	r3, r3, #2
 8006e78:	4413      	add	r3, r2
 8006e7a:	009b      	lsls	r3, r3, #2
 8006e7c:	440b      	add	r3, r1
 8006e7e:	68fa      	ldr	r2, [r7, #12]
 8006e80:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8006e82:	4b20      	ldr	r3, [pc, #128]	; (8006f04 <SYSVIEW_AddTask+0xc4>)
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	4921      	ldr	r1, [pc, #132]	; (8006f0c <SYSVIEW_AddTask+0xcc>)
 8006e88:	4613      	mov	r3, r2
 8006e8a:	009b      	lsls	r3, r3, #2
 8006e8c:	4413      	add	r3, r2
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	440b      	add	r3, r1
 8006e92:	3304      	adds	r3, #4
 8006e94:	68ba      	ldr	r2, [r7, #8]
 8006e96:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8006e98:	4b1a      	ldr	r3, [pc, #104]	; (8006f04 <SYSVIEW_AddTask+0xc4>)
 8006e9a:	681a      	ldr	r2, [r3, #0]
 8006e9c:	491b      	ldr	r1, [pc, #108]	; (8006f0c <SYSVIEW_AddTask+0xcc>)
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	009b      	lsls	r3, r3, #2
 8006ea2:	4413      	add	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	440b      	add	r3, r1
 8006ea8:	3308      	adds	r3, #8
 8006eaa:	687a      	ldr	r2, [r7, #4]
 8006eac:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8006eae:	4b15      	ldr	r3, [pc, #84]	; (8006f04 <SYSVIEW_AddTask+0xc4>)
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	4916      	ldr	r1, [pc, #88]	; (8006f0c <SYSVIEW_AddTask+0xcc>)
 8006eb4:	4613      	mov	r3, r2
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	4413      	add	r3, r2
 8006eba:	009b      	lsls	r3, r3, #2
 8006ebc:	440b      	add	r3, r1
 8006ebe:	330c      	adds	r3, #12
 8006ec0:	683a      	ldr	r2, [r7, #0]
 8006ec2:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8006ec4:	4b0f      	ldr	r3, [pc, #60]	; (8006f04 <SYSVIEW_AddTask+0xc4>)
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	4910      	ldr	r1, [pc, #64]	; (8006f0c <SYSVIEW_AddTask+0xcc>)
 8006eca:	4613      	mov	r3, r2
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	4413      	add	r3, r2
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	440b      	add	r3, r1
 8006ed4:	3310      	adds	r3, #16
 8006ed6:	69ba      	ldr	r2, [r7, #24]
 8006ed8:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8006eda:	4b0a      	ldr	r3, [pc, #40]	; (8006f04 <SYSVIEW_AddTask+0xc4>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	3301      	adds	r3, #1
 8006ee0:	4a08      	ldr	r2, [pc, #32]	; (8006f04 <SYSVIEW_AddTask+0xc4>)
 8006ee2:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8006ee4:	69bb      	ldr	r3, [r7, #24]
 8006ee6:	9300      	str	r3, [sp, #0]
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	68b9      	ldr	r1, [r7, #8]
 8006eee:	68f8      	ldr	r0, [r7, #12]
 8006ef0:	f000 f80e 	bl	8006f10 <SYSVIEW_SendTaskInfo>
 8006ef4:	e000      	b.n	8006ef8 <SYSVIEW_AddTask+0xb8>
    return;
 8006ef6:	bf00      	nop

}
 8006ef8:	3710      	adds	r7, #16
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop
 8006f00:	08009420 	.word	0x08009420
 8006f04:	20012f54 	.word	0x20012f54
 8006f08:	08009428 	.word	0x08009428
 8006f0c:	20012eb4 	.word	0x20012eb4

08006f10 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b08a      	sub	sp, #40	; 0x28
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	60f8      	str	r0, [r7, #12]
 8006f18:	60b9      	str	r1, [r7, #8]
 8006f1a:	607a      	str	r2, [r7, #4]
 8006f1c:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8006f1e:	f107 0314 	add.w	r3, r7, #20
 8006f22:	2214      	movs	r2, #20
 8006f24:	2100      	movs	r1, #0
 8006f26:	4618      	mov	r0, r3
 8006f28:	f001 fcd8 	bl	80088dc <memset>
  TaskInfo.TaskID     = TaskID;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8006f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f3e:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8006f40:	f107 0314 	add.w	r3, r7, #20
 8006f44:	4618      	mov	r0, r3
 8006f46:	f001 f82d 	bl	8007fa4 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8006f4a:	bf00      	nop
 8006f4c:	3728      	adds	r7, #40	; 0x28
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
	...

08006f54 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8006f54:	b480      	push	{r7}
 8006f56:	b083      	sub	sp, #12
 8006f58:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8006f5a:	4b24      	ldr	r3, [pc, #144]	; (8006fec <_DoInit+0x98>)
 8006f5c:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2203      	movs	r2, #3
 8006f62:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2203      	movs	r2, #3
 8006f68:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4a20      	ldr	r2, [pc, #128]	; (8006ff0 <_DoInit+0x9c>)
 8006f6e:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	4a20      	ldr	r2, [pc, #128]	; (8006ff4 <_DoInit+0xa0>)
 8006f74:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006f7c:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	4a17      	ldr	r2, [pc, #92]	; (8006ff0 <_DoInit+0x9c>)
 8006f94:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	4a17      	ldr	r2, [pc, #92]	; (8006ff8 <_DoInit+0xa4>)
 8006f9a:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2210      	movs	r2, #16
 8006fa0:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2200      	movs	r2, #0
 8006fac:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	3307      	adds	r3, #7
 8006fb8:	4a10      	ldr	r2, [pc, #64]	; (8006ffc <_DoInit+0xa8>)
 8006fba:	6810      	ldr	r0, [r2, #0]
 8006fbc:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8006fbe:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	4a0e      	ldr	r2, [pc, #56]	; (8007000 <_DoInit+0xac>)
 8006fc6:	6810      	ldr	r0, [r2, #0]
 8006fc8:	6018      	str	r0, [r3, #0]
 8006fca:	8891      	ldrh	r1, [r2, #4]
 8006fcc:	7992      	ldrb	r2, [r2, #6]
 8006fce:	8099      	strh	r1, [r3, #4]
 8006fd0:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8006fd2:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2220      	movs	r2, #32
 8006fda:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8006fdc:	f3bf 8f5f 	dmb	sy
}
 8006fe0:	bf00      	nop
 8006fe2:	370c      	adds	r7, #12
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr
 8006fec:	200145cc 	.word	0x200145cc
 8006ff0:	08009478 	.word	0x08009478
 8006ff4:	20012f58 	.word	0x20012f58
 8006ff8:	20013358 	.word	0x20013358
 8006ffc:	08009484 	.word	0x08009484
 8007000:	08009488 	.word	0x08009488

08007004 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8007004:	b580      	push	{r7, lr}
 8007006:	b08c      	sub	sp, #48	; 0x30
 8007008:	af00      	add	r7, sp, #0
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	60b9      	str	r1, [r7, #8]
 800700e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8007010:	4b3e      	ldr	r3, [pc, #248]	; (800710c <SEGGER_RTT_ReadNoLock+0x108>)
 8007012:	623b      	str	r3, [r7, #32]
 8007014:	6a3b      	ldr	r3, [r7, #32]
 8007016:	781b      	ldrb	r3, [r3, #0]
 8007018:	b2db      	uxtb	r3, r3
 800701a:	2b00      	cmp	r3, #0
 800701c:	d101      	bne.n	8007022 <SEGGER_RTT_ReadNoLock+0x1e>
 800701e:	f7ff ff99 	bl	8006f54 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8007022:	68fa      	ldr	r2, [r7, #12]
 8007024:	4613      	mov	r3, r2
 8007026:	005b      	lsls	r3, r3, #1
 8007028:	4413      	add	r3, r2
 800702a:	00db      	lsls	r3, r3, #3
 800702c:	3360      	adds	r3, #96	; 0x60
 800702e:	4a37      	ldr	r2, [pc, #220]	; (800710c <SEGGER_RTT_ReadNoLock+0x108>)
 8007030:	4413      	add	r3, r2
 8007032:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8007038:	69fb      	ldr	r3, [r7, #28]
 800703a:	691b      	ldr	r3, [r3, #16]
 800703c:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800703e:	69fb      	ldr	r3, [r7, #28]
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8007044:	2300      	movs	r3, #0
 8007046:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8007048:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800704a:	69bb      	ldr	r3, [r7, #24]
 800704c:	429a      	cmp	r2, r3
 800704e:	d92b      	bls.n	80070a8 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8007050:	69fb      	ldr	r3, [r7, #28]
 8007052:	689a      	ldr	r2, [r3, #8]
 8007054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007056:	1ad3      	subs	r3, r2, r3
 8007058:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800705a:	697a      	ldr	r2, [r7, #20]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4293      	cmp	r3, r2
 8007060:	bf28      	it	cs
 8007062:	4613      	movcs	r3, r2
 8007064:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	685a      	ldr	r2, [r3, #4]
 800706a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800706c:	4413      	add	r3, r2
 800706e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8007070:	697a      	ldr	r2, [r7, #20]
 8007072:	6939      	ldr	r1, [r7, #16]
 8007074:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007076:	f001 fc26 	bl	80088c6 <memcpy>
    NumBytesRead += NumBytesRem;
 800707a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	4413      	add	r3, r2
 8007080:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8007082:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	4413      	add	r3, r2
 8007088:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800708a:	687a      	ldr	r2, [r7, #4]
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8007092:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	4413      	add	r3, r2
 8007098:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800709a:	69fb      	ldr	r3, [r7, #28]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070a0:	429a      	cmp	r2, r3
 80070a2:	d101      	bne.n	80070a8 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 80070a4:	2300      	movs	r3, #0
 80070a6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80070a8:	69ba      	ldr	r2, [r7, #24]
 80070aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ac:	1ad3      	subs	r3, r2, r3
 80070ae:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80070b0:	697a      	ldr	r2, [r7, #20]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4293      	cmp	r3, r2
 80070b6:	bf28      	it	cs
 80070b8:	4613      	movcs	r3, r2
 80070ba:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d019      	beq.n	80070f6 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80070c2:	69fb      	ldr	r3, [r7, #28]
 80070c4:	685a      	ldr	r2, [r3, #4]
 80070c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c8:	4413      	add	r3, r2
 80070ca:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80070cc:	697a      	ldr	r2, [r7, #20]
 80070ce:	6939      	ldr	r1, [r7, #16]
 80070d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80070d2:	f001 fbf8 	bl	80088c6 <memcpy>
    NumBytesRead += NumBytesRem;
 80070d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	4413      	add	r3, r2
 80070dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80070de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	4413      	add	r3, r2
 80070e4:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80070e6:	687a      	ldr	r2, [r7, #4]
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80070ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	4413      	add	r3, r2
 80070f4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 80070f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d002      	beq.n	8007102 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80070fc:	69fb      	ldr	r3, [r7, #28]
 80070fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007100:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8007102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8007104:	4618      	mov	r0, r3
 8007106:	3730      	adds	r7, #48	; 0x30
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}
 800710c:	200145cc 	.word	0x200145cc

08007110 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8007110:	b580      	push	{r7, lr}
 8007112:	b088      	sub	sp, #32
 8007114:	af00      	add	r7, sp, #0
 8007116:	60f8      	str	r0, [r7, #12]
 8007118:	60b9      	str	r1, [r7, #8]
 800711a:	607a      	str	r2, [r7, #4]
 800711c:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800711e:	4b3d      	ldr	r3, [pc, #244]	; (8007214 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8007120:	61bb      	str	r3, [r7, #24]
 8007122:	69bb      	ldr	r3, [r7, #24]
 8007124:	781b      	ldrb	r3, [r3, #0]
 8007126:	b2db      	uxtb	r3, r3
 8007128:	2b00      	cmp	r3, #0
 800712a:	d101      	bne.n	8007130 <SEGGER_RTT_AllocUpBuffer+0x20>
 800712c:	f7ff ff12 	bl	8006f54 <_DoInit>
  SEGGER_RTT_LOCK();
 8007130:	f3ef 8311 	mrs	r3, BASEPRI
 8007134:	f04f 0120 	mov.w	r1, #32
 8007138:	f381 8811 	msr	BASEPRI, r1
 800713c:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800713e:	4b35      	ldr	r3, [pc, #212]	; (8007214 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8007140:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8007142:	2300      	movs	r3, #0
 8007144:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8007146:	6939      	ldr	r1, [r7, #16]
 8007148:	69fb      	ldr	r3, [r7, #28]
 800714a:	1c5a      	adds	r2, r3, #1
 800714c:	4613      	mov	r3, r2
 800714e:	005b      	lsls	r3, r3, #1
 8007150:	4413      	add	r3, r2
 8007152:	00db      	lsls	r3, r3, #3
 8007154:	440b      	add	r3, r1
 8007156:	3304      	adds	r3, #4
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d008      	beq.n	8007170 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	3301      	adds	r3, #1
 8007162:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	691b      	ldr	r3, [r3, #16]
 8007168:	69fa      	ldr	r2, [r7, #28]
 800716a:	429a      	cmp	r2, r3
 800716c:	dbeb      	blt.n	8007146 <SEGGER_RTT_AllocUpBuffer+0x36>
 800716e:	e000      	b.n	8007172 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8007170:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	691b      	ldr	r3, [r3, #16]
 8007176:	69fa      	ldr	r2, [r7, #28]
 8007178:	429a      	cmp	r2, r3
 800717a:	da3f      	bge.n	80071fc <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800717c:	6939      	ldr	r1, [r7, #16]
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	1c5a      	adds	r2, r3, #1
 8007182:	4613      	mov	r3, r2
 8007184:	005b      	lsls	r3, r3, #1
 8007186:	4413      	add	r3, r2
 8007188:	00db      	lsls	r3, r3, #3
 800718a:	440b      	add	r3, r1
 800718c:	68fa      	ldr	r2, [r7, #12]
 800718e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8007190:	6939      	ldr	r1, [r7, #16]
 8007192:	69fb      	ldr	r3, [r7, #28]
 8007194:	1c5a      	adds	r2, r3, #1
 8007196:	4613      	mov	r3, r2
 8007198:	005b      	lsls	r3, r3, #1
 800719a:	4413      	add	r3, r2
 800719c:	00db      	lsls	r3, r3, #3
 800719e:	440b      	add	r3, r1
 80071a0:	3304      	adds	r3, #4
 80071a2:	68ba      	ldr	r2, [r7, #8]
 80071a4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80071a6:	6939      	ldr	r1, [r7, #16]
 80071a8:	69fa      	ldr	r2, [r7, #28]
 80071aa:	4613      	mov	r3, r2
 80071ac:	005b      	lsls	r3, r3, #1
 80071ae:	4413      	add	r3, r2
 80071b0:	00db      	lsls	r3, r3, #3
 80071b2:	440b      	add	r3, r1
 80071b4:	3320      	adds	r3, #32
 80071b6:	687a      	ldr	r2, [r7, #4]
 80071b8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 80071ba:	6939      	ldr	r1, [r7, #16]
 80071bc:	69fa      	ldr	r2, [r7, #28]
 80071be:	4613      	mov	r3, r2
 80071c0:	005b      	lsls	r3, r3, #1
 80071c2:	4413      	add	r3, r2
 80071c4:	00db      	lsls	r3, r3, #3
 80071c6:	440b      	add	r3, r1
 80071c8:	3328      	adds	r3, #40	; 0x28
 80071ca:	2200      	movs	r2, #0
 80071cc:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 80071ce:	6939      	ldr	r1, [r7, #16]
 80071d0:	69fa      	ldr	r2, [r7, #28]
 80071d2:	4613      	mov	r3, r2
 80071d4:	005b      	lsls	r3, r3, #1
 80071d6:	4413      	add	r3, r2
 80071d8:	00db      	lsls	r3, r3, #3
 80071da:	440b      	add	r3, r1
 80071dc:	3324      	adds	r3, #36	; 0x24
 80071de:	2200      	movs	r2, #0
 80071e0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 80071e2:	6939      	ldr	r1, [r7, #16]
 80071e4:	69fa      	ldr	r2, [r7, #28]
 80071e6:	4613      	mov	r3, r2
 80071e8:	005b      	lsls	r3, r3, #1
 80071ea:	4413      	add	r3, r2
 80071ec:	00db      	lsls	r3, r3, #3
 80071ee:	440b      	add	r3, r1
 80071f0:	332c      	adds	r3, #44	; 0x2c
 80071f2:	683a      	ldr	r2, [r7, #0]
 80071f4:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80071f6:	f3bf 8f5f 	dmb	sy
 80071fa:	e002      	b.n	8007202 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80071fc:	f04f 33ff 	mov.w	r3, #4294967295
 8007200:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8007208:	69fb      	ldr	r3, [r7, #28]
}
 800720a:	4618      	mov	r0, r3
 800720c:	3720      	adds	r7, #32
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}
 8007212:	bf00      	nop
 8007214:	200145cc 	.word	0x200145cc

08007218 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8007218:	b580      	push	{r7, lr}
 800721a:	b088      	sub	sp, #32
 800721c:	af00      	add	r7, sp, #0
 800721e:	60f8      	str	r0, [r7, #12]
 8007220:	60b9      	str	r1, [r7, #8]
 8007222:	607a      	str	r2, [r7, #4]
 8007224:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8007226:	4b33      	ldr	r3, [pc, #204]	; (80072f4 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8007228:	61bb      	str	r3, [r7, #24]
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	b2db      	uxtb	r3, r3
 8007230:	2b00      	cmp	r3, #0
 8007232:	d101      	bne.n	8007238 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8007234:	f7ff fe8e 	bl	8006f54 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8007238:	4b2e      	ldr	r3, [pc, #184]	; (80072f4 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 800723a:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	695b      	ldr	r3, [r3, #20]
 8007240:	461a      	mov	r2, r3
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	4293      	cmp	r3, r2
 8007246:	d24d      	bcs.n	80072e4 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8007248:	f3ef 8311 	mrs	r3, BASEPRI
 800724c:	f04f 0120 	mov.w	r1, #32
 8007250:	f381 8811 	msr	BASEPRI, r1
 8007254:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d031      	beq.n	80072c0 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 800725c:	6979      	ldr	r1, [r7, #20]
 800725e:	68fa      	ldr	r2, [r7, #12]
 8007260:	4613      	mov	r3, r2
 8007262:	005b      	lsls	r3, r3, #1
 8007264:	4413      	add	r3, r2
 8007266:	00db      	lsls	r3, r3, #3
 8007268:	440b      	add	r3, r1
 800726a:	3360      	adds	r3, #96	; 0x60
 800726c:	68ba      	ldr	r2, [r7, #8]
 800726e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8007270:	6979      	ldr	r1, [r7, #20]
 8007272:	68fa      	ldr	r2, [r7, #12]
 8007274:	4613      	mov	r3, r2
 8007276:	005b      	lsls	r3, r3, #1
 8007278:	4413      	add	r3, r2
 800727a:	00db      	lsls	r3, r3, #3
 800727c:	440b      	add	r3, r1
 800727e:	3364      	adds	r3, #100	; 0x64
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8007284:	6979      	ldr	r1, [r7, #20]
 8007286:	68fa      	ldr	r2, [r7, #12]
 8007288:	4613      	mov	r3, r2
 800728a:	005b      	lsls	r3, r3, #1
 800728c:	4413      	add	r3, r2
 800728e:	00db      	lsls	r3, r3, #3
 8007290:	440b      	add	r3, r1
 8007292:	3368      	adds	r3, #104	; 0x68
 8007294:	683a      	ldr	r2, [r7, #0]
 8007296:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8007298:	6979      	ldr	r1, [r7, #20]
 800729a:	68fa      	ldr	r2, [r7, #12]
 800729c:	4613      	mov	r3, r2
 800729e:	005b      	lsls	r3, r3, #1
 80072a0:	4413      	add	r3, r2
 80072a2:	00db      	lsls	r3, r3, #3
 80072a4:	440b      	add	r3, r1
 80072a6:	3370      	adds	r3, #112	; 0x70
 80072a8:	2200      	movs	r2, #0
 80072aa:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 80072ac:	6979      	ldr	r1, [r7, #20]
 80072ae:	68fa      	ldr	r2, [r7, #12]
 80072b0:	4613      	mov	r3, r2
 80072b2:	005b      	lsls	r3, r3, #1
 80072b4:	4413      	add	r3, r2
 80072b6:	00db      	lsls	r3, r3, #3
 80072b8:	440b      	add	r3, r1
 80072ba:	336c      	adds	r3, #108	; 0x6c
 80072bc:	2200      	movs	r2, #0
 80072be:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 80072c0:	6979      	ldr	r1, [r7, #20]
 80072c2:	68fa      	ldr	r2, [r7, #12]
 80072c4:	4613      	mov	r3, r2
 80072c6:	005b      	lsls	r3, r3, #1
 80072c8:	4413      	add	r3, r2
 80072ca:	00db      	lsls	r3, r3, #3
 80072cc:	440b      	add	r3, r1
 80072ce:	3374      	adds	r3, #116	; 0x74
 80072d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80072d2:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80072d4:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80072de:	2300      	movs	r3, #0
 80072e0:	61fb      	str	r3, [r7, #28]
 80072e2:	e002      	b.n	80072ea <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 80072e4:	f04f 33ff 	mov.w	r3, #4294967295
 80072e8:	61fb      	str	r3, [r7, #28]
  }
  return r;
 80072ea:	69fb      	ldr	r3, [r7, #28]
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3720      	adds	r7, #32
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}
 80072f4:	200145cc 	.word	0x200145cc

080072f8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80072f8:	b480      	push	{r7}
 80072fa:	b087      	sub	sp, #28
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	60b9      	str	r1, [r7, #8]
 8007302:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8007304:	2300      	movs	r3, #0
 8007306:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8007308:	e002      	b.n	8007310 <_EncodeStr+0x18>
    Len++;
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	3301      	adds	r3, #1
 800730e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8007310:	68ba      	ldr	r2, [r7, #8]
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	4413      	add	r3, r2
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d1f6      	bne.n	800730a <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 800731c:	693a      	ldr	r2, [r7, #16]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	429a      	cmp	r2, r3
 8007322:	d901      	bls.n	8007328 <_EncodeStr+0x30>
    Len = Limit;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	2bfe      	cmp	r3, #254	; 0xfe
 800732c:	d806      	bhi.n	800733c <_EncodeStr+0x44>
    *pPayload++ = Len; 
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	1c5a      	adds	r2, r3, #1
 8007332:	60fa      	str	r2, [r7, #12]
 8007334:	693a      	ldr	r2, [r7, #16]
 8007336:	b2d2      	uxtb	r2, r2
 8007338:	701a      	strb	r2, [r3, #0]
 800733a:	e011      	b.n	8007360 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	1c5a      	adds	r2, r3, #1
 8007340:	60fa      	str	r2, [r7, #12]
 8007342:	22ff      	movs	r2, #255	; 0xff
 8007344:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	1c5a      	adds	r2, r3, #1
 800734a:	60fa      	str	r2, [r7, #12]
 800734c:	693a      	ldr	r2, [r7, #16]
 800734e:	b2d2      	uxtb	r2, r2
 8007350:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	0a19      	lsrs	r1, r3, #8
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	1c5a      	adds	r2, r3, #1
 800735a:	60fa      	str	r2, [r7, #12]
 800735c:	b2ca      	uxtb	r2, r1
 800735e:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8007360:	2300      	movs	r3, #0
 8007362:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8007364:	e00a      	b.n	800737c <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8007366:	68ba      	ldr	r2, [r7, #8]
 8007368:	1c53      	adds	r3, r2, #1
 800736a:	60bb      	str	r3, [r7, #8]
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	1c59      	adds	r1, r3, #1
 8007370:	60f9      	str	r1, [r7, #12]
 8007372:	7812      	ldrb	r2, [r2, #0]
 8007374:	701a      	strb	r2, [r3, #0]
    n++;
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	3301      	adds	r3, #1
 800737a:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800737c:	697a      	ldr	r2, [r7, #20]
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	429a      	cmp	r2, r3
 8007382:	d3f0      	bcc.n	8007366 <_EncodeStr+0x6e>
  }
  return pPayload;
 8007384:	68fb      	ldr	r3, [r7, #12]
}
 8007386:	4618      	mov	r0, r3
 8007388:	371c      	adds	r7, #28
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr

08007392 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8007392:	b480      	push	{r7}
 8007394:	b083      	sub	sp, #12
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	3304      	adds	r3, #4
}
 800739e:	4618      	mov	r0, r3
 80073a0:	370c      	adds	r7, #12
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr
	...

080073ac <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b082      	sub	sp, #8
 80073b0:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80073b2:	4b33      	ldr	r3, [pc, #204]	; (8007480 <_HandleIncomingPacket+0xd4>)
 80073b4:	7e1b      	ldrb	r3, [r3, #24]
 80073b6:	4618      	mov	r0, r3
 80073b8:	1cfb      	adds	r3, r7, #3
 80073ba:	2201      	movs	r2, #1
 80073bc:	4619      	mov	r1, r3
 80073be:	f7ff fe21 	bl	8007004 <SEGGER_RTT_ReadNoLock>
 80073c2:	4603      	mov	r3, r0
 80073c4:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	dd4d      	ble.n	8007468 <_HandleIncomingPacket+0xbc>
    switch (Cmd) {
 80073cc:	78fb      	ldrb	r3, [r7, #3]
 80073ce:	2b05      	cmp	r3, #5
 80073d0:	d022      	beq.n	8007418 <_HandleIncomingPacket+0x6c>
 80073d2:	2b05      	cmp	r3, #5
 80073d4:	dc0b      	bgt.n	80073ee <_HandleIncomingPacket+0x42>
 80073d6:	2b02      	cmp	r3, #2
 80073d8:	d015      	beq.n	8007406 <_HandleIncomingPacket+0x5a>
 80073da:	2b02      	cmp	r3, #2
 80073dc:	dc02      	bgt.n	80073e4 <_HandleIncomingPacket+0x38>
 80073de:	2b01      	cmp	r3, #1
 80073e0:	d00e      	beq.n	8007400 <_HandleIncomingPacket+0x54>
 80073e2:	e034      	b.n	800744e <_HandleIncomingPacket+0xa2>
 80073e4:	2b03      	cmp	r3, #3
 80073e6:	d011      	beq.n	800740c <_HandleIncomingPacket+0x60>
 80073e8:	2b04      	cmp	r3, #4
 80073ea:	d012      	beq.n	8007412 <_HandleIncomingPacket+0x66>
 80073ec:	e02f      	b.n	800744e <_HandleIncomingPacket+0xa2>
 80073ee:	2b07      	cmp	r3, #7
 80073f0:	d018      	beq.n	8007424 <_HandleIncomingPacket+0x78>
 80073f2:	2b07      	cmp	r3, #7
 80073f4:	db13      	blt.n	800741e <_HandleIncomingPacket+0x72>
 80073f6:	2b7f      	cmp	r3, #127	; 0x7f
 80073f8:	d038      	beq.n	800746c <_HandleIncomingPacket+0xc0>
 80073fa:	2b80      	cmp	r3, #128	; 0x80
 80073fc:	d015      	beq.n	800742a <_HandleIncomingPacket+0x7e>
 80073fe:	e026      	b.n	800744e <_HandleIncomingPacket+0xa2>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8007400:	f000 fc56 	bl	8007cb0 <SEGGER_SYSVIEW_Start>
      break;
 8007404:	e037      	b.n	8007476 <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8007406:	f000 fd0d 	bl	8007e24 <SEGGER_SYSVIEW_Stop>
      break;
 800740a:	e034      	b.n	8007476 <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800740c:	f000 fee6 	bl	80081dc <SEGGER_SYSVIEW_RecordSystime>
      break;
 8007410:	e031      	b.n	8007476 <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8007412:	f000 feab 	bl	800816c <SEGGER_SYSVIEW_SendTaskList>
      break;
 8007416:	e02e      	b.n	8007476 <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8007418:	f000 fd2a 	bl	8007e70 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800741c:	e02b      	b.n	8007476 <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800741e:	f001 f977 	bl	8008710 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8007422:	e028      	b.n	8007476 <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8007424:	f001 f956 	bl	80086d4 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8007428:	e025      	b.n	8007476 <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800742a:	4b15      	ldr	r3, [pc, #84]	; (8007480 <_HandleIncomingPacket+0xd4>)
 800742c:	7e1b      	ldrb	r3, [r3, #24]
 800742e:	4618      	mov	r0, r3
 8007430:	1cfb      	adds	r3, r7, #3
 8007432:	2201      	movs	r2, #1
 8007434:	4619      	mov	r1, r3
 8007436:	f7ff fde5 	bl	8007004 <SEGGER_RTT_ReadNoLock>
 800743a:	4603      	mov	r3, r0
 800743c:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2b00      	cmp	r3, #0
 8007442:	dd15      	ble.n	8007470 <_HandleIncomingPacket+0xc4>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8007444:	78fb      	ldrb	r3, [r7, #3]
 8007446:	4618      	mov	r0, r3
 8007448:	f001 f8c4 	bl	80085d4 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800744c:	e010      	b.n	8007470 <_HandleIncomingPacket+0xc4>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800744e:	78fb      	ldrb	r3, [r7, #3]
 8007450:	b25b      	sxtb	r3, r3
 8007452:	2b00      	cmp	r3, #0
 8007454:	da0e      	bge.n	8007474 <_HandleIncomingPacket+0xc8>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007456:	4b0a      	ldr	r3, [pc, #40]	; (8007480 <_HandleIncomingPacket+0xd4>)
 8007458:	7e1b      	ldrb	r3, [r3, #24]
 800745a:	4618      	mov	r0, r3
 800745c:	1cfb      	adds	r3, r7, #3
 800745e:	2201      	movs	r2, #1
 8007460:	4619      	mov	r1, r3
 8007462:	f7ff fdcf 	bl	8007004 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8007466:	e005      	b.n	8007474 <_HandleIncomingPacket+0xc8>
    }
  }
 8007468:	bf00      	nop
 800746a:	e004      	b.n	8007476 <_HandleIncomingPacket+0xca>
      break;
 800746c:	bf00      	nop
 800746e:	e002      	b.n	8007476 <_HandleIncomingPacket+0xca>
      break;
 8007470:	bf00      	nop
 8007472:	e000      	b.n	8007476 <_HandleIncomingPacket+0xca>
      break;
 8007474:	bf00      	nop
}
 8007476:	bf00      	nop
 8007478:	3708      	adds	r7, #8
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}
 800747e:	bf00      	nop
 8007480:	20014370 	.word	0x20014370

08007484 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8007484:	b580      	push	{r7, lr}
 8007486:	b08c      	sub	sp, #48	; 0x30
 8007488:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800748a:	2301      	movs	r3, #1
 800748c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800748e:	1d3b      	adds	r3, r7, #4
 8007490:	3301      	adds	r3, #1
 8007492:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8007494:	69fb      	ldr	r3, [r7, #28]
 8007496:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007498:	4b31      	ldr	r3, [pc, #196]	; (8007560 <_TrySendOverflowPacket+0xdc>)
 800749a:	695b      	ldr	r3, [r3, #20]
 800749c:	62bb      	str	r3, [r7, #40]	; 0x28
 800749e:	e00b      	b.n	80074b8 <_TrySendOverflowPacket+0x34>
 80074a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074a2:	b2da      	uxtb	r2, r3
 80074a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074a6:	1c59      	adds	r1, r3, #1
 80074a8:	62f9      	str	r1, [r7, #44]	; 0x2c
 80074aa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80074ae:	b2d2      	uxtb	r2, r2
 80074b0:	701a      	strb	r2, [r3, #0]
 80074b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b4:	09db      	lsrs	r3, r3, #7
 80074b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80074b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ba:	2b7f      	cmp	r3, #127	; 0x7f
 80074bc:	d8f0      	bhi.n	80074a0 <_TrySendOverflowPacket+0x1c>
 80074be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074c0:	1c5a      	adds	r2, r3, #1
 80074c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80074c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80074c6:	b2d2      	uxtb	r2, r2
 80074c8:	701a      	strb	r2, [r3, #0]
 80074ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074cc:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80074ce:	4b25      	ldr	r3, [pc, #148]	; (8007564 <_TrySendOverflowPacket+0xe0>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80074d4:	4b22      	ldr	r3, [pc, #136]	; (8007560 <_TrySendOverflowPacket+0xdc>)
 80074d6:	68db      	ldr	r3, [r3, #12]
 80074d8:	69ba      	ldr	r2, [r7, #24]
 80074da:	1ad3      	subs	r3, r2, r3
 80074dc:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80074de:	69fb      	ldr	r3, [r7, #28]
 80074e0:	627b      	str	r3, [r7, #36]	; 0x24
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	623b      	str	r3, [r7, #32]
 80074e6:	e00b      	b.n	8007500 <_TrySendOverflowPacket+0x7c>
 80074e8:	6a3b      	ldr	r3, [r7, #32]
 80074ea:	b2da      	uxtb	r2, r3
 80074ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ee:	1c59      	adds	r1, r3, #1
 80074f0:	6279      	str	r1, [r7, #36]	; 0x24
 80074f2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80074f6:	b2d2      	uxtb	r2, r2
 80074f8:	701a      	strb	r2, [r3, #0]
 80074fa:	6a3b      	ldr	r3, [r7, #32]
 80074fc:	09db      	lsrs	r3, r3, #7
 80074fe:	623b      	str	r3, [r7, #32]
 8007500:	6a3b      	ldr	r3, [r7, #32]
 8007502:	2b7f      	cmp	r3, #127	; 0x7f
 8007504:	d8f0      	bhi.n	80074e8 <_TrySendOverflowPacket+0x64>
 8007506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007508:	1c5a      	adds	r2, r3, #1
 800750a:	627a      	str	r2, [r7, #36]	; 0x24
 800750c:	6a3a      	ldr	r2, [r7, #32]
 800750e:	b2d2      	uxtb	r2, r2
 8007510:	701a      	strb	r2, [r3, #0]
 8007512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007514:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8007516:	4b12      	ldr	r3, [pc, #72]	; (8007560 <_TrySendOverflowPacket+0xdc>)
 8007518:	785b      	ldrb	r3, [r3, #1]
 800751a:	4618      	mov	r0, r3
 800751c:	69fa      	ldr	r2, [r7, #28]
 800751e:	1d3b      	adds	r3, r7, #4
 8007520:	1ad3      	subs	r3, r2, r3
 8007522:	461a      	mov	r2, r3
 8007524:	1d3b      	adds	r3, r7, #4
 8007526:	4619      	mov	r1, r3
 8007528:	f7f8 fe52 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800752c:	4603      	mov	r3, r0
 800752e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d009      	beq.n	800754a <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8007536:	4a0a      	ldr	r2, [pc, #40]	; (8007560 <_TrySendOverflowPacket+0xdc>)
 8007538:	69bb      	ldr	r3, [r7, #24]
 800753a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800753c:	4b08      	ldr	r3, [pc, #32]	; (8007560 <_TrySendOverflowPacket+0xdc>)
 800753e:	781b      	ldrb	r3, [r3, #0]
 8007540:	3b01      	subs	r3, #1
 8007542:	b2da      	uxtb	r2, r3
 8007544:	4b06      	ldr	r3, [pc, #24]	; (8007560 <_TrySendOverflowPacket+0xdc>)
 8007546:	701a      	strb	r2, [r3, #0]
 8007548:	e004      	b.n	8007554 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800754a:	4b05      	ldr	r3, [pc, #20]	; (8007560 <_TrySendOverflowPacket+0xdc>)
 800754c:	695b      	ldr	r3, [r3, #20]
 800754e:	3301      	adds	r3, #1
 8007550:	4a03      	ldr	r2, [pc, #12]	; (8007560 <_TrySendOverflowPacket+0xdc>)
 8007552:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8007554:	693b      	ldr	r3, [r7, #16]
}
 8007556:	4618      	mov	r0, r3
 8007558:	3730      	adds	r7, #48	; 0x30
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	20014370 	.word	0x20014370
 8007564:	e0001004 	.word	0xe0001004

08007568 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8007568:	b580      	push	{r7, lr}
 800756a:	b08a      	sub	sp, #40	; 0x28
 800756c:	af00      	add	r7, sp, #0
 800756e:	60f8      	str	r0, [r7, #12]
 8007570:	60b9      	str	r1, [r7, #8]
 8007572:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8007574:	4b6c      	ldr	r3, [pc, #432]	; (8007728 <_SendPacket+0x1c0>)
 8007576:	781b      	ldrb	r3, [r3, #0]
 8007578:	2b01      	cmp	r3, #1
 800757a:	d010      	beq.n	800759e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800757c:	4b6a      	ldr	r3, [pc, #424]	; (8007728 <_SendPacket+0x1c0>)
 800757e:	781b      	ldrb	r3, [r3, #0]
 8007580:	2b00      	cmp	r3, #0
 8007582:	f000 80a3 	beq.w	80076cc <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8007586:	4b68      	ldr	r3, [pc, #416]	; (8007728 <_SendPacket+0x1c0>)
 8007588:	781b      	ldrb	r3, [r3, #0]
 800758a:	2b02      	cmp	r3, #2
 800758c:	d109      	bne.n	80075a2 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800758e:	f7ff ff79 	bl	8007484 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8007592:	4b65      	ldr	r3, [pc, #404]	; (8007728 <_SendPacket+0x1c0>)
 8007594:	781b      	ldrb	r3, [r3, #0]
 8007596:	2b01      	cmp	r3, #1
 8007598:	f040 809a 	bne.w	80076d0 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 800759c:	e001      	b.n	80075a2 <_SendPacket+0x3a>
    goto Send;
 800759e:	bf00      	nop
 80075a0:	e000      	b.n	80075a4 <_SendPacket+0x3c>
Send:
 80075a2:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2b1f      	cmp	r3, #31
 80075a8:	d809      	bhi.n	80075be <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80075aa:	4b5f      	ldr	r3, [pc, #380]	; (8007728 <_SendPacket+0x1c0>)
 80075ac:	69da      	ldr	r2, [r3, #28]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	fa22 f303 	lsr.w	r3, r2, r3
 80075b4:	f003 0301 	and.w	r3, r3, #1
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	f040 808b 	bne.w	80076d4 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2b17      	cmp	r3, #23
 80075c2:	d807      	bhi.n	80075d4 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	3b01      	subs	r3, #1
 80075c8:	60fb      	str	r3, [r7, #12]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	b2da      	uxtb	r2, r3
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	701a      	strb	r2, [r3, #0]
 80075d2:	e03d      	b.n	8007650 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 80075d4:	68ba      	ldr	r2, [r7, #8]
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	1ad3      	subs	r3, r2, r3
 80075da:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 80075dc:	69fb      	ldr	r3, [r7, #28]
 80075de:	2b7f      	cmp	r3, #127	; 0x7f
 80075e0:	d912      	bls.n	8007608 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 80075e2:	69fb      	ldr	r3, [r7, #28]
 80075e4:	09da      	lsrs	r2, r3, #7
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	3b01      	subs	r3, #1
 80075ea:	60fb      	str	r3, [r7, #12]
 80075ec:	b2d2      	uxtb	r2, r2
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 80075f2:	69fb      	ldr	r3, [r7, #28]
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	68fa      	ldr	r2, [r7, #12]
 80075f8:	3a01      	subs	r2, #1
 80075fa:	60fa      	str	r2, [r7, #12]
 80075fc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007600:	b2da      	uxtb	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	701a      	strb	r2, [r3, #0]
 8007606:	e006      	b.n	8007616 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	3b01      	subs	r3, #1
 800760c:	60fb      	str	r3, [r7, #12]
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	b2da      	uxtb	r2, r3
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2b7f      	cmp	r3, #127	; 0x7f
 800761a:	d912      	bls.n	8007642 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	09da      	lsrs	r2, r3, #7
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	3b01      	subs	r3, #1
 8007624:	60fb      	str	r3, [r7, #12]
 8007626:	b2d2      	uxtb	r2, r2
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	b2db      	uxtb	r3, r3
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	3a01      	subs	r2, #1
 8007634:	60fa      	str	r2, [r7, #12]
 8007636:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800763a:	b2da      	uxtb	r2, r3
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	701a      	strb	r2, [r3, #0]
 8007640:	e006      	b.n	8007650 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	3b01      	subs	r3, #1
 8007646:	60fb      	str	r3, [r7, #12]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	b2da      	uxtb	r2, r3
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8007650:	4b36      	ldr	r3, [pc, #216]	; (800772c <_SendPacket+0x1c4>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8007656:	4b34      	ldr	r3, [pc, #208]	; (8007728 <_SendPacket+0x1c0>)
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	69ba      	ldr	r2, [r7, #24]
 800765c:	1ad3      	subs	r3, r2, r3
 800765e:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	627b      	str	r3, [r7, #36]	; 0x24
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	623b      	str	r3, [r7, #32]
 8007668:	e00b      	b.n	8007682 <_SendPacket+0x11a>
 800766a:	6a3b      	ldr	r3, [r7, #32]
 800766c:	b2da      	uxtb	r2, r3
 800766e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007670:	1c59      	adds	r1, r3, #1
 8007672:	6279      	str	r1, [r7, #36]	; 0x24
 8007674:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007678:	b2d2      	uxtb	r2, r2
 800767a:	701a      	strb	r2, [r3, #0]
 800767c:	6a3b      	ldr	r3, [r7, #32]
 800767e:	09db      	lsrs	r3, r3, #7
 8007680:	623b      	str	r3, [r7, #32]
 8007682:	6a3b      	ldr	r3, [r7, #32]
 8007684:	2b7f      	cmp	r3, #127	; 0x7f
 8007686:	d8f0      	bhi.n	800766a <_SendPacket+0x102>
 8007688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800768a:	1c5a      	adds	r2, r3, #1
 800768c:	627a      	str	r2, [r7, #36]	; 0x24
 800768e:	6a3a      	ldr	r2, [r7, #32]
 8007690:	b2d2      	uxtb	r2, r2
 8007692:	701a      	strb	r2, [r3, #0]
 8007694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007696:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8007698:	4b23      	ldr	r3, [pc, #140]	; (8007728 <_SendPacket+0x1c0>)
 800769a:	785b      	ldrb	r3, [r3, #1]
 800769c:	4618      	mov	r0, r3
 800769e:	68ba      	ldr	r2, [r7, #8]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	1ad3      	subs	r3, r2, r3
 80076a4:	461a      	mov	r2, r3
 80076a6:	68f9      	ldr	r1, [r7, #12]
 80076a8:	f7f8 fd92 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80076ac:	4603      	mov	r3, r0
 80076ae:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d003      	beq.n	80076be <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80076b6:	4a1c      	ldr	r2, [pc, #112]	; (8007728 <_SendPacket+0x1c0>)
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	60d3      	str	r3, [r2, #12]
 80076bc:	e00b      	b.n	80076d6 <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80076be:	4b1a      	ldr	r3, [pc, #104]	; (8007728 <_SendPacket+0x1c0>)
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	3301      	adds	r3, #1
 80076c4:	b2da      	uxtb	r2, r3
 80076c6:	4b18      	ldr	r3, [pc, #96]	; (8007728 <_SendPacket+0x1c0>)
 80076c8:	701a      	strb	r2, [r3, #0]
 80076ca:	e004      	b.n	80076d6 <_SendPacket+0x16e>
    goto SendDone;
 80076cc:	bf00      	nop
 80076ce:	e002      	b.n	80076d6 <_SendPacket+0x16e>
      goto SendDone;
 80076d0:	bf00      	nop
 80076d2:	e000      	b.n	80076d6 <_SendPacket+0x16e>
      goto SendDone;
 80076d4:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80076d6:	4b14      	ldr	r3, [pc, #80]	; (8007728 <_SendPacket+0x1c0>)
 80076d8:	7e1b      	ldrb	r3, [r3, #24]
 80076da:	4619      	mov	r1, r3
 80076dc:	4a14      	ldr	r2, [pc, #80]	; (8007730 <_SendPacket+0x1c8>)
 80076de:	460b      	mov	r3, r1
 80076e0:	005b      	lsls	r3, r3, #1
 80076e2:	440b      	add	r3, r1
 80076e4:	00db      	lsls	r3, r3, #3
 80076e6:	4413      	add	r3, r2
 80076e8:	336c      	adds	r3, #108	; 0x6c
 80076ea:	681a      	ldr	r2, [r3, #0]
 80076ec:	4b0e      	ldr	r3, [pc, #56]	; (8007728 <_SendPacket+0x1c0>)
 80076ee:	7e1b      	ldrb	r3, [r3, #24]
 80076f0:	4618      	mov	r0, r3
 80076f2:	490f      	ldr	r1, [pc, #60]	; (8007730 <_SendPacket+0x1c8>)
 80076f4:	4603      	mov	r3, r0
 80076f6:	005b      	lsls	r3, r3, #1
 80076f8:	4403      	add	r3, r0
 80076fa:	00db      	lsls	r3, r3, #3
 80076fc:	440b      	add	r3, r1
 80076fe:	3370      	adds	r3, #112	; 0x70
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	429a      	cmp	r2, r3
 8007704:	d00b      	beq.n	800771e <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8007706:	4b08      	ldr	r3, [pc, #32]	; (8007728 <_SendPacket+0x1c0>)
 8007708:	789b      	ldrb	r3, [r3, #2]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d107      	bne.n	800771e <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800770e:	4b06      	ldr	r3, [pc, #24]	; (8007728 <_SendPacket+0x1c0>)
 8007710:	2201      	movs	r2, #1
 8007712:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8007714:	f7ff fe4a 	bl	80073ac <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8007718:	4b03      	ldr	r3, [pc, #12]	; (8007728 <_SendPacket+0x1c0>)
 800771a:	2200      	movs	r2, #0
 800771c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800771e:	bf00      	nop
 8007720:	3728      	adds	r7, #40	; 0x28
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	20014370 	.word	0x20014370
 800772c:	e0001004 	.word	0xe0001004
 8007730:	200145cc 	.word	0x200145cc

08007734 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8007734:	b580      	push	{r7, lr}
 8007736:	b086      	sub	sp, #24
 8007738:	af02      	add	r7, sp, #8
 800773a:	60f8      	str	r0, [r7, #12]
 800773c:	60b9      	str	r1, [r7, #8]
 800773e:	607a      	str	r2, [r7, #4]
 8007740:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007742:	2300      	movs	r3, #0
 8007744:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007748:	4917      	ldr	r1, [pc, #92]	; (80077a8 <SEGGER_SYSVIEW_Init+0x74>)
 800774a:	4818      	ldr	r0, [pc, #96]	; (80077ac <SEGGER_SYSVIEW_Init+0x78>)
 800774c:	f7ff fce0 	bl	8007110 <SEGGER_RTT_AllocUpBuffer>
 8007750:	4603      	mov	r3, r0
 8007752:	b2da      	uxtb	r2, r3
 8007754:	4b16      	ldr	r3, [pc, #88]	; (80077b0 <SEGGER_SYSVIEW_Init+0x7c>)
 8007756:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8007758:	4b15      	ldr	r3, [pc, #84]	; (80077b0 <SEGGER_SYSVIEW_Init+0x7c>)
 800775a:	785a      	ldrb	r2, [r3, #1]
 800775c:	4b14      	ldr	r3, [pc, #80]	; (80077b0 <SEGGER_SYSVIEW_Init+0x7c>)
 800775e:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8007760:	4b13      	ldr	r3, [pc, #76]	; (80077b0 <SEGGER_SYSVIEW_Init+0x7c>)
 8007762:	7e1b      	ldrb	r3, [r3, #24]
 8007764:	4618      	mov	r0, r3
 8007766:	2300      	movs	r3, #0
 8007768:	9300      	str	r3, [sp, #0]
 800776a:	2308      	movs	r3, #8
 800776c:	4a11      	ldr	r2, [pc, #68]	; (80077b4 <SEGGER_SYSVIEW_Init+0x80>)
 800776e:	490f      	ldr	r1, [pc, #60]	; (80077ac <SEGGER_SYSVIEW_Init+0x78>)
 8007770:	f7ff fd52 	bl	8007218 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8007774:	4b0e      	ldr	r3, [pc, #56]	; (80077b0 <SEGGER_SYSVIEW_Init+0x7c>)
 8007776:	2200      	movs	r2, #0
 8007778:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800777a:	4b0f      	ldr	r3, [pc, #60]	; (80077b8 <SEGGER_SYSVIEW_Init+0x84>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a0c      	ldr	r2, [pc, #48]	; (80077b0 <SEGGER_SYSVIEW_Init+0x7c>)
 8007780:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8007782:	4a0b      	ldr	r2, [pc, #44]	; (80077b0 <SEGGER_SYSVIEW_Init+0x7c>)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8007788:	4a09      	ldr	r2, [pc, #36]	; (80077b0 <SEGGER_SYSVIEW_Init+0x7c>)
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800778e:	4a08      	ldr	r2, [pc, #32]	; (80077b0 <SEGGER_SYSVIEW_Init+0x7c>)
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8007794:	4a06      	ldr	r2, [pc, #24]	; (80077b0 <SEGGER_SYSVIEW_Init+0x7c>)
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800779a:	4b05      	ldr	r3, [pc, #20]	; (80077b0 <SEGGER_SYSVIEW_Init+0x7c>)
 800779c:	2200      	movs	r2, #0
 800779e:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80077a0:	bf00      	nop
 80077a2:	3710      	adds	r7, #16
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}
 80077a8:	20013368 	.word	0x20013368
 80077ac:	08009490 	.word	0x08009490
 80077b0:	20014370 	.word	0x20014370
 80077b4:	20014368 	.word	0x20014368
 80077b8:	e0001004 	.word	0xe0001004

080077bc <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80077bc:	b480      	push	{r7}
 80077be:	b083      	sub	sp, #12
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80077c4:	4a04      	ldr	r2, [pc, #16]	; (80077d8 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6113      	str	r3, [r2, #16]
}
 80077ca:	bf00      	nop
 80077cc:	370c      	adds	r7, #12
 80077ce:	46bd      	mov	sp, r7
 80077d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d4:	4770      	bx	lr
 80077d6:	bf00      	nop
 80077d8:	20014370 	.word	0x20014370

080077dc <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80077dc:	b580      	push	{r7, lr}
 80077de:	b084      	sub	sp, #16
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80077e4:	f3ef 8311 	mrs	r3, BASEPRI
 80077e8:	f04f 0120 	mov.w	r1, #32
 80077ec:	f381 8811 	msr	BASEPRI, r1
 80077f0:	60fb      	str	r3, [r7, #12]
 80077f2:	4808      	ldr	r0, [pc, #32]	; (8007814 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80077f4:	f7ff fdcd 	bl	8007392 <_PreparePacket>
 80077f8:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80077fa:	687a      	ldr	r2, [r7, #4]
 80077fc:	68b9      	ldr	r1, [r7, #8]
 80077fe:	68b8      	ldr	r0, [r7, #8]
 8007800:	f7ff feb2 	bl	8007568 <_SendPacket>
  RECORD_END();
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f383 8811 	msr	BASEPRI, r3
}
 800780a:	bf00      	nop
 800780c:	3710      	adds	r7, #16
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}
 8007812:	bf00      	nop
 8007814:	200143a0 	.word	0x200143a0

08007818 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8007818:	b580      	push	{r7, lr}
 800781a:	b088      	sub	sp, #32
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
 8007820:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007822:	f3ef 8311 	mrs	r3, BASEPRI
 8007826:	f04f 0120 	mov.w	r1, #32
 800782a:	f381 8811 	msr	BASEPRI, r1
 800782e:	617b      	str	r3, [r7, #20]
 8007830:	4816      	ldr	r0, [pc, #88]	; (800788c <SEGGER_SYSVIEW_RecordU32+0x74>)
 8007832:	f7ff fdae 	bl	8007392 <_PreparePacket>
 8007836:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	61fb      	str	r3, [r7, #28]
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	61bb      	str	r3, [r7, #24]
 8007844:	e00b      	b.n	800785e <SEGGER_SYSVIEW_RecordU32+0x46>
 8007846:	69bb      	ldr	r3, [r7, #24]
 8007848:	b2da      	uxtb	r2, r3
 800784a:	69fb      	ldr	r3, [r7, #28]
 800784c:	1c59      	adds	r1, r3, #1
 800784e:	61f9      	str	r1, [r7, #28]
 8007850:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007854:	b2d2      	uxtb	r2, r2
 8007856:	701a      	strb	r2, [r3, #0]
 8007858:	69bb      	ldr	r3, [r7, #24]
 800785a:	09db      	lsrs	r3, r3, #7
 800785c:	61bb      	str	r3, [r7, #24]
 800785e:	69bb      	ldr	r3, [r7, #24]
 8007860:	2b7f      	cmp	r3, #127	; 0x7f
 8007862:	d8f0      	bhi.n	8007846 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	1c5a      	adds	r2, r3, #1
 8007868:	61fa      	str	r2, [r7, #28]
 800786a:	69ba      	ldr	r2, [r7, #24]
 800786c:	b2d2      	uxtb	r2, r2
 800786e:	701a      	strb	r2, [r3, #0]
 8007870:	69fb      	ldr	r3, [r7, #28]
 8007872:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8007874:	687a      	ldr	r2, [r7, #4]
 8007876:	68f9      	ldr	r1, [r7, #12]
 8007878:	6938      	ldr	r0, [r7, #16]
 800787a:	f7ff fe75 	bl	8007568 <_SendPacket>
  RECORD_END();
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	f383 8811 	msr	BASEPRI, r3
}
 8007884:	bf00      	nop
 8007886:	3720      	adds	r7, #32
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}
 800788c:	200143a0 	.word	0x200143a0

08007890 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8007890:	b580      	push	{r7, lr}
 8007892:	b08c      	sub	sp, #48	; 0x30
 8007894:	af00      	add	r7, sp, #0
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800789c:	f3ef 8311 	mrs	r3, BASEPRI
 80078a0:	f04f 0120 	mov.w	r1, #32
 80078a4:	f381 8811 	msr	BASEPRI, r1
 80078a8:	61fb      	str	r3, [r7, #28]
 80078aa:	4825      	ldr	r0, [pc, #148]	; (8007940 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80078ac:	f7ff fd71 	bl	8007392 <_PreparePacket>
 80078b0:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80078b2:	69bb      	ldr	r3, [r7, #24]
 80078b4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80078be:	e00b      	b.n	80078d8 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80078c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078c2:	b2da      	uxtb	r2, r3
 80078c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078c6:	1c59      	adds	r1, r3, #1
 80078c8:	62f9      	str	r1, [r7, #44]	; 0x2c
 80078ca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80078ce:	b2d2      	uxtb	r2, r2
 80078d0:	701a      	strb	r2, [r3, #0]
 80078d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d4:	09db      	lsrs	r3, r3, #7
 80078d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80078d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078da:	2b7f      	cmp	r3, #127	; 0x7f
 80078dc:	d8f0      	bhi.n	80078c0 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80078de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078e0:	1c5a      	adds	r2, r3, #1
 80078e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80078e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80078e6:	b2d2      	uxtb	r2, r2
 80078e8:	701a      	strb	r2, [r3, #0]
 80078ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078ec:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	627b      	str	r3, [r7, #36]	; 0x24
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	623b      	str	r3, [r7, #32]
 80078f6:	e00b      	b.n	8007910 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80078f8:	6a3b      	ldr	r3, [r7, #32]
 80078fa:	b2da      	uxtb	r2, r3
 80078fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078fe:	1c59      	adds	r1, r3, #1
 8007900:	6279      	str	r1, [r7, #36]	; 0x24
 8007902:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007906:	b2d2      	uxtb	r2, r2
 8007908:	701a      	strb	r2, [r3, #0]
 800790a:	6a3b      	ldr	r3, [r7, #32]
 800790c:	09db      	lsrs	r3, r3, #7
 800790e:	623b      	str	r3, [r7, #32]
 8007910:	6a3b      	ldr	r3, [r7, #32]
 8007912:	2b7f      	cmp	r3, #127	; 0x7f
 8007914:	d8f0      	bhi.n	80078f8 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8007916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007918:	1c5a      	adds	r2, r3, #1
 800791a:	627a      	str	r2, [r7, #36]	; 0x24
 800791c:	6a3a      	ldr	r2, [r7, #32]
 800791e:	b2d2      	uxtb	r2, r2
 8007920:	701a      	strb	r2, [r3, #0]
 8007922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007924:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8007926:	68fa      	ldr	r2, [r7, #12]
 8007928:	6979      	ldr	r1, [r7, #20]
 800792a:	69b8      	ldr	r0, [r7, #24]
 800792c:	f7ff fe1c 	bl	8007568 <_SendPacket>
  RECORD_END();
 8007930:	69fb      	ldr	r3, [r7, #28]
 8007932:	f383 8811 	msr	BASEPRI, r3
}
 8007936:	bf00      	nop
 8007938:	3730      	adds	r7, #48	; 0x30
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}
 800793e:	bf00      	nop
 8007940:	200143a0 	.word	0x200143a0

08007944 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8007944:	b580      	push	{r7, lr}
 8007946:	b08e      	sub	sp, #56	; 0x38
 8007948:	af00      	add	r7, sp, #0
 800794a:	60f8      	str	r0, [r7, #12]
 800794c:	60b9      	str	r1, [r7, #8]
 800794e:	607a      	str	r2, [r7, #4]
 8007950:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8007952:	f3ef 8311 	mrs	r3, BASEPRI
 8007956:	f04f 0120 	mov.w	r1, #32
 800795a:	f381 8811 	msr	BASEPRI, r1
 800795e:	61fb      	str	r3, [r7, #28]
 8007960:	4832      	ldr	r0, [pc, #200]	; (8007a2c <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8007962:	f7ff fd16 	bl	8007392 <_PreparePacket>
 8007966:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8007968:	69bb      	ldr	r3, [r7, #24]
 800796a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	637b      	str	r3, [r7, #52]	; 0x34
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	633b      	str	r3, [r7, #48]	; 0x30
 8007974:	e00b      	b.n	800798e <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8007976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007978:	b2da      	uxtb	r2, r3
 800797a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800797c:	1c59      	adds	r1, r3, #1
 800797e:	6379      	str	r1, [r7, #52]	; 0x34
 8007980:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007984:	b2d2      	uxtb	r2, r2
 8007986:	701a      	strb	r2, [r3, #0]
 8007988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800798a:	09db      	lsrs	r3, r3, #7
 800798c:	633b      	str	r3, [r7, #48]	; 0x30
 800798e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007990:	2b7f      	cmp	r3, #127	; 0x7f
 8007992:	d8f0      	bhi.n	8007976 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8007994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007996:	1c5a      	adds	r2, r3, #1
 8007998:	637a      	str	r2, [r7, #52]	; 0x34
 800799a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800799c:	b2d2      	uxtb	r2, r2
 800799e:	701a      	strb	r2, [r3, #0]
 80079a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079a2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80079ac:	e00b      	b.n	80079c6 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80079ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b0:	b2da      	uxtb	r2, r3
 80079b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079b4:	1c59      	adds	r1, r3, #1
 80079b6:	62f9      	str	r1, [r7, #44]	; 0x2c
 80079b8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80079bc:	b2d2      	uxtb	r2, r2
 80079be:	701a      	strb	r2, [r3, #0]
 80079c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079c2:	09db      	lsrs	r3, r3, #7
 80079c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80079c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079c8:	2b7f      	cmp	r3, #127	; 0x7f
 80079ca:	d8f0      	bhi.n	80079ae <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 80079cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079ce:	1c5a      	adds	r2, r3, #1
 80079d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80079d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80079d4:	b2d2      	uxtb	r2, r2
 80079d6:	701a      	strb	r2, [r3, #0]
 80079d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079da:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	627b      	str	r3, [r7, #36]	; 0x24
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	623b      	str	r3, [r7, #32]
 80079e4:	e00b      	b.n	80079fe <SEGGER_SYSVIEW_RecordU32x3+0xba>
 80079e6:	6a3b      	ldr	r3, [r7, #32]
 80079e8:	b2da      	uxtb	r2, r3
 80079ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ec:	1c59      	adds	r1, r3, #1
 80079ee:	6279      	str	r1, [r7, #36]	; 0x24
 80079f0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80079f4:	b2d2      	uxtb	r2, r2
 80079f6:	701a      	strb	r2, [r3, #0]
 80079f8:	6a3b      	ldr	r3, [r7, #32]
 80079fa:	09db      	lsrs	r3, r3, #7
 80079fc:	623b      	str	r3, [r7, #32]
 80079fe:	6a3b      	ldr	r3, [r7, #32]
 8007a00:	2b7f      	cmp	r3, #127	; 0x7f
 8007a02:	d8f0      	bhi.n	80079e6 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8007a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a06:	1c5a      	adds	r2, r3, #1
 8007a08:	627a      	str	r2, [r7, #36]	; 0x24
 8007a0a:	6a3a      	ldr	r2, [r7, #32]
 8007a0c:	b2d2      	uxtb	r2, r2
 8007a0e:	701a      	strb	r2, [r3, #0]
 8007a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a12:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8007a14:	68fa      	ldr	r2, [r7, #12]
 8007a16:	6979      	ldr	r1, [r7, #20]
 8007a18:	69b8      	ldr	r0, [r7, #24]
 8007a1a:	f7ff fda5 	bl	8007568 <_SendPacket>
  RECORD_END();
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	f383 8811 	msr	BASEPRI, r3
}
 8007a24:	bf00      	nop
 8007a26:	3738      	adds	r7, #56	; 0x38
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}
 8007a2c:	200143a0 	.word	0x200143a0

08007a30 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b090      	sub	sp, #64	; 0x40
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	60f8      	str	r0, [r7, #12]
 8007a38:	60b9      	str	r1, [r7, #8]
 8007a3a:	607a      	str	r2, [r7, #4]
 8007a3c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8007a3e:	f3ef 8311 	mrs	r3, BASEPRI
 8007a42:	f04f 0120 	mov.w	r1, #32
 8007a46:	f381 8811 	msr	BASEPRI, r1
 8007a4a:	61fb      	str	r3, [r7, #28]
 8007a4c:	4840      	ldr	r0, [pc, #256]	; (8007b50 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8007a4e:	f7ff fca0 	bl	8007392 <_PreparePacket>
 8007a52:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007a60:	e00b      	b.n	8007a7a <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8007a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a64:	b2da      	uxtb	r2, r3
 8007a66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a68:	1c59      	adds	r1, r3, #1
 8007a6a:	63f9      	str	r1, [r7, #60]	; 0x3c
 8007a6c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007a70:	b2d2      	uxtb	r2, r2
 8007a72:	701a      	strb	r2, [r3, #0]
 8007a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a76:	09db      	lsrs	r3, r3, #7
 8007a78:	63bb      	str	r3, [r7, #56]	; 0x38
 8007a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a7c:	2b7f      	cmp	r3, #127	; 0x7f
 8007a7e:	d8f0      	bhi.n	8007a62 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8007a80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a82:	1c5a      	adds	r2, r3, #1
 8007a84:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007a86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a88:	b2d2      	uxtb	r2, r2
 8007a8a:	701a      	strb	r2, [r3, #0]
 8007a8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a8e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	637b      	str	r3, [r7, #52]	; 0x34
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	633b      	str	r3, [r7, #48]	; 0x30
 8007a98:	e00b      	b.n	8007ab2 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8007a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a9c:	b2da      	uxtb	r2, r3
 8007a9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007aa0:	1c59      	adds	r1, r3, #1
 8007aa2:	6379      	str	r1, [r7, #52]	; 0x34
 8007aa4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007aa8:	b2d2      	uxtb	r2, r2
 8007aaa:	701a      	strb	r2, [r3, #0]
 8007aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aae:	09db      	lsrs	r3, r3, #7
 8007ab0:	633b      	str	r3, [r7, #48]	; 0x30
 8007ab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ab4:	2b7f      	cmp	r3, #127	; 0x7f
 8007ab6:	d8f0      	bhi.n	8007a9a <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8007ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007aba:	1c5a      	adds	r2, r3, #1
 8007abc:	637a      	str	r2, [r7, #52]	; 0x34
 8007abe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ac0:	b2d2      	uxtb	r2, r2
 8007ac2:	701a      	strb	r2, [r3, #0]
 8007ac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ac6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	62bb      	str	r3, [r7, #40]	; 0x28
 8007ad0:	e00b      	b.n	8007aea <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8007ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ad4:	b2da      	uxtb	r2, r3
 8007ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ad8:	1c59      	adds	r1, r3, #1
 8007ada:	62f9      	str	r1, [r7, #44]	; 0x2c
 8007adc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007ae0:	b2d2      	uxtb	r2, r2
 8007ae2:	701a      	strb	r2, [r3, #0]
 8007ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ae6:	09db      	lsrs	r3, r3, #7
 8007ae8:	62bb      	str	r3, [r7, #40]	; 0x28
 8007aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aec:	2b7f      	cmp	r3, #127	; 0x7f
 8007aee:	d8f0      	bhi.n	8007ad2 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8007af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007af2:	1c5a      	adds	r2, r3, #1
 8007af4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007af6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007af8:	b2d2      	uxtb	r2, r2
 8007afa:	701a      	strb	r2, [r3, #0]
 8007afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007afe:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	627b      	str	r3, [r7, #36]	; 0x24
 8007b04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b06:	623b      	str	r3, [r7, #32]
 8007b08:	e00b      	b.n	8007b22 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8007b0a:	6a3b      	ldr	r3, [r7, #32]
 8007b0c:	b2da      	uxtb	r2, r3
 8007b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b10:	1c59      	adds	r1, r3, #1
 8007b12:	6279      	str	r1, [r7, #36]	; 0x24
 8007b14:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007b18:	b2d2      	uxtb	r2, r2
 8007b1a:	701a      	strb	r2, [r3, #0]
 8007b1c:	6a3b      	ldr	r3, [r7, #32]
 8007b1e:	09db      	lsrs	r3, r3, #7
 8007b20:	623b      	str	r3, [r7, #32]
 8007b22:	6a3b      	ldr	r3, [r7, #32]
 8007b24:	2b7f      	cmp	r3, #127	; 0x7f
 8007b26:	d8f0      	bhi.n	8007b0a <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8007b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b2a:	1c5a      	adds	r2, r3, #1
 8007b2c:	627a      	str	r2, [r7, #36]	; 0x24
 8007b2e:	6a3a      	ldr	r2, [r7, #32]
 8007b30:	b2d2      	uxtb	r2, r2
 8007b32:	701a      	strb	r2, [r3, #0]
 8007b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b36:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8007b38:	68fa      	ldr	r2, [r7, #12]
 8007b3a:	6979      	ldr	r1, [r7, #20]
 8007b3c:	69b8      	ldr	r0, [r7, #24]
 8007b3e:	f7ff fd13 	bl	8007568 <_SendPacket>
  RECORD_END();
 8007b42:	69fb      	ldr	r3, [r7, #28]
 8007b44:	f383 8811 	msr	BASEPRI, r3
}
 8007b48:	bf00      	nop
 8007b4a:	3740      	adds	r7, #64	; 0x40
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd80      	pop	{r7, pc}
 8007b50:	200143a0 	.word	0x200143a0

08007b54 <SEGGER_SYSVIEW_RecordU32x5>:
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*    Para4   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x5(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3, U32 Para4) {
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b092      	sub	sp, #72	; 0x48
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	60f8      	str	r0, [r7, #12]
 8007b5c:	60b9      	str	r1, [r7, #8]
 8007b5e:	607a      	str	r2, [r7, #4]
 8007b60:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 5 * SEGGER_SYSVIEW_QUANTA_U32);
 8007b62:	f3ef 8311 	mrs	r3, BASEPRI
 8007b66:	f04f 0120 	mov.w	r1, #32
 8007b6a:	f381 8811 	msr	BASEPRI, r1
 8007b6e:	61fb      	str	r3, [r7, #28]
 8007b70:	484e      	ldr	r0, [pc, #312]	; (8007cac <SEGGER_SYSVIEW_RecordU32x5+0x158>)
 8007b72:	f7ff fc0e 	bl	8007392 <_PreparePacket>
 8007b76:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8007b78:	69bb      	ldr	r3, [r7, #24]
 8007b7a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	647b      	str	r3, [r7, #68]	; 0x44
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	643b      	str	r3, [r7, #64]	; 0x40
 8007b84:	e00b      	b.n	8007b9e <SEGGER_SYSVIEW_RecordU32x5+0x4a>
 8007b86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b88:	b2da      	uxtb	r2, r3
 8007b8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b8c:	1c59      	adds	r1, r3, #1
 8007b8e:	6479      	str	r1, [r7, #68]	; 0x44
 8007b90:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007b94:	b2d2      	uxtb	r2, r2
 8007b96:	701a      	strb	r2, [r3, #0]
 8007b98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b9a:	09db      	lsrs	r3, r3, #7
 8007b9c:	643b      	str	r3, [r7, #64]	; 0x40
 8007b9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ba0:	2b7f      	cmp	r3, #127	; 0x7f
 8007ba2:	d8f0      	bhi.n	8007b86 <SEGGER_SYSVIEW_RecordU32x5+0x32>
 8007ba4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ba6:	1c5a      	adds	r2, r3, #1
 8007ba8:	647a      	str	r2, [r7, #68]	; 0x44
 8007baa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007bac:	b2d2      	uxtb	r2, r2
 8007bae:	701a      	strb	r2, [r3, #0]
 8007bb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007bb2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	63bb      	str	r3, [r7, #56]	; 0x38
 8007bbc:	e00b      	b.n	8007bd6 <SEGGER_SYSVIEW_RecordU32x5+0x82>
 8007bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bc0:	b2da      	uxtb	r2, r3
 8007bc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bc4:	1c59      	adds	r1, r3, #1
 8007bc6:	63f9      	str	r1, [r7, #60]	; 0x3c
 8007bc8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007bcc:	b2d2      	uxtb	r2, r2
 8007bce:	701a      	strb	r2, [r3, #0]
 8007bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bd2:	09db      	lsrs	r3, r3, #7
 8007bd4:	63bb      	str	r3, [r7, #56]	; 0x38
 8007bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bd8:	2b7f      	cmp	r3, #127	; 0x7f
 8007bda:	d8f0      	bhi.n	8007bbe <SEGGER_SYSVIEW_RecordU32x5+0x6a>
 8007bdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bde:	1c5a      	adds	r2, r3, #1
 8007be0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007be2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007be4:	b2d2      	uxtb	r2, r2
 8007be6:	701a      	strb	r2, [r3, #0]
 8007be8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bea:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8007bec:	697b      	ldr	r3, [r7, #20]
 8007bee:	637b      	str	r3, [r7, #52]	; 0x34
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	633b      	str	r3, [r7, #48]	; 0x30
 8007bf4:	e00b      	b.n	8007c0e <SEGGER_SYSVIEW_RecordU32x5+0xba>
 8007bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bf8:	b2da      	uxtb	r2, r3
 8007bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bfc:	1c59      	adds	r1, r3, #1
 8007bfe:	6379      	str	r1, [r7, #52]	; 0x34
 8007c00:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007c04:	b2d2      	uxtb	r2, r2
 8007c06:	701a      	strb	r2, [r3, #0]
 8007c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c0a:	09db      	lsrs	r3, r3, #7
 8007c0c:	633b      	str	r3, [r7, #48]	; 0x30
 8007c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c10:	2b7f      	cmp	r3, #127	; 0x7f
 8007c12:	d8f0      	bhi.n	8007bf6 <SEGGER_SYSVIEW_RecordU32x5+0xa2>
 8007c14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c16:	1c5a      	adds	r2, r3, #1
 8007c18:	637a      	str	r2, [r7, #52]	; 0x34
 8007c1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c1c:	b2d2      	uxtb	r2, r2
 8007c1e:	701a      	strb	r2, [r3, #0]
 8007c20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c22:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c2c:	e00b      	b.n	8007c46 <SEGGER_SYSVIEW_RecordU32x5+0xf2>
 8007c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c30:	b2da      	uxtb	r2, r3
 8007c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c34:	1c59      	adds	r1, r3, #1
 8007c36:	62f9      	str	r1, [r7, #44]	; 0x2c
 8007c38:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007c3c:	b2d2      	uxtb	r2, r2
 8007c3e:	701a      	strb	r2, [r3, #0]
 8007c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c42:	09db      	lsrs	r3, r3, #7
 8007c44:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c48:	2b7f      	cmp	r3, #127	; 0x7f
 8007c4a:	d8f0      	bhi.n	8007c2e <SEGGER_SYSVIEW_RecordU32x5+0xda>
 8007c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c4e:	1c5a      	adds	r2, r3, #1
 8007c50:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007c52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c54:	b2d2      	uxtb	r2, r2
 8007c56:	701a      	strb	r2, [r3, #0]
 8007c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c5a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para4);
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	627b      	str	r3, [r7, #36]	; 0x24
 8007c60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007c62:	623b      	str	r3, [r7, #32]
 8007c64:	e00b      	b.n	8007c7e <SEGGER_SYSVIEW_RecordU32x5+0x12a>
 8007c66:	6a3b      	ldr	r3, [r7, #32]
 8007c68:	b2da      	uxtb	r2, r3
 8007c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c6c:	1c59      	adds	r1, r3, #1
 8007c6e:	6279      	str	r1, [r7, #36]	; 0x24
 8007c70:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007c74:	b2d2      	uxtb	r2, r2
 8007c76:	701a      	strb	r2, [r3, #0]
 8007c78:	6a3b      	ldr	r3, [r7, #32]
 8007c7a:	09db      	lsrs	r3, r3, #7
 8007c7c:	623b      	str	r3, [r7, #32]
 8007c7e:	6a3b      	ldr	r3, [r7, #32]
 8007c80:	2b7f      	cmp	r3, #127	; 0x7f
 8007c82:	d8f0      	bhi.n	8007c66 <SEGGER_SYSVIEW_RecordU32x5+0x112>
 8007c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c86:	1c5a      	adds	r2, r3, #1
 8007c88:	627a      	str	r2, [r7, #36]	; 0x24
 8007c8a:	6a3a      	ldr	r2, [r7, #32]
 8007c8c:	b2d2      	uxtb	r2, r2
 8007c8e:	701a      	strb	r2, [r3, #0]
 8007c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c92:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8007c94:	68fa      	ldr	r2, [r7, #12]
 8007c96:	6979      	ldr	r1, [r7, #20]
 8007c98:	69b8      	ldr	r0, [r7, #24]
 8007c9a:	f7ff fc65 	bl	8007568 <_SendPacket>
  RECORD_END();
 8007c9e:	69fb      	ldr	r3, [r7, #28]
 8007ca0:	f383 8811 	msr	BASEPRI, r3
}
 8007ca4:	bf00      	nop
 8007ca6:	3748      	adds	r7, #72	; 0x48
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bd80      	pop	{r7, pc}
 8007cac:	200143a0 	.word	0x200143a0

08007cb0 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b08c      	sub	sp, #48	; 0x30
 8007cb4:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8007cb6:	4b58      	ldr	r3, [pc, #352]	; (8007e18 <SEGGER_SYSVIEW_Start+0x168>)
 8007cb8:	2201      	movs	r2, #1
 8007cba:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8007cbc:	f3ef 8311 	mrs	r3, BASEPRI
 8007cc0:	f04f 0120 	mov.w	r1, #32
 8007cc4:	f381 8811 	msr	BASEPRI, r1
 8007cc8:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8007cca:	4b53      	ldr	r3, [pc, #332]	; (8007e18 <SEGGER_SYSVIEW_Start+0x168>)
 8007ccc:	785b      	ldrb	r3, [r3, #1]
 8007cce:	220a      	movs	r2, #10
 8007cd0:	4952      	ldr	r1, [pc, #328]	; (8007e1c <SEGGER_SYSVIEW_Start+0x16c>)
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	f7f8 fa7c 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8007cde:	200a      	movs	r0, #10
 8007ce0:	f7ff fd7c 	bl	80077dc <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8007ce4:	f3ef 8311 	mrs	r3, BASEPRI
 8007ce8:	f04f 0120 	mov.w	r1, #32
 8007cec:	f381 8811 	msr	BASEPRI, r1
 8007cf0:	60bb      	str	r3, [r7, #8]
 8007cf2:	484b      	ldr	r0, [pc, #300]	; (8007e20 <SEGGER_SYSVIEW_Start+0x170>)
 8007cf4:	f7ff fb4d 	bl	8007392 <_PreparePacket>
 8007cf8:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007d02:	4b45      	ldr	r3, [pc, #276]	; (8007e18 <SEGGER_SYSVIEW_Start+0x168>)
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	62bb      	str	r3, [r7, #40]	; 0x28
 8007d08:	e00b      	b.n	8007d22 <SEGGER_SYSVIEW_Start+0x72>
 8007d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d0c:	b2da      	uxtb	r2, r3
 8007d0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d10:	1c59      	adds	r1, r3, #1
 8007d12:	62f9      	str	r1, [r7, #44]	; 0x2c
 8007d14:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007d18:	b2d2      	uxtb	r2, r2
 8007d1a:	701a      	strb	r2, [r3, #0]
 8007d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d1e:	09db      	lsrs	r3, r3, #7
 8007d20:	62bb      	str	r3, [r7, #40]	; 0x28
 8007d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d24:	2b7f      	cmp	r3, #127	; 0x7f
 8007d26:	d8f0      	bhi.n	8007d0a <SEGGER_SYSVIEW_Start+0x5a>
 8007d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d2a:	1c5a      	adds	r2, r3, #1
 8007d2c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007d2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d30:	b2d2      	uxtb	r2, r2
 8007d32:	701a      	strb	r2, [r3, #0]
 8007d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d36:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	627b      	str	r3, [r7, #36]	; 0x24
 8007d3c:	4b36      	ldr	r3, [pc, #216]	; (8007e18 <SEGGER_SYSVIEW_Start+0x168>)
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	623b      	str	r3, [r7, #32]
 8007d42:	e00b      	b.n	8007d5c <SEGGER_SYSVIEW_Start+0xac>
 8007d44:	6a3b      	ldr	r3, [r7, #32]
 8007d46:	b2da      	uxtb	r2, r3
 8007d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d4a:	1c59      	adds	r1, r3, #1
 8007d4c:	6279      	str	r1, [r7, #36]	; 0x24
 8007d4e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007d52:	b2d2      	uxtb	r2, r2
 8007d54:	701a      	strb	r2, [r3, #0]
 8007d56:	6a3b      	ldr	r3, [r7, #32]
 8007d58:	09db      	lsrs	r3, r3, #7
 8007d5a:	623b      	str	r3, [r7, #32]
 8007d5c:	6a3b      	ldr	r3, [r7, #32]
 8007d5e:	2b7f      	cmp	r3, #127	; 0x7f
 8007d60:	d8f0      	bhi.n	8007d44 <SEGGER_SYSVIEW_Start+0x94>
 8007d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d64:	1c5a      	adds	r2, r3, #1
 8007d66:	627a      	str	r2, [r7, #36]	; 0x24
 8007d68:	6a3a      	ldr	r2, [r7, #32]
 8007d6a:	b2d2      	uxtb	r2, r2
 8007d6c:	701a      	strb	r2, [r3, #0]
 8007d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d70:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	61fb      	str	r3, [r7, #28]
 8007d76:	4b28      	ldr	r3, [pc, #160]	; (8007e18 <SEGGER_SYSVIEW_Start+0x168>)
 8007d78:	691b      	ldr	r3, [r3, #16]
 8007d7a:	61bb      	str	r3, [r7, #24]
 8007d7c:	e00b      	b.n	8007d96 <SEGGER_SYSVIEW_Start+0xe6>
 8007d7e:	69bb      	ldr	r3, [r7, #24]
 8007d80:	b2da      	uxtb	r2, r3
 8007d82:	69fb      	ldr	r3, [r7, #28]
 8007d84:	1c59      	adds	r1, r3, #1
 8007d86:	61f9      	str	r1, [r7, #28]
 8007d88:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007d8c:	b2d2      	uxtb	r2, r2
 8007d8e:	701a      	strb	r2, [r3, #0]
 8007d90:	69bb      	ldr	r3, [r7, #24]
 8007d92:	09db      	lsrs	r3, r3, #7
 8007d94:	61bb      	str	r3, [r7, #24]
 8007d96:	69bb      	ldr	r3, [r7, #24]
 8007d98:	2b7f      	cmp	r3, #127	; 0x7f
 8007d9a:	d8f0      	bhi.n	8007d7e <SEGGER_SYSVIEW_Start+0xce>
 8007d9c:	69fb      	ldr	r3, [r7, #28]
 8007d9e:	1c5a      	adds	r2, r3, #1
 8007da0:	61fa      	str	r2, [r7, #28]
 8007da2:	69ba      	ldr	r2, [r7, #24]
 8007da4:	b2d2      	uxtb	r2, r2
 8007da6:	701a      	strb	r2, [r3, #0]
 8007da8:	69fb      	ldr	r3, [r7, #28]
 8007daa:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	617b      	str	r3, [r7, #20]
 8007db0:	2300      	movs	r3, #0
 8007db2:	613b      	str	r3, [r7, #16]
 8007db4:	e00b      	b.n	8007dce <SEGGER_SYSVIEW_Start+0x11e>
 8007db6:	693b      	ldr	r3, [r7, #16]
 8007db8:	b2da      	uxtb	r2, r3
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	1c59      	adds	r1, r3, #1
 8007dbe:	6179      	str	r1, [r7, #20]
 8007dc0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007dc4:	b2d2      	uxtb	r2, r2
 8007dc6:	701a      	strb	r2, [r3, #0]
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	09db      	lsrs	r3, r3, #7
 8007dcc:	613b      	str	r3, [r7, #16]
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	2b7f      	cmp	r3, #127	; 0x7f
 8007dd2:	d8f0      	bhi.n	8007db6 <SEGGER_SYSVIEW_Start+0x106>
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	1c5a      	adds	r2, r3, #1
 8007dd8:	617a      	str	r2, [r7, #20]
 8007dda:	693a      	ldr	r2, [r7, #16]
 8007ddc:	b2d2      	uxtb	r2, r2
 8007dde:	701a      	strb	r2, [r3, #0]
 8007de0:	697b      	ldr	r3, [r7, #20]
 8007de2:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8007de4:	2218      	movs	r2, #24
 8007de6:	6839      	ldr	r1, [r7, #0]
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f7ff fbbd 	bl	8007568 <_SendPacket>
      RECORD_END();
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8007df4:	4b08      	ldr	r3, [pc, #32]	; (8007e18 <SEGGER_SYSVIEW_Start+0x168>)
 8007df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d002      	beq.n	8007e02 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8007dfc:	4b06      	ldr	r3, [pc, #24]	; (8007e18 <SEGGER_SYSVIEW_Start+0x168>)
 8007dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e00:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8007e02:	f000 f9eb 	bl	80081dc <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8007e06:	f000 f9b1 	bl	800816c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8007e0a:	f000 fc81 	bl	8008710 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8007e0e:	bf00      	nop
 8007e10:	3730      	adds	r7, #48	; 0x30
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	bf00      	nop
 8007e18:	20014370 	.word	0x20014370
 8007e1c:	080094b8 	.word	0x080094b8
 8007e20:	200143a0 	.word	0x200143a0

08007e24 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b082      	sub	sp, #8
 8007e28:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007e2a:	f3ef 8311 	mrs	r3, BASEPRI
 8007e2e:	f04f 0120 	mov.w	r1, #32
 8007e32:	f381 8811 	msr	BASEPRI, r1
 8007e36:	607b      	str	r3, [r7, #4]
 8007e38:	480b      	ldr	r0, [pc, #44]	; (8007e68 <SEGGER_SYSVIEW_Stop+0x44>)
 8007e3a:	f7ff faaa 	bl	8007392 <_PreparePacket>
 8007e3e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8007e40:	4b0a      	ldr	r3, [pc, #40]	; (8007e6c <SEGGER_SYSVIEW_Stop+0x48>)
 8007e42:	781b      	ldrb	r3, [r3, #0]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d007      	beq.n	8007e58 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8007e48:	220b      	movs	r2, #11
 8007e4a:	6839      	ldr	r1, [r7, #0]
 8007e4c:	6838      	ldr	r0, [r7, #0]
 8007e4e:	f7ff fb8b 	bl	8007568 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8007e52:	4b06      	ldr	r3, [pc, #24]	; (8007e6c <SEGGER_SYSVIEW_Stop+0x48>)
 8007e54:	2200      	movs	r2, #0
 8007e56:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f383 8811 	msr	BASEPRI, r3
}
 8007e5e:	bf00      	nop
 8007e60:	3708      	adds	r7, #8
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	200143a0 	.word	0x200143a0
 8007e6c:	20014370 	.word	0x20014370

08007e70 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b08c      	sub	sp, #48	; 0x30
 8007e74:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8007e76:	f3ef 8311 	mrs	r3, BASEPRI
 8007e7a:	f04f 0120 	mov.w	r1, #32
 8007e7e:	f381 8811 	msr	BASEPRI, r1
 8007e82:	60fb      	str	r3, [r7, #12]
 8007e84:	4845      	ldr	r0, [pc, #276]	; (8007f9c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8007e86:	f7ff fa84 	bl	8007392 <_PreparePacket>
 8007e8a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e94:	4b42      	ldr	r3, [pc, #264]	; (8007fa0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e9a:	e00b      	b.n	8007eb4 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8007e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e9e:	b2da      	uxtb	r2, r3
 8007ea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ea2:	1c59      	adds	r1, r3, #1
 8007ea4:	62f9      	str	r1, [r7, #44]	; 0x2c
 8007ea6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007eaa:	b2d2      	uxtb	r2, r2
 8007eac:	701a      	strb	r2, [r3, #0]
 8007eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eb0:	09db      	lsrs	r3, r3, #7
 8007eb2:	62bb      	str	r3, [r7, #40]	; 0x28
 8007eb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eb6:	2b7f      	cmp	r3, #127	; 0x7f
 8007eb8:	d8f0      	bhi.n	8007e9c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8007eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ebc:	1c5a      	adds	r2, r3, #1
 8007ebe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007ec0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ec2:	b2d2      	uxtb	r2, r2
 8007ec4:	701a      	strb	r2, [r3, #0]
 8007ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ec8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	627b      	str	r3, [r7, #36]	; 0x24
 8007ece:	4b34      	ldr	r3, [pc, #208]	; (8007fa0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	623b      	str	r3, [r7, #32]
 8007ed4:	e00b      	b.n	8007eee <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8007ed6:	6a3b      	ldr	r3, [r7, #32]
 8007ed8:	b2da      	uxtb	r2, r3
 8007eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007edc:	1c59      	adds	r1, r3, #1
 8007ede:	6279      	str	r1, [r7, #36]	; 0x24
 8007ee0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007ee4:	b2d2      	uxtb	r2, r2
 8007ee6:	701a      	strb	r2, [r3, #0]
 8007ee8:	6a3b      	ldr	r3, [r7, #32]
 8007eea:	09db      	lsrs	r3, r3, #7
 8007eec:	623b      	str	r3, [r7, #32]
 8007eee:	6a3b      	ldr	r3, [r7, #32]
 8007ef0:	2b7f      	cmp	r3, #127	; 0x7f
 8007ef2:	d8f0      	bhi.n	8007ed6 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8007ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef6:	1c5a      	adds	r2, r3, #1
 8007ef8:	627a      	str	r2, [r7, #36]	; 0x24
 8007efa:	6a3a      	ldr	r2, [r7, #32]
 8007efc:	b2d2      	uxtb	r2, r2
 8007efe:	701a      	strb	r2, [r3, #0]
 8007f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f02:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	61fb      	str	r3, [r7, #28]
 8007f08:	4b25      	ldr	r3, [pc, #148]	; (8007fa0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007f0a:	691b      	ldr	r3, [r3, #16]
 8007f0c:	61bb      	str	r3, [r7, #24]
 8007f0e:	e00b      	b.n	8007f28 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8007f10:	69bb      	ldr	r3, [r7, #24]
 8007f12:	b2da      	uxtb	r2, r3
 8007f14:	69fb      	ldr	r3, [r7, #28]
 8007f16:	1c59      	adds	r1, r3, #1
 8007f18:	61f9      	str	r1, [r7, #28]
 8007f1a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007f1e:	b2d2      	uxtb	r2, r2
 8007f20:	701a      	strb	r2, [r3, #0]
 8007f22:	69bb      	ldr	r3, [r7, #24]
 8007f24:	09db      	lsrs	r3, r3, #7
 8007f26:	61bb      	str	r3, [r7, #24]
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	2b7f      	cmp	r3, #127	; 0x7f
 8007f2c:	d8f0      	bhi.n	8007f10 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8007f2e:	69fb      	ldr	r3, [r7, #28]
 8007f30:	1c5a      	adds	r2, r3, #1
 8007f32:	61fa      	str	r2, [r7, #28]
 8007f34:	69ba      	ldr	r2, [r7, #24]
 8007f36:	b2d2      	uxtb	r2, r2
 8007f38:	701a      	strb	r2, [r3, #0]
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	617b      	str	r3, [r7, #20]
 8007f42:	2300      	movs	r3, #0
 8007f44:	613b      	str	r3, [r7, #16]
 8007f46:	e00b      	b.n	8007f60 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	b2da      	uxtb	r2, r3
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	1c59      	adds	r1, r3, #1
 8007f50:	6179      	str	r1, [r7, #20]
 8007f52:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007f56:	b2d2      	uxtb	r2, r2
 8007f58:	701a      	strb	r2, [r3, #0]
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	09db      	lsrs	r3, r3, #7
 8007f5e:	613b      	str	r3, [r7, #16]
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	2b7f      	cmp	r3, #127	; 0x7f
 8007f64:	d8f0      	bhi.n	8007f48 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8007f66:	697b      	ldr	r3, [r7, #20]
 8007f68:	1c5a      	adds	r2, r3, #1
 8007f6a:	617a      	str	r2, [r7, #20]
 8007f6c:	693a      	ldr	r2, [r7, #16]
 8007f6e:	b2d2      	uxtb	r2, r2
 8007f70:	701a      	strb	r2, [r3, #0]
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8007f76:	2218      	movs	r2, #24
 8007f78:	6879      	ldr	r1, [r7, #4]
 8007f7a:	68b8      	ldr	r0, [r7, #8]
 8007f7c:	f7ff faf4 	bl	8007568 <_SendPacket>
  RECORD_END();
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8007f86:	4b06      	ldr	r3, [pc, #24]	; (8007fa0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d002      	beq.n	8007f94 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8007f8e:	4b04      	ldr	r3, [pc, #16]	; (8007fa0 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f92:	4798      	blx	r3
  }
}
 8007f94:	bf00      	nop
 8007f96:	3730      	adds	r7, #48	; 0x30
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	bd80      	pop	{r7, pc}
 8007f9c:	200143a0 	.word	0x200143a0
 8007fa0:	20014370 	.word	0x20014370

08007fa4 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b092      	sub	sp, #72	; 0x48
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8007fac:	f3ef 8311 	mrs	r3, BASEPRI
 8007fb0:	f04f 0120 	mov.w	r1, #32
 8007fb4:	f381 8811 	msr	BASEPRI, r1
 8007fb8:	617b      	str	r3, [r7, #20]
 8007fba:	486a      	ldr	r0, [pc, #424]	; (8008164 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8007fbc:	f7ff f9e9 	bl	8007392 <_PreparePacket>
 8007fc0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	647b      	str	r3, [r7, #68]	; 0x44
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	4b66      	ldr	r3, [pc, #408]	; (8008168 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8007fd0:	691b      	ldr	r3, [r3, #16]
 8007fd2:	1ad3      	subs	r3, r2, r3
 8007fd4:	643b      	str	r3, [r7, #64]	; 0x40
 8007fd6:	e00b      	b.n	8007ff0 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8007fd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fda:	b2da      	uxtb	r2, r3
 8007fdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007fde:	1c59      	adds	r1, r3, #1
 8007fe0:	6479      	str	r1, [r7, #68]	; 0x44
 8007fe2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007fe6:	b2d2      	uxtb	r2, r2
 8007fe8:	701a      	strb	r2, [r3, #0]
 8007fea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fec:	09db      	lsrs	r3, r3, #7
 8007fee:	643b      	str	r3, [r7, #64]	; 0x40
 8007ff0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ff2:	2b7f      	cmp	r3, #127	; 0x7f
 8007ff4:	d8f0      	bhi.n	8007fd8 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8007ff6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ff8:	1c5a      	adds	r2, r3, #1
 8007ffa:	647a      	str	r2, [r7, #68]	; 0x44
 8007ffc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007ffe:	b2d2      	uxtb	r2, r2
 8008000:	701a      	strb	r2, [r3, #0]
 8008002:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008004:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	63fb      	str	r3, [r7, #60]	; 0x3c
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008010:	e00b      	b.n	800802a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8008012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008014:	b2da      	uxtb	r2, r3
 8008016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008018:	1c59      	adds	r1, r3, #1
 800801a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800801c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008020:	b2d2      	uxtb	r2, r2
 8008022:	701a      	strb	r2, [r3, #0]
 8008024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008026:	09db      	lsrs	r3, r3, #7
 8008028:	63bb      	str	r3, [r7, #56]	; 0x38
 800802a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800802c:	2b7f      	cmp	r3, #127	; 0x7f
 800802e:	d8f0      	bhi.n	8008012 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8008030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008032:	1c5a      	adds	r2, r3, #1
 8008034:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008036:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008038:	b2d2      	uxtb	r2, r2
 800803a:	701a      	strb	r2, [r3, #0]
 800803c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800803e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	2220      	movs	r2, #32
 8008046:	4619      	mov	r1, r3
 8008048:	68f8      	ldr	r0, [r7, #12]
 800804a:	f7ff f955 	bl	80072f8 <_EncodeStr>
 800804e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8008050:	2209      	movs	r2, #9
 8008052:	68f9      	ldr	r1, [r7, #12]
 8008054:	6938      	ldr	r0, [r7, #16]
 8008056:	f7ff fa87 	bl	8007568 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	637b      	str	r3, [r7, #52]	; 0x34
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681a      	ldr	r2, [r3, #0]
 8008066:	4b40      	ldr	r3, [pc, #256]	; (8008168 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8008068:	691b      	ldr	r3, [r3, #16]
 800806a:	1ad3      	subs	r3, r2, r3
 800806c:	633b      	str	r3, [r7, #48]	; 0x30
 800806e:	e00b      	b.n	8008088 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8008070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008072:	b2da      	uxtb	r2, r3
 8008074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008076:	1c59      	adds	r1, r3, #1
 8008078:	6379      	str	r1, [r7, #52]	; 0x34
 800807a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800807e:	b2d2      	uxtb	r2, r2
 8008080:	701a      	strb	r2, [r3, #0]
 8008082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008084:	09db      	lsrs	r3, r3, #7
 8008086:	633b      	str	r3, [r7, #48]	; 0x30
 8008088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800808a:	2b7f      	cmp	r3, #127	; 0x7f
 800808c:	d8f0      	bhi.n	8008070 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800808e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008090:	1c5a      	adds	r2, r3, #1
 8008092:	637a      	str	r2, [r7, #52]	; 0x34
 8008094:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008096:	b2d2      	uxtb	r2, r2
 8008098:	701a      	strb	r2, [r3, #0]
 800809a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800809c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	68db      	ldr	r3, [r3, #12]
 80080a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80080a8:	e00b      	b.n	80080c2 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80080aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ac:	b2da      	uxtb	r2, r3
 80080ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080b0:	1c59      	adds	r1, r3, #1
 80080b2:	62f9      	str	r1, [r7, #44]	; 0x2c
 80080b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80080b8:	b2d2      	uxtb	r2, r2
 80080ba:	701a      	strb	r2, [r3, #0]
 80080bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080be:	09db      	lsrs	r3, r3, #7
 80080c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80080c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080c4:	2b7f      	cmp	r3, #127	; 0x7f
 80080c6:	d8f0      	bhi.n	80080aa <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80080c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ca:	1c5a      	adds	r2, r3, #1
 80080cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80080ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80080d0:	b2d2      	uxtb	r2, r2
 80080d2:	701a      	strb	r2, [r3, #0]
 80080d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080d6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	627b      	str	r3, [r7, #36]	; 0x24
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	691b      	ldr	r3, [r3, #16]
 80080e0:	623b      	str	r3, [r7, #32]
 80080e2:	e00b      	b.n	80080fc <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80080e4:	6a3b      	ldr	r3, [r7, #32]
 80080e6:	b2da      	uxtb	r2, r3
 80080e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ea:	1c59      	adds	r1, r3, #1
 80080ec:	6279      	str	r1, [r7, #36]	; 0x24
 80080ee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80080f2:	b2d2      	uxtb	r2, r2
 80080f4:	701a      	strb	r2, [r3, #0]
 80080f6:	6a3b      	ldr	r3, [r7, #32]
 80080f8:	09db      	lsrs	r3, r3, #7
 80080fa:	623b      	str	r3, [r7, #32]
 80080fc:	6a3b      	ldr	r3, [r7, #32]
 80080fe:	2b7f      	cmp	r3, #127	; 0x7f
 8008100:	d8f0      	bhi.n	80080e4 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8008102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008104:	1c5a      	adds	r2, r3, #1
 8008106:	627a      	str	r2, [r7, #36]	; 0x24
 8008108:	6a3a      	ldr	r2, [r7, #32]
 800810a:	b2d2      	uxtb	r2, r2
 800810c:	701a      	strb	r2, [r3, #0]
 800810e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008110:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	61fb      	str	r3, [r7, #28]
 8008116:	2300      	movs	r3, #0
 8008118:	61bb      	str	r3, [r7, #24]
 800811a:	e00b      	b.n	8008134 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800811c:	69bb      	ldr	r3, [r7, #24]
 800811e:	b2da      	uxtb	r2, r3
 8008120:	69fb      	ldr	r3, [r7, #28]
 8008122:	1c59      	adds	r1, r3, #1
 8008124:	61f9      	str	r1, [r7, #28]
 8008126:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800812a:	b2d2      	uxtb	r2, r2
 800812c:	701a      	strb	r2, [r3, #0]
 800812e:	69bb      	ldr	r3, [r7, #24]
 8008130:	09db      	lsrs	r3, r3, #7
 8008132:	61bb      	str	r3, [r7, #24]
 8008134:	69bb      	ldr	r3, [r7, #24]
 8008136:	2b7f      	cmp	r3, #127	; 0x7f
 8008138:	d8f0      	bhi.n	800811c <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	1c5a      	adds	r2, r3, #1
 800813e:	61fa      	str	r2, [r7, #28]
 8008140:	69ba      	ldr	r2, [r7, #24]
 8008142:	b2d2      	uxtb	r2, r2
 8008144:	701a      	strb	r2, [r3, #0]
 8008146:	69fb      	ldr	r3, [r7, #28]
 8008148:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800814a:	2215      	movs	r2, #21
 800814c:	68f9      	ldr	r1, [r7, #12]
 800814e:	6938      	ldr	r0, [r7, #16]
 8008150:	f7ff fa0a 	bl	8007568 <_SendPacket>
  RECORD_END();
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	f383 8811 	msr	BASEPRI, r3
}
 800815a:	bf00      	nop
 800815c:	3748      	adds	r7, #72	; 0x48
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
 8008162:	bf00      	nop
 8008164:	200143a0 	.word	0x200143a0
 8008168:	20014370 	.word	0x20014370

0800816c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800816c:	b580      	push	{r7, lr}
 800816e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8008170:	4b07      	ldr	r3, [pc, #28]	; (8008190 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8008172:	6a1b      	ldr	r3, [r3, #32]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d008      	beq.n	800818a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8008178:	4b05      	ldr	r3, [pc, #20]	; (8008190 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800817a:	6a1b      	ldr	r3, [r3, #32]
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d003      	beq.n	800818a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8008182:	4b03      	ldr	r3, [pc, #12]	; (8008190 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8008184:	6a1b      	ldr	r3, [r3, #32]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	4798      	blx	r3
  }
}
 800818a:	bf00      	nop
 800818c:	bd80      	pop	{r7, pc}
 800818e:	bf00      	nop
 8008190:	20014370 	.word	0x20014370

08008194 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8008194:	b580      	push	{r7, lr}
 8008196:	b086      	sub	sp, #24
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800819c:	f3ef 8311 	mrs	r3, BASEPRI
 80081a0:	f04f 0120 	mov.w	r1, #32
 80081a4:	f381 8811 	msr	BASEPRI, r1
 80081a8:	617b      	str	r3, [r7, #20]
 80081aa:	480b      	ldr	r0, [pc, #44]	; (80081d8 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80081ac:	f7ff f8f1 	bl	8007392 <_PreparePacket>
 80081b0:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80081b2:	2280      	movs	r2, #128	; 0x80
 80081b4:	6879      	ldr	r1, [r7, #4]
 80081b6:	6938      	ldr	r0, [r7, #16]
 80081b8:	f7ff f89e 	bl	80072f8 <_EncodeStr>
 80081bc:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80081be:	220e      	movs	r2, #14
 80081c0:	68f9      	ldr	r1, [r7, #12]
 80081c2:	6938      	ldr	r0, [r7, #16]
 80081c4:	f7ff f9d0 	bl	8007568 <_SendPacket>
  RECORD_END();
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	f383 8811 	msr	BASEPRI, r3
}
 80081ce:	bf00      	nop
 80081d0:	3718      	adds	r7, #24
 80081d2:	46bd      	mov	sp, r7
 80081d4:	bd80      	pop	{r7, pc}
 80081d6:	bf00      	nop
 80081d8:	200143a0 	.word	0x200143a0

080081dc <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80081dc:	b590      	push	{r4, r7, lr}
 80081de:	b083      	sub	sp, #12
 80081e0:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80081e2:	4b14      	ldr	r3, [pc, #80]	; (8008234 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 80081e4:	6a1b      	ldr	r3, [r3, #32]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d019      	beq.n	800821e <SEGGER_SYSVIEW_RecordSystime+0x42>
 80081ea:	4b12      	ldr	r3, [pc, #72]	; (8008234 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 80081ec:	6a1b      	ldr	r3, [r3, #32]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d014      	beq.n	800821e <SEGGER_SYSVIEW_RecordSystime+0x42>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80081f4:	4b0f      	ldr	r3, [pc, #60]	; (8008234 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 80081f6:	6a1b      	ldr	r3, [r3, #32]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4798      	blx	r3
 80081fc:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8008200:	6838      	ldr	r0, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8008202:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008206:	f04f 0300 	mov.w	r3, #0
 800820a:	f04f 0400 	mov.w	r4, #0
 800820e:	0013      	movs	r3, r2
 8008210:	2400      	movs	r4, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8008212:	461a      	mov	r2, r3
 8008214:	4601      	mov	r1, r0
 8008216:	200d      	movs	r0, #13
 8008218:	f7ff fb3a 	bl	8007890 <SEGGER_SYSVIEW_RecordU32x2>
 800821c:	e005      	b.n	800822a <SEGGER_SYSVIEW_RecordSystime+0x4e>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800821e:	4b06      	ldr	r3, [pc, #24]	; (8008238 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4619      	mov	r1, r3
 8008224:	200c      	movs	r0, #12
 8008226:	f7ff faf7 	bl	8007818 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800822a:	bf00      	nop
 800822c:	370c      	adds	r7, #12
 800822e:	46bd      	mov	sp, r7
 8008230:	bd90      	pop	{r4, r7, pc}
 8008232:	bf00      	nop
 8008234:	20014370 	.word	0x20014370
 8008238:	e0001004 	.word	0xe0001004

0800823c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800823c:	b580      	push	{r7, lr}
 800823e:	b086      	sub	sp, #24
 8008240:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008242:	f3ef 8311 	mrs	r3, BASEPRI
 8008246:	f04f 0120 	mov.w	r1, #32
 800824a:	f381 8811 	msr	BASEPRI, r1
 800824e:	60fb      	str	r3, [r7, #12]
 8008250:	4819      	ldr	r0, [pc, #100]	; (80082b8 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8008252:	f7ff f89e 	bl	8007392 <_PreparePacket>
 8008256:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800825c:	4b17      	ldr	r3, [pc, #92]	; (80082bc <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008264:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	617b      	str	r3, [r7, #20]
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	613b      	str	r3, [r7, #16]
 800826e:	e00b      	b.n	8008288 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	b2da      	uxtb	r2, r3
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	1c59      	adds	r1, r3, #1
 8008278:	6179      	str	r1, [r7, #20]
 800827a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800827e:	b2d2      	uxtb	r2, r2
 8008280:	701a      	strb	r2, [r3, #0]
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	09db      	lsrs	r3, r3, #7
 8008286:	613b      	str	r3, [r7, #16]
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	2b7f      	cmp	r3, #127	; 0x7f
 800828c:	d8f0      	bhi.n	8008270 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	1c5a      	adds	r2, r3, #1
 8008292:	617a      	str	r2, [r7, #20]
 8008294:	693a      	ldr	r2, [r7, #16]
 8008296:	b2d2      	uxtb	r2, r2
 8008298:	701a      	strb	r2, [r3, #0]
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800829e:	2202      	movs	r2, #2
 80082a0:	6879      	ldr	r1, [r7, #4]
 80082a2:	68b8      	ldr	r0, [r7, #8]
 80082a4:	f7ff f960 	bl	8007568 <_SendPacket>
  RECORD_END();
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	f383 8811 	msr	BASEPRI, r3
}
 80082ae:	bf00      	nop
 80082b0:	3718      	adds	r7, #24
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	bf00      	nop
 80082b8:	200143a0 	.word	0x200143a0
 80082bc:	e000ed04 	.word	0xe000ed04

080082c0 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b082      	sub	sp, #8
 80082c4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80082c6:	f3ef 8311 	mrs	r3, BASEPRI
 80082ca:	f04f 0120 	mov.w	r1, #32
 80082ce:	f381 8811 	msr	BASEPRI, r1
 80082d2:	607b      	str	r3, [r7, #4]
 80082d4:	4807      	ldr	r0, [pc, #28]	; (80082f4 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80082d6:	f7ff f85c 	bl	8007392 <_PreparePacket>
 80082da:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80082dc:	2203      	movs	r2, #3
 80082de:	6839      	ldr	r1, [r7, #0]
 80082e0:	6838      	ldr	r0, [r7, #0]
 80082e2:	f7ff f941 	bl	8007568 <_SendPacket>
  RECORD_END();
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f383 8811 	msr	BASEPRI, r3
}
 80082ec:	bf00      	nop
 80082ee:	3708      	adds	r7, #8
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}
 80082f4:	200143a0 	.word	0x200143a0

080082f8 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b082      	sub	sp, #8
 80082fc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80082fe:	f3ef 8311 	mrs	r3, BASEPRI
 8008302:	f04f 0120 	mov.w	r1, #32
 8008306:	f381 8811 	msr	BASEPRI, r1
 800830a:	607b      	str	r3, [r7, #4]
 800830c:	4807      	ldr	r0, [pc, #28]	; (800832c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800830e:	f7ff f840 	bl	8007392 <_PreparePacket>
 8008312:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8008314:	2212      	movs	r2, #18
 8008316:	6839      	ldr	r1, [r7, #0]
 8008318:	6838      	ldr	r0, [r7, #0]
 800831a:	f7ff f925 	bl	8007568 <_SendPacket>
  RECORD_END();
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f383 8811 	msr	BASEPRI, r3
}
 8008324:	bf00      	nop
 8008326:	3708      	adds	r7, #8
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}
 800832c:	200143a0 	.word	0x200143a0

08008330 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8008330:	b580      	push	{r7, lr}
 8008332:	b082      	sub	sp, #8
 8008334:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8008336:	f3ef 8311 	mrs	r3, BASEPRI
 800833a:	f04f 0120 	mov.w	r1, #32
 800833e:	f381 8811 	msr	BASEPRI, r1
 8008342:	607b      	str	r3, [r7, #4]
 8008344:	4807      	ldr	r0, [pc, #28]	; (8008364 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8008346:	f7ff f824 	bl	8007392 <_PreparePacket>
 800834a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800834c:	2211      	movs	r2, #17
 800834e:	6839      	ldr	r1, [r7, #0]
 8008350:	6838      	ldr	r0, [r7, #0]
 8008352:	f7ff f909 	bl	8007568 <_SendPacket>
  RECORD_END();
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f383 8811 	msr	BASEPRI, r3
}
 800835c:	bf00      	nop
 800835e:	3708      	adds	r7, #8
 8008360:	46bd      	mov	sp, r7
 8008362:	bd80      	pop	{r7, pc}
 8008364:	200143a0 	.word	0x200143a0

08008368 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8008368:	b580      	push	{r7, lr}
 800836a:	b088      	sub	sp, #32
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008370:	f3ef 8311 	mrs	r3, BASEPRI
 8008374:	f04f 0120 	mov.w	r1, #32
 8008378:	f381 8811 	msr	BASEPRI, r1
 800837c:	617b      	str	r3, [r7, #20]
 800837e:	4819      	ldr	r0, [pc, #100]	; (80083e4 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8008380:	f7ff f807 	bl	8007392 <_PreparePacket>
 8008384:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800838a:	4b17      	ldr	r3, [pc, #92]	; (80083e8 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800838c:	691b      	ldr	r3, [r3, #16]
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	1ad3      	subs	r3, r2, r3
 8008392:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	61fb      	str	r3, [r7, #28]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	61bb      	str	r3, [r7, #24]
 800839c:	e00b      	b.n	80083b6 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800839e:	69bb      	ldr	r3, [r7, #24]
 80083a0:	b2da      	uxtb	r2, r3
 80083a2:	69fb      	ldr	r3, [r7, #28]
 80083a4:	1c59      	adds	r1, r3, #1
 80083a6:	61f9      	str	r1, [r7, #28]
 80083a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80083ac:	b2d2      	uxtb	r2, r2
 80083ae:	701a      	strb	r2, [r3, #0]
 80083b0:	69bb      	ldr	r3, [r7, #24]
 80083b2:	09db      	lsrs	r3, r3, #7
 80083b4:	61bb      	str	r3, [r7, #24]
 80083b6:	69bb      	ldr	r3, [r7, #24]
 80083b8:	2b7f      	cmp	r3, #127	; 0x7f
 80083ba:	d8f0      	bhi.n	800839e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80083bc:	69fb      	ldr	r3, [r7, #28]
 80083be:	1c5a      	adds	r2, r3, #1
 80083c0:	61fa      	str	r2, [r7, #28]
 80083c2:	69ba      	ldr	r2, [r7, #24]
 80083c4:	b2d2      	uxtb	r2, r2
 80083c6:	701a      	strb	r2, [r3, #0]
 80083c8:	69fb      	ldr	r3, [r7, #28]
 80083ca:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80083cc:	2208      	movs	r2, #8
 80083ce:	68f9      	ldr	r1, [r7, #12]
 80083d0:	6938      	ldr	r0, [r7, #16]
 80083d2:	f7ff f8c9 	bl	8007568 <_SendPacket>
  RECORD_END();
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	f383 8811 	msr	BASEPRI, r3
}
 80083dc:	bf00      	nop
 80083de:	3720      	adds	r7, #32
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}
 80083e4:	200143a0 	.word	0x200143a0
 80083e8:	20014370 	.word	0x20014370

080083ec <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b088      	sub	sp, #32
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80083f4:	f3ef 8311 	mrs	r3, BASEPRI
 80083f8:	f04f 0120 	mov.w	r1, #32
 80083fc:	f381 8811 	msr	BASEPRI, r1
 8008400:	617b      	str	r3, [r7, #20]
 8008402:	4819      	ldr	r0, [pc, #100]	; (8008468 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8008404:	f7fe ffc5 	bl	8007392 <_PreparePacket>
 8008408:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800840e:	4b17      	ldr	r3, [pc, #92]	; (800846c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	687a      	ldr	r2, [r7, #4]
 8008414:	1ad3      	subs	r3, r2, r3
 8008416:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	61fb      	str	r3, [r7, #28]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	61bb      	str	r3, [r7, #24]
 8008420:	e00b      	b.n	800843a <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8008422:	69bb      	ldr	r3, [r7, #24]
 8008424:	b2da      	uxtb	r2, r3
 8008426:	69fb      	ldr	r3, [r7, #28]
 8008428:	1c59      	adds	r1, r3, #1
 800842a:	61f9      	str	r1, [r7, #28]
 800842c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008430:	b2d2      	uxtb	r2, r2
 8008432:	701a      	strb	r2, [r3, #0]
 8008434:	69bb      	ldr	r3, [r7, #24]
 8008436:	09db      	lsrs	r3, r3, #7
 8008438:	61bb      	str	r3, [r7, #24]
 800843a:	69bb      	ldr	r3, [r7, #24]
 800843c:	2b7f      	cmp	r3, #127	; 0x7f
 800843e:	d8f0      	bhi.n	8008422 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8008440:	69fb      	ldr	r3, [r7, #28]
 8008442:	1c5a      	adds	r2, r3, #1
 8008444:	61fa      	str	r2, [r7, #28]
 8008446:	69ba      	ldr	r2, [r7, #24]
 8008448:	b2d2      	uxtb	r2, r2
 800844a:	701a      	strb	r2, [r3, #0]
 800844c:	69fb      	ldr	r3, [r7, #28]
 800844e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8008450:	2204      	movs	r2, #4
 8008452:	68f9      	ldr	r1, [r7, #12]
 8008454:	6938      	ldr	r0, [r7, #16]
 8008456:	f7ff f887 	bl	8007568 <_SendPacket>
  RECORD_END();
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	f383 8811 	msr	BASEPRI, r3
}
 8008460:	bf00      	nop
 8008462:	3720      	adds	r7, #32
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}
 8008468:	200143a0 	.word	0x200143a0
 800846c:	20014370 	.word	0x20014370

08008470 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8008470:	b580      	push	{r7, lr}
 8008472:	b088      	sub	sp, #32
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008478:	f3ef 8311 	mrs	r3, BASEPRI
 800847c:	f04f 0120 	mov.w	r1, #32
 8008480:	f381 8811 	msr	BASEPRI, r1
 8008484:	617b      	str	r3, [r7, #20]
 8008486:	4819      	ldr	r0, [pc, #100]	; (80084ec <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8008488:	f7fe ff83 	bl	8007392 <_PreparePacket>
 800848c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008492:	4b17      	ldr	r3, [pc, #92]	; (80084f0 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	61fb      	str	r3, [r7, #28]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	61bb      	str	r3, [r7, #24]
 80084a4:	e00b      	b.n	80084be <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80084a6:	69bb      	ldr	r3, [r7, #24]
 80084a8:	b2da      	uxtb	r2, r3
 80084aa:	69fb      	ldr	r3, [r7, #28]
 80084ac:	1c59      	adds	r1, r3, #1
 80084ae:	61f9      	str	r1, [r7, #28]
 80084b0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80084b4:	b2d2      	uxtb	r2, r2
 80084b6:	701a      	strb	r2, [r3, #0]
 80084b8:	69bb      	ldr	r3, [r7, #24]
 80084ba:	09db      	lsrs	r3, r3, #7
 80084bc:	61bb      	str	r3, [r7, #24]
 80084be:	69bb      	ldr	r3, [r7, #24]
 80084c0:	2b7f      	cmp	r3, #127	; 0x7f
 80084c2:	d8f0      	bhi.n	80084a6 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80084c4:	69fb      	ldr	r3, [r7, #28]
 80084c6:	1c5a      	adds	r2, r3, #1
 80084c8:	61fa      	str	r2, [r7, #28]
 80084ca:	69ba      	ldr	r2, [r7, #24]
 80084cc:	b2d2      	uxtb	r2, r2
 80084ce:	701a      	strb	r2, [r3, #0]
 80084d0:	69fb      	ldr	r3, [r7, #28]
 80084d2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80084d4:	2206      	movs	r2, #6
 80084d6:	68f9      	ldr	r1, [r7, #12]
 80084d8:	6938      	ldr	r0, [r7, #16]
 80084da:	f7ff f845 	bl	8007568 <_SendPacket>
  RECORD_END();
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	f383 8811 	msr	BASEPRI, r3
}
 80084e4:	bf00      	nop
 80084e6:	3720      	adds	r7, #32
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}
 80084ec:	200143a0 	.word	0x200143a0
 80084f0:	20014370 	.word	0x20014370

080084f4 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b08a      	sub	sp, #40	; 0x28
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80084fe:	f3ef 8311 	mrs	r3, BASEPRI
 8008502:	f04f 0120 	mov.w	r1, #32
 8008506:	f381 8811 	msr	BASEPRI, r1
 800850a:	617b      	str	r3, [r7, #20]
 800850c:	4827      	ldr	r0, [pc, #156]	; (80085ac <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800850e:	f7fe ff40 	bl	8007392 <_PreparePacket>
 8008512:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008518:	4b25      	ldr	r3, [pc, #148]	; (80085b0 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800851a:	691b      	ldr	r3, [r3, #16]
 800851c:	687a      	ldr	r2, [r7, #4]
 800851e:	1ad3      	subs	r3, r2, r3
 8008520:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	627b      	str	r3, [r7, #36]	; 0x24
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	623b      	str	r3, [r7, #32]
 800852a:	e00b      	b.n	8008544 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800852c:	6a3b      	ldr	r3, [r7, #32]
 800852e:	b2da      	uxtb	r2, r3
 8008530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008532:	1c59      	adds	r1, r3, #1
 8008534:	6279      	str	r1, [r7, #36]	; 0x24
 8008536:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800853a:	b2d2      	uxtb	r2, r2
 800853c:	701a      	strb	r2, [r3, #0]
 800853e:	6a3b      	ldr	r3, [r7, #32]
 8008540:	09db      	lsrs	r3, r3, #7
 8008542:	623b      	str	r3, [r7, #32]
 8008544:	6a3b      	ldr	r3, [r7, #32]
 8008546:	2b7f      	cmp	r3, #127	; 0x7f
 8008548:	d8f0      	bhi.n	800852c <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800854a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800854c:	1c5a      	adds	r2, r3, #1
 800854e:	627a      	str	r2, [r7, #36]	; 0x24
 8008550:	6a3a      	ldr	r2, [r7, #32]
 8008552:	b2d2      	uxtb	r2, r2
 8008554:	701a      	strb	r2, [r3, #0]
 8008556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008558:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	61fb      	str	r3, [r7, #28]
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	61bb      	str	r3, [r7, #24]
 8008562:	e00b      	b.n	800857c <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8008564:	69bb      	ldr	r3, [r7, #24]
 8008566:	b2da      	uxtb	r2, r3
 8008568:	69fb      	ldr	r3, [r7, #28]
 800856a:	1c59      	adds	r1, r3, #1
 800856c:	61f9      	str	r1, [r7, #28]
 800856e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008572:	b2d2      	uxtb	r2, r2
 8008574:	701a      	strb	r2, [r3, #0]
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	09db      	lsrs	r3, r3, #7
 800857a:	61bb      	str	r3, [r7, #24]
 800857c:	69bb      	ldr	r3, [r7, #24]
 800857e:	2b7f      	cmp	r3, #127	; 0x7f
 8008580:	d8f0      	bhi.n	8008564 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8008582:	69fb      	ldr	r3, [r7, #28]
 8008584:	1c5a      	adds	r2, r3, #1
 8008586:	61fa      	str	r2, [r7, #28]
 8008588:	69ba      	ldr	r2, [r7, #24]
 800858a:	b2d2      	uxtb	r2, r2
 800858c:	701a      	strb	r2, [r3, #0]
 800858e:	69fb      	ldr	r3, [r7, #28]
 8008590:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8008592:	2207      	movs	r2, #7
 8008594:	68f9      	ldr	r1, [r7, #12]
 8008596:	6938      	ldr	r0, [r7, #16]
 8008598:	f7fe ffe6 	bl	8007568 <_SendPacket>
  RECORD_END();
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	f383 8811 	msr	BASEPRI, r3
}
 80085a2:	bf00      	nop
 80085a4:	3728      	adds	r7, #40	; 0x28
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}
 80085aa:	bf00      	nop
 80085ac:	200143a0 	.word	0x200143a0
 80085b0:	20014370 	.word	0x20014370

080085b4 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 80085b4:	b480      	push	{r7}
 80085b6:	b083      	sub	sp, #12
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 80085bc:	4b04      	ldr	r3, [pc, #16]	; (80085d0 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 80085be:	691b      	ldr	r3, [r3, #16]
 80085c0:	687a      	ldr	r2, [r7, #4]
 80085c2:	1ad3      	subs	r3, r2, r3
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	370c      	adds	r7, #12
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr
 80085d0:	20014370 	.word	0x20014370

080085d4 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b08c      	sub	sp, #48	; 0x30
 80085d8:	af00      	add	r7, sp, #0
 80085da:	4603      	mov	r3, r0
 80085dc:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80085de:	4b3b      	ldr	r3, [pc, #236]	; (80086cc <SEGGER_SYSVIEW_SendModule+0xf8>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d06d      	beq.n	80086c2 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80085e6:	4b39      	ldr	r3, [pc, #228]	; (80086cc <SEGGER_SYSVIEW_SendModule+0xf8>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 80085ec:	2300      	movs	r3, #0
 80085ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80085f0:	e008      	b.n	8008604 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80085f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085f4:	691b      	ldr	r3, [r3, #16]
 80085f6:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 80085f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d007      	beq.n	800860e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80085fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008600:	3301      	adds	r3, #1
 8008602:	62bb      	str	r3, [r7, #40]	; 0x28
 8008604:	79fb      	ldrb	r3, [r7, #7]
 8008606:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008608:	429a      	cmp	r2, r3
 800860a:	d3f2      	bcc.n	80085f2 <SEGGER_SYSVIEW_SendModule+0x1e>
 800860c:	e000      	b.n	8008610 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800860e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8008610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008612:	2b00      	cmp	r3, #0
 8008614:	d055      	beq.n	80086c2 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008616:	f3ef 8311 	mrs	r3, BASEPRI
 800861a:	f04f 0120 	mov.w	r1, #32
 800861e:	f381 8811 	msr	BASEPRI, r1
 8008622:	617b      	str	r3, [r7, #20]
 8008624:	482a      	ldr	r0, [pc, #168]	; (80086d0 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8008626:	f7fe feb4 	bl	8007392 <_PreparePacket>
 800862a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	627b      	str	r3, [r7, #36]	; 0x24
 8008634:	79fb      	ldrb	r3, [r7, #7]
 8008636:	623b      	str	r3, [r7, #32]
 8008638:	e00b      	b.n	8008652 <SEGGER_SYSVIEW_SendModule+0x7e>
 800863a:	6a3b      	ldr	r3, [r7, #32]
 800863c:	b2da      	uxtb	r2, r3
 800863e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008640:	1c59      	adds	r1, r3, #1
 8008642:	6279      	str	r1, [r7, #36]	; 0x24
 8008644:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008648:	b2d2      	uxtb	r2, r2
 800864a:	701a      	strb	r2, [r3, #0]
 800864c:	6a3b      	ldr	r3, [r7, #32]
 800864e:	09db      	lsrs	r3, r3, #7
 8008650:	623b      	str	r3, [r7, #32]
 8008652:	6a3b      	ldr	r3, [r7, #32]
 8008654:	2b7f      	cmp	r3, #127	; 0x7f
 8008656:	d8f0      	bhi.n	800863a <SEGGER_SYSVIEW_SendModule+0x66>
 8008658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865a:	1c5a      	adds	r2, r3, #1
 800865c:	627a      	str	r2, [r7, #36]	; 0x24
 800865e:	6a3a      	ldr	r2, [r7, #32]
 8008660:	b2d2      	uxtb	r2, r2
 8008662:	701a      	strb	r2, [r3, #0]
 8008664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008666:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	61fb      	str	r3, [r7, #28]
 800866c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800866e:	689b      	ldr	r3, [r3, #8]
 8008670:	61bb      	str	r3, [r7, #24]
 8008672:	e00b      	b.n	800868c <SEGGER_SYSVIEW_SendModule+0xb8>
 8008674:	69bb      	ldr	r3, [r7, #24]
 8008676:	b2da      	uxtb	r2, r3
 8008678:	69fb      	ldr	r3, [r7, #28]
 800867a:	1c59      	adds	r1, r3, #1
 800867c:	61f9      	str	r1, [r7, #28]
 800867e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008682:	b2d2      	uxtb	r2, r2
 8008684:	701a      	strb	r2, [r3, #0]
 8008686:	69bb      	ldr	r3, [r7, #24]
 8008688:	09db      	lsrs	r3, r3, #7
 800868a:	61bb      	str	r3, [r7, #24]
 800868c:	69bb      	ldr	r3, [r7, #24]
 800868e:	2b7f      	cmp	r3, #127	; 0x7f
 8008690:	d8f0      	bhi.n	8008674 <SEGGER_SYSVIEW_SendModule+0xa0>
 8008692:	69fb      	ldr	r3, [r7, #28]
 8008694:	1c5a      	adds	r2, r3, #1
 8008696:	61fa      	str	r2, [r7, #28]
 8008698:	69ba      	ldr	r2, [r7, #24]
 800869a:	b2d2      	uxtb	r2, r2
 800869c:	701a      	strb	r2, [r3, #0]
 800869e:	69fb      	ldr	r3, [r7, #28]
 80086a0:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80086a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	2280      	movs	r2, #128	; 0x80
 80086a8:	4619      	mov	r1, r3
 80086aa:	68f8      	ldr	r0, [r7, #12]
 80086ac:	f7fe fe24 	bl	80072f8 <_EncodeStr>
 80086b0:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80086b2:	2216      	movs	r2, #22
 80086b4:	68f9      	ldr	r1, [r7, #12]
 80086b6:	6938      	ldr	r0, [r7, #16]
 80086b8:	f7fe ff56 	bl	8007568 <_SendPacket>
      RECORD_END();
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 80086c2:	bf00      	nop
 80086c4:	3730      	adds	r7, #48	; 0x30
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}
 80086ca:	bf00      	nop
 80086cc:	20014398 	.word	0x20014398
 80086d0:	200143a0 	.word	0x200143a0

080086d4 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b082      	sub	sp, #8
 80086d8:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80086da:	4b0c      	ldr	r3, [pc, #48]	; (800870c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d00f      	beq.n	8008702 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80086e2:	4b0a      	ldr	r3, [pc, #40]	; (800870c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d002      	beq.n	80086f6 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	691b      	ldr	r3, [r3, #16]
 80086fa:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d1f2      	bne.n	80086e8 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8008702:	bf00      	nop
 8008704:	3708      	adds	r7, #8
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}
 800870a:	bf00      	nop
 800870c:	20014398 	.word	0x20014398

08008710 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8008710:	b580      	push	{r7, lr}
 8008712:	b086      	sub	sp, #24
 8008714:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8008716:	f3ef 8311 	mrs	r3, BASEPRI
 800871a:	f04f 0120 	mov.w	r1, #32
 800871e:	f381 8811 	msr	BASEPRI, r1
 8008722:	60fb      	str	r3, [r7, #12]
 8008724:	4817      	ldr	r0, [pc, #92]	; (8008784 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8008726:	f7fe fe34 	bl	8007392 <_PreparePacket>
 800872a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	617b      	str	r3, [r7, #20]
 8008734:	4b14      	ldr	r3, [pc, #80]	; (8008788 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8008736:	781b      	ldrb	r3, [r3, #0]
 8008738:	613b      	str	r3, [r7, #16]
 800873a:	e00b      	b.n	8008754 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	b2da      	uxtb	r2, r3
 8008740:	697b      	ldr	r3, [r7, #20]
 8008742:	1c59      	adds	r1, r3, #1
 8008744:	6179      	str	r1, [r7, #20]
 8008746:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800874a:	b2d2      	uxtb	r2, r2
 800874c:	701a      	strb	r2, [r3, #0]
 800874e:	693b      	ldr	r3, [r7, #16]
 8008750:	09db      	lsrs	r3, r3, #7
 8008752:	613b      	str	r3, [r7, #16]
 8008754:	693b      	ldr	r3, [r7, #16]
 8008756:	2b7f      	cmp	r3, #127	; 0x7f
 8008758:	d8f0      	bhi.n	800873c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	1c5a      	adds	r2, r3, #1
 800875e:	617a      	str	r2, [r7, #20]
 8008760:	693a      	ldr	r2, [r7, #16]
 8008762:	b2d2      	uxtb	r2, r2
 8008764:	701a      	strb	r2, [r3, #0]
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800876a:	221b      	movs	r2, #27
 800876c:	6879      	ldr	r1, [r7, #4]
 800876e:	68b8      	ldr	r0, [r7, #8]
 8008770:	f7fe fefa 	bl	8007568 <_SendPacket>
  RECORD_END();
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f383 8811 	msr	BASEPRI, r3
}
 800877a:	bf00      	nop
 800877c:	3718      	adds	r7, #24
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}
 8008782:	bf00      	nop
 8008784:	200143a0 	.word	0x200143a0
 8008788:	2001439c 	.word	0x2001439c

0800878c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800878c:	b580      	push	{r7, lr}
 800878e:	b08a      	sub	sp, #40	; 0x28
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008794:	f3ef 8311 	mrs	r3, BASEPRI
 8008798:	f04f 0120 	mov.w	r1, #32
 800879c:	f381 8811 	msr	BASEPRI, r1
 80087a0:	617b      	str	r3, [r7, #20]
 80087a2:	4827      	ldr	r0, [pc, #156]	; (8008840 <SEGGER_SYSVIEW_Warn+0xb4>)
 80087a4:	f7fe fdf5 	bl	8007392 <_PreparePacket>
 80087a8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80087aa:	2280      	movs	r2, #128	; 0x80
 80087ac:	6879      	ldr	r1, [r7, #4]
 80087ae:	6938      	ldr	r0, [r7, #16]
 80087b0:	f7fe fda2 	bl	80072f8 <_EncodeStr>
 80087b4:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	627b      	str	r3, [r7, #36]	; 0x24
 80087ba:	2301      	movs	r3, #1
 80087bc:	623b      	str	r3, [r7, #32]
 80087be:	e00b      	b.n	80087d8 <SEGGER_SYSVIEW_Warn+0x4c>
 80087c0:	6a3b      	ldr	r3, [r7, #32]
 80087c2:	b2da      	uxtb	r2, r3
 80087c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c6:	1c59      	adds	r1, r3, #1
 80087c8:	6279      	str	r1, [r7, #36]	; 0x24
 80087ca:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80087ce:	b2d2      	uxtb	r2, r2
 80087d0:	701a      	strb	r2, [r3, #0]
 80087d2:	6a3b      	ldr	r3, [r7, #32]
 80087d4:	09db      	lsrs	r3, r3, #7
 80087d6:	623b      	str	r3, [r7, #32]
 80087d8:	6a3b      	ldr	r3, [r7, #32]
 80087da:	2b7f      	cmp	r3, #127	; 0x7f
 80087dc:	d8f0      	bhi.n	80087c0 <SEGGER_SYSVIEW_Warn+0x34>
 80087de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087e0:	1c5a      	adds	r2, r3, #1
 80087e2:	627a      	str	r2, [r7, #36]	; 0x24
 80087e4:	6a3a      	ldr	r2, [r7, #32]
 80087e6:	b2d2      	uxtb	r2, r2
 80087e8:	701a      	strb	r2, [r3, #0]
 80087ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ec:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	61fb      	str	r3, [r7, #28]
 80087f2:	2300      	movs	r3, #0
 80087f4:	61bb      	str	r3, [r7, #24]
 80087f6:	e00b      	b.n	8008810 <SEGGER_SYSVIEW_Warn+0x84>
 80087f8:	69bb      	ldr	r3, [r7, #24]
 80087fa:	b2da      	uxtb	r2, r3
 80087fc:	69fb      	ldr	r3, [r7, #28]
 80087fe:	1c59      	adds	r1, r3, #1
 8008800:	61f9      	str	r1, [r7, #28]
 8008802:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8008806:	b2d2      	uxtb	r2, r2
 8008808:	701a      	strb	r2, [r3, #0]
 800880a:	69bb      	ldr	r3, [r7, #24]
 800880c:	09db      	lsrs	r3, r3, #7
 800880e:	61bb      	str	r3, [r7, #24]
 8008810:	69bb      	ldr	r3, [r7, #24]
 8008812:	2b7f      	cmp	r3, #127	; 0x7f
 8008814:	d8f0      	bhi.n	80087f8 <SEGGER_SYSVIEW_Warn+0x6c>
 8008816:	69fb      	ldr	r3, [r7, #28]
 8008818:	1c5a      	adds	r2, r3, #1
 800881a:	61fa      	str	r2, [r7, #28]
 800881c:	69ba      	ldr	r2, [r7, #24]
 800881e:	b2d2      	uxtb	r2, r2
 8008820:	701a      	strb	r2, [r3, #0]
 8008822:	69fb      	ldr	r3, [r7, #28]
 8008824:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8008826:	221a      	movs	r2, #26
 8008828:	68f9      	ldr	r1, [r7, #12]
 800882a:	6938      	ldr	r0, [r7, #16]
 800882c:	f7fe fe9c 	bl	8007568 <_SendPacket>
  RECORD_END();
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	f383 8811 	msr	BASEPRI, r3
}
 8008836:	bf00      	nop
 8008838:	3728      	adds	r7, #40	; 0x28
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}
 800883e:	bf00      	nop
 8008840:	200143a0 	.word	0x200143a0

08008844 <__errno>:
 8008844:	4b01      	ldr	r3, [pc, #4]	; (800884c <__errno+0x8>)
 8008846:	6818      	ldr	r0, [r3, #0]
 8008848:	4770      	bx	lr
 800884a:	bf00      	nop
 800884c:	20000090 	.word	0x20000090

08008850 <__libc_init_array>:
 8008850:	b570      	push	{r4, r5, r6, lr}
 8008852:	4e0d      	ldr	r6, [pc, #52]	; (8008888 <__libc_init_array+0x38>)
 8008854:	4c0d      	ldr	r4, [pc, #52]	; (800888c <__libc_init_array+0x3c>)
 8008856:	1ba4      	subs	r4, r4, r6
 8008858:	10a4      	asrs	r4, r4, #2
 800885a:	2500      	movs	r5, #0
 800885c:	42a5      	cmp	r5, r4
 800885e:	d109      	bne.n	8008874 <__libc_init_array+0x24>
 8008860:	4e0b      	ldr	r6, [pc, #44]	; (8008890 <__libc_init_array+0x40>)
 8008862:	4c0c      	ldr	r4, [pc, #48]	; (8008894 <__libc_init_array+0x44>)
 8008864:	f000 fcd0 	bl	8009208 <_init>
 8008868:	1ba4      	subs	r4, r4, r6
 800886a:	10a4      	asrs	r4, r4, #2
 800886c:	2500      	movs	r5, #0
 800886e:	42a5      	cmp	r5, r4
 8008870:	d105      	bne.n	800887e <__libc_init_array+0x2e>
 8008872:	bd70      	pop	{r4, r5, r6, pc}
 8008874:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008878:	4798      	blx	r3
 800887a:	3501      	adds	r5, #1
 800887c:	e7ee      	b.n	800885c <__libc_init_array+0xc>
 800887e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008882:	4798      	blx	r3
 8008884:	3501      	adds	r5, #1
 8008886:	e7f2      	b.n	800886e <__libc_init_array+0x1e>
 8008888:	08009500 	.word	0x08009500
 800888c:	08009500 	.word	0x08009500
 8008890:	08009500 	.word	0x08009500
 8008894:	08009504 	.word	0x08009504

08008898 <malloc>:
 8008898:	4b02      	ldr	r3, [pc, #8]	; (80088a4 <malloc+0xc>)
 800889a:	4601      	mov	r1, r0
 800889c:	6818      	ldr	r0, [r3, #0]
 800889e:	f000 b873 	b.w	8008988 <_malloc_r>
 80088a2:	bf00      	nop
 80088a4:	20000090 	.word	0x20000090

080088a8 <memcmp>:
 80088a8:	b530      	push	{r4, r5, lr}
 80088aa:	2400      	movs	r4, #0
 80088ac:	42a2      	cmp	r2, r4
 80088ae:	d101      	bne.n	80088b4 <memcmp+0xc>
 80088b0:	2000      	movs	r0, #0
 80088b2:	e007      	b.n	80088c4 <memcmp+0x1c>
 80088b4:	5d03      	ldrb	r3, [r0, r4]
 80088b6:	3401      	adds	r4, #1
 80088b8:	190d      	adds	r5, r1, r4
 80088ba:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80088be:	42ab      	cmp	r3, r5
 80088c0:	d0f4      	beq.n	80088ac <memcmp+0x4>
 80088c2:	1b58      	subs	r0, r3, r5
 80088c4:	bd30      	pop	{r4, r5, pc}

080088c6 <memcpy>:
 80088c6:	b510      	push	{r4, lr}
 80088c8:	1e43      	subs	r3, r0, #1
 80088ca:	440a      	add	r2, r1
 80088cc:	4291      	cmp	r1, r2
 80088ce:	d100      	bne.n	80088d2 <memcpy+0xc>
 80088d0:	bd10      	pop	{r4, pc}
 80088d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088da:	e7f7      	b.n	80088cc <memcpy+0x6>

080088dc <memset>:
 80088dc:	4402      	add	r2, r0
 80088de:	4603      	mov	r3, r0
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d100      	bne.n	80088e6 <memset+0xa>
 80088e4:	4770      	bx	lr
 80088e6:	f803 1b01 	strb.w	r1, [r3], #1
 80088ea:	e7f9      	b.n	80088e0 <memset+0x4>

080088ec <_free_r>:
 80088ec:	b538      	push	{r3, r4, r5, lr}
 80088ee:	4605      	mov	r5, r0
 80088f0:	2900      	cmp	r1, #0
 80088f2:	d045      	beq.n	8008980 <_free_r+0x94>
 80088f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80088f8:	1f0c      	subs	r4, r1, #4
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	bfb8      	it	lt
 80088fe:	18e4      	addlt	r4, r4, r3
 8008900:	f000 f95e 	bl	8008bc0 <__malloc_lock>
 8008904:	4a1f      	ldr	r2, [pc, #124]	; (8008984 <_free_r+0x98>)
 8008906:	6813      	ldr	r3, [r2, #0]
 8008908:	4610      	mov	r0, r2
 800890a:	b933      	cbnz	r3, 800891a <_free_r+0x2e>
 800890c:	6063      	str	r3, [r4, #4]
 800890e:	6014      	str	r4, [r2, #0]
 8008910:	4628      	mov	r0, r5
 8008912:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008916:	f000 b954 	b.w	8008bc2 <__malloc_unlock>
 800891a:	42a3      	cmp	r3, r4
 800891c:	d90c      	bls.n	8008938 <_free_r+0x4c>
 800891e:	6821      	ldr	r1, [r4, #0]
 8008920:	1862      	adds	r2, r4, r1
 8008922:	4293      	cmp	r3, r2
 8008924:	bf04      	itt	eq
 8008926:	681a      	ldreq	r2, [r3, #0]
 8008928:	685b      	ldreq	r3, [r3, #4]
 800892a:	6063      	str	r3, [r4, #4]
 800892c:	bf04      	itt	eq
 800892e:	1852      	addeq	r2, r2, r1
 8008930:	6022      	streq	r2, [r4, #0]
 8008932:	6004      	str	r4, [r0, #0]
 8008934:	e7ec      	b.n	8008910 <_free_r+0x24>
 8008936:	4613      	mov	r3, r2
 8008938:	685a      	ldr	r2, [r3, #4]
 800893a:	b10a      	cbz	r2, 8008940 <_free_r+0x54>
 800893c:	42a2      	cmp	r2, r4
 800893e:	d9fa      	bls.n	8008936 <_free_r+0x4a>
 8008940:	6819      	ldr	r1, [r3, #0]
 8008942:	1858      	adds	r0, r3, r1
 8008944:	42a0      	cmp	r0, r4
 8008946:	d10b      	bne.n	8008960 <_free_r+0x74>
 8008948:	6820      	ldr	r0, [r4, #0]
 800894a:	4401      	add	r1, r0
 800894c:	1858      	adds	r0, r3, r1
 800894e:	4282      	cmp	r2, r0
 8008950:	6019      	str	r1, [r3, #0]
 8008952:	d1dd      	bne.n	8008910 <_free_r+0x24>
 8008954:	6810      	ldr	r0, [r2, #0]
 8008956:	6852      	ldr	r2, [r2, #4]
 8008958:	605a      	str	r2, [r3, #4]
 800895a:	4401      	add	r1, r0
 800895c:	6019      	str	r1, [r3, #0]
 800895e:	e7d7      	b.n	8008910 <_free_r+0x24>
 8008960:	d902      	bls.n	8008968 <_free_r+0x7c>
 8008962:	230c      	movs	r3, #12
 8008964:	602b      	str	r3, [r5, #0]
 8008966:	e7d3      	b.n	8008910 <_free_r+0x24>
 8008968:	6820      	ldr	r0, [r4, #0]
 800896a:	1821      	adds	r1, r4, r0
 800896c:	428a      	cmp	r2, r1
 800896e:	bf04      	itt	eq
 8008970:	6811      	ldreq	r1, [r2, #0]
 8008972:	6852      	ldreq	r2, [r2, #4]
 8008974:	6062      	str	r2, [r4, #4]
 8008976:	bf04      	itt	eq
 8008978:	1809      	addeq	r1, r1, r0
 800897a:	6021      	streq	r1, [r4, #0]
 800897c:	605c      	str	r4, [r3, #4]
 800897e:	e7c7      	b.n	8008910 <_free_r+0x24>
 8008980:	bd38      	pop	{r3, r4, r5, pc}
 8008982:	bf00      	nop
 8008984:	20014484 	.word	0x20014484

08008988 <_malloc_r>:
 8008988:	b570      	push	{r4, r5, r6, lr}
 800898a:	1ccd      	adds	r5, r1, #3
 800898c:	f025 0503 	bic.w	r5, r5, #3
 8008990:	3508      	adds	r5, #8
 8008992:	2d0c      	cmp	r5, #12
 8008994:	bf38      	it	cc
 8008996:	250c      	movcc	r5, #12
 8008998:	2d00      	cmp	r5, #0
 800899a:	4606      	mov	r6, r0
 800899c:	db01      	blt.n	80089a2 <_malloc_r+0x1a>
 800899e:	42a9      	cmp	r1, r5
 80089a0:	d903      	bls.n	80089aa <_malloc_r+0x22>
 80089a2:	230c      	movs	r3, #12
 80089a4:	6033      	str	r3, [r6, #0]
 80089a6:	2000      	movs	r0, #0
 80089a8:	bd70      	pop	{r4, r5, r6, pc}
 80089aa:	f000 f909 	bl	8008bc0 <__malloc_lock>
 80089ae:	4a21      	ldr	r2, [pc, #132]	; (8008a34 <_malloc_r+0xac>)
 80089b0:	6814      	ldr	r4, [r2, #0]
 80089b2:	4621      	mov	r1, r4
 80089b4:	b991      	cbnz	r1, 80089dc <_malloc_r+0x54>
 80089b6:	4c20      	ldr	r4, [pc, #128]	; (8008a38 <_malloc_r+0xb0>)
 80089b8:	6823      	ldr	r3, [r4, #0]
 80089ba:	b91b      	cbnz	r3, 80089c4 <_malloc_r+0x3c>
 80089bc:	4630      	mov	r0, r6
 80089be:	f000 f83d 	bl	8008a3c <_sbrk_r>
 80089c2:	6020      	str	r0, [r4, #0]
 80089c4:	4629      	mov	r1, r5
 80089c6:	4630      	mov	r0, r6
 80089c8:	f000 f838 	bl	8008a3c <_sbrk_r>
 80089cc:	1c43      	adds	r3, r0, #1
 80089ce:	d124      	bne.n	8008a1a <_malloc_r+0x92>
 80089d0:	230c      	movs	r3, #12
 80089d2:	6033      	str	r3, [r6, #0]
 80089d4:	4630      	mov	r0, r6
 80089d6:	f000 f8f4 	bl	8008bc2 <__malloc_unlock>
 80089da:	e7e4      	b.n	80089a6 <_malloc_r+0x1e>
 80089dc:	680b      	ldr	r3, [r1, #0]
 80089de:	1b5b      	subs	r3, r3, r5
 80089e0:	d418      	bmi.n	8008a14 <_malloc_r+0x8c>
 80089e2:	2b0b      	cmp	r3, #11
 80089e4:	d90f      	bls.n	8008a06 <_malloc_r+0x7e>
 80089e6:	600b      	str	r3, [r1, #0]
 80089e8:	50cd      	str	r5, [r1, r3]
 80089ea:	18cc      	adds	r4, r1, r3
 80089ec:	4630      	mov	r0, r6
 80089ee:	f000 f8e8 	bl	8008bc2 <__malloc_unlock>
 80089f2:	f104 000b 	add.w	r0, r4, #11
 80089f6:	1d23      	adds	r3, r4, #4
 80089f8:	f020 0007 	bic.w	r0, r0, #7
 80089fc:	1ac3      	subs	r3, r0, r3
 80089fe:	d0d3      	beq.n	80089a8 <_malloc_r+0x20>
 8008a00:	425a      	negs	r2, r3
 8008a02:	50e2      	str	r2, [r4, r3]
 8008a04:	e7d0      	b.n	80089a8 <_malloc_r+0x20>
 8008a06:	428c      	cmp	r4, r1
 8008a08:	684b      	ldr	r3, [r1, #4]
 8008a0a:	bf16      	itet	ne
 8008a0c:	6063      	strne	r3, [r4, #4]
 8008a0e:	6013      	streq	r3, [r2, #0]
 8008a10:	460c      	movne	r4, r1
 8008a12:	e7eb      	b.n	80089ec <_malloc_r+0x64>
 8008a14:	460c      	mov	r4, r1
 8008a16:	6849      	ldr	r1, [r1, #4]
 8008a18:	e7cc      	b.n	80089b4 <_malloc_r+0x2c>
 8008a1a:	1cc4      	adds	r4, r0, #3
 8008a1c:	f024 0403 	bic.w	r4, r4, #3
 8008a20:	42a0      	cmp	r0, r4
 8008a22:	d005      	beq.n	8008a30 <_malloc_r+0xa8>
 8008a24:	1a21      	subs	r1, r4, r0
 8008a26:	4630      	mov	r0, r6
 8008a28:	f000 f808 	bl	8008a3c <_sbrk_r>
 8008a2c:	3001      	adds	r0, #1
 8008a2e:	d0cf      	beq.n	80089d0 <_malloc_r+0x48>
 8008a30:	6025      	str	r5, [r4, #0]
 8008a32:	e7db      	b.n	80089ec <_malloc_r+0x64>
 8008a34:	20014484 	.word	0x20014484
 8008a38:	20014488 	.word	0x20014488

08008a3c <_sbrk_r>:
 8008a3c:	b538      	push	{r3, r4, r5, lr}
 8008a3e:	4c06      	ldr	r4, [pc, #24]	; (8008a58 <_sbrk_r+0x1c>)
 8008a40:	2300      	movs	r3, #0
 8008a42:	4605      	mov	r5, r0
 8008a44:	4608      	mov	r0, r1
 8008a46:	6023      	str	r3, [r4, #0]
 8008a48:	f7f8 f9a4 	bl	8000d94 <_sbrk>
 8008a4c:	1c43      	adds	r3, r0, #1
 8008a4e:	d102      	bne.n	8008a56 <_sbrk_r+0x1a>
 8008a50:	6823      	ldr	r3, [r4, #0]
 8008a52:	b103      	cbz	r3, 8008a56 <_sbrk_r+0x1a>
 8008a54:	602b      	str	r3, [r5, #0]
 8008a56:	bd38      	pop	{r3, r4, r5, pc}
 8008a58:	20014674 	.word	0x20014674

08008a5c <siprintf>:
 8008a5c:	b40e      	push	{r1, r2, r3}
 8008a5e:	b500      	push	{lr}
 8008a60:	b09c      	sub	sp, #112	; 0x70
 8008a62:	ab1d      	add	r3, sp, #116	; 0x74
 8008a64:	9002      	str	r0, [sp, #8]
 8008a66:	9006      	str	r0, [sp, #24]
 8008a68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008a6c:	4809      	ldr	r0, [pc, #36]	; (8008a94 <siprintf+0x38>)
 8008a6e:	9107      	str	r1, [sp, #28]
 8008a70:	9104      	str	r1, [sp, #16]
 8008a72:	4909      	ldr	r1, [pc, #36]	; (8008a98 <siprintf+0x3c>)
 8008a74:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a78:	9105      	str	r1, [sp, #20]
 8008a7a:	6800      	ldr	r0, [r0, #0]
 8008a7c:	9301      	str	r3, [sp, #4]
 8008a7e:	a902      	add	r1, sp, #8
 8008a80:	f000 f8fa 	bl	8008c78 <_svfiprintf_r>
 8008a84:	9b02      	ldr	r3, [sp, #8]
 8008a86:	2200      	movs	r2, #0
 8008a88:	701a      	strb	r2, [r3, #0]
 8008a8a:	b01c      	add	sp, #112	; 0x70
 8008a8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a90:	b003      	add	sp, #12
 8008a92:	4770      	bx	lr
 8008a94:	20000090 	.word	0x20000090
 8008a98:	ffff0208 	.word	0xffff0208

08008a9c <strcat>:
 8008a9c:	b510      	push	{r4, lr}
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	781a      	ldrb	r2, [r3, #0]
 8008aa2:	1c5c      	adds	r4, r3, #1
 8008aa4:	b93a      	cbnz	r2, 8008ab6 <strcat+0x1a>
 8008aa6:	3b01      	subs	r3, #1
 8008aa8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008aac:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ab0:	2a00      	cmp	r2, #0
 8008ab2:	d1f9      	bne.n	8008aa8 <strcat+0xc>
 8008ab4:	bd10      	pop	{r4, pc}
 8008ab6:	4623      	mov	r3, r4
 8008ab8:	e7f2      	b.n	8008aa0 <strcat+0x4>

08008aba <strncpy>:
 8008aba:	b570      	push	{r4, r5, r6, lr}
 8008abc:	3901      	subs	r1, #1
 8008abe:	4604      	mov	r4, r0
 8008ac0:	b902      	cbnz	r2, 8008ac4 <strncpy+0xa>
 8008ac2:	bd70      	pop	{r4, r5, r6, pc}
 8008ac4:	4623      	mov	r3, r4
 8008ac6:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8008aca:	f803 5b01 	strb.w	r5, [r3], #1
 8008ace:	1e56      	subs	r6, r2, #1
 8008ad0:	b92d      	cbnz	r5, 8008ade <strncpy+0x24>
 8008ad2:	4414      	add	r4, r2
 8008ad4:	42a3      	cmp	r3, r4
 8008ad6:	d0f4      	beq.n	8008ac2 <strncpy+0x8>
 8008ad8:	f803 5b01 	strb.w	r5, [r3], #1
 8008adc:	e7fa      	b.n	8008ad4 <strncpy+0x1a>
 8008ade:	461c      	mov	r4, r3
 8008ae0:	4632      	mov	r2, r6
 8008ae2:	e7ed      	b.n	8008ac0 <strncpy+0x6>

08008ae4 <strstr>:
 8008ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ae6:	7803      	ldrb	r3, [r0, #0]
 8008ae8:	b17b      	cbz	r3, 8008b0a <strstr+0x26>
 8008aea:	4604      	mov	r4, r0
 8008aec:	7823      	ldrb	r3, [r4, #0]
 8008aee:	4620      	mov	r0, r4
 8008af0:	1c66      	adds	r6, r4, #1
 8008af2:	b17b      	cbz	r3, 8008b14 <strstr+0x30>
 8008af4:	1e4a      	subs	r2, r1, #1
 8008af6:	1e63      	subs	r3, r4, #1
 8008af8:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8008afc:	b14d      	cbz	r5, 8008b12 <strstr+0x2e>
 8008afe:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8008b02:	42af      	cmp	r7, r5
 8008b04:	4634      	mov	r4, r6
 8008b06:	d0f7      	beq.n	8008af8 <strstr+0x14>
 8008b08:	e7f0      	b.n	8008aec <strstr+0x8>
 8008b0a:	780b      	ldrb	r3, [r1, #0]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	bf18      	it	ne
 8008b10:	2000      	movne	r0, #0
 8008b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b14:	4618      	mov	r0, r3
 8008b16:	e7fc      	b.n	8008b12 <strstr+0x2e>

08008b18 <strtok>:
 8008b18:	4b13      	ldr	r3, [pc, #76]	; (8008b68 <strtok+0x50>)
 8008b1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b1e:	681d      	ldr	r5, [r3, #0]
 8008b20:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8008b22:	4606      	mov	r6, r0
 8008b24:	460f      	mov	r7, r1
 8008b26:	b9b4      	cbnz	r4, 8008b56 <strtok+0x3e>
 8008b28:	2050      	movs	r0, #80	; 0x50
 8008b2a:	f7ff feb5 	bl	8008898 <malloc>
 8008b2e:	65a8      	str	r0, [r5, #88]	; 0x58
 8008b30:	e9c0 4400 	strd	r4, r4, [r0]
 8008b34:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008b38:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008b3c:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8008b40:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8008b44:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8008b48:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8008b4c:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8008b50:	6184      	str	r4, [r0, #24]
 8008b52:	7704      	strb	r4, [r0, #28]
 8008b54:	6244      	str	r4, [r0, #36]	; 0x24
 8008b56:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8008b58:	4639      	mov	r1, r7
 8008b5a:	4630      	mov	r0, r6
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b62:	f000 b803 	b.w	8008b6c <__strtok_r>
 8008b66:	bf00      	nop
 8008b68:	20000090 	.word	0x20000090

08008b6c <__strtok_r>:
 8008b6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b6e:	b918      	cbnz	r0, 8008b78 <__strtok_r+0xc>
 8008b70:	6810      	ldr	r0, [r2, #0]
 8008b72:	b908      	cbnz	r0, 8008b78 <__strtok_r+0xc>
 8008b74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b76:	4620      	mov	r0, r4
 8008b78:	4604      	mov	r4, r0
 8008b7a:	460f      	mov	r7, r1
 8008b7c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008b80:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008b84:	b91e      	cbnz	r6, 8008b8e <__strtok_r+0x22>
 8008b86:	b96d      	cbnz	r5, 8008ba4 <__strtok_r+0x38>
 8008b88:	6015      	str	r5, [r2, #0]
 8008b8a:	4628      	mov	r0, r5
 8008b8c:	e7f2      	b.n	8008b74 <__strtok_r+0x8>
 8008b8e:	42b5      	cmp	r5, r6
 8008b90:	d1f6      	bne.n	8008b80 <__strtok_r+0x14>
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d1ef      	bne.n	8008b76 <__strtok_r+0xa>
 8008b96:	6014      	str	r4, [r2, #0]
 8008b98:	7003      	strb	r3, [r0, #0]
 8008b9a:	e7eb      	b.n	8008b74 <__strtok_r+0x8>
 8008b9c:	462b      	mov	r3, r5
 8008b9e:	e00d      	b.n	8008bbc <__strtok_r+0x50>
 8008ba0:	b926      	cbnz	r6, 8008bac <__strtok_r+0x40>
 8008ba2:	461c      	mov	r4, r3
 8008ba4:	4623      	mov	r3, r4
 8008ba6:	460f      	mov	r7, r1
 8008ba8:	f813 5b01 	ldrb.w	r5, [r3], #1
 8008bac:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008bb0:	42b5      	cmp	r5, r6
 8008bb2:	d1f5      	bne.n	8008ba0 <__strtok_r+0x34>
 8008bb4:	2d00      	cmp	r5, #0
 8008bb6:	d0f1      	beq.n	8008b9c <__strtok_r+0x30>
 8008bb8:	2100      	movs	r1, #0
 8008bba:	7021      	strb	r1, [r4, #0]
 8008bbc:	6013      	str	r3, [r2, #0]
 8008bbe:	e7d9      	b.n	8008b74 <__strtok_r+0x8>

08008bc0 <__malloc_lock>:
 8008bc0:	4770      	bx	lr

08008bc2 <__malloc_unlock>:
 8008bc2:	4770      	bx	lr

08008bc4 <__ssputs_r>:
 8008bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bc8:	688e      	ldr	r6, [r1, #8]
 8008bca:	429e      	cmp	r6, r3
 8008bcc:	4682      	mov	sl, r0
 8008bce:	460c      	mov	r4, r1
 8008bd0:	4690      	mov	r8, r2
 8008bd2:	4699      	mov	r9, r3
 8008bd4:	d837      	bhi.n	8008c46 <__ssputs_r+0x82>
 8008bd6:	898a      	ldrh	r2, [r1, #12]
 8008bd8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008bdc:	d031      	beq.n	8008c42 <__ssputs_r+0x7e>
 8008bde:	6825      	ldr	r5, [r4, #0]
 8008be0:	6909      	ldr	r1, [r1, #16]
 8008be2:	1a6f      	subs	r7, r5, r1
 8008be4:	6965      	ldr	r5, [r4, #20]
 8008be6:	2302      	movs	r3, #2
 8008be8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008bec:	fb95 f5f3 	sdiv	r5, r5, r3
 8008bf0:	f109 0301 	add.w	r3, r9, #1
 8008bf4:	443b      	add	r3, r7
 8008bf6:	429d      	cmp	r5, r3
 8008bf8:	bf38      	it	cc
 8008bfa:	461d      	movcc	r5, r3
 8008bfc:	0553      	lsls	r3, r2, #21
 8008bfe:	d530      	bpl.n	8008c62 <__ssputs_r+0x9e>
 8008c00:	4629      	mov	r1, r5
 8008c02:	f7ff fec1 	bl	8008988 <_malloc_r>
 8008c06:	4606      	mov	r6, r0
 8008c08:	b950      	cbnz	r0, 8008c20 <__ssputs_r+0x5c>
 8008c0a:	230c      	movs	r3, #12
 8008c0c:	f8ca 3000 	str.w	r3, [sl]
 8008c10:	89a3      	ldrh	r3, [r4, #12]
 8008c12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c16:	81a3      	strh	r3, [r4, #12]
 8008c18:	f04f 30ff 	mov.w	r0, #4294967295
 8008c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c20:	463a      	mov	r2, r7
 8008c22:	6921      	ldr	r1, [r4, #16]
 8008c24:	f7ff fe4f 	bl	80088c6 <memcpy>
 8008c28:	89a3      	ldrh	r3, [r4, #12]
 8008c2a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008c2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c32:	81a3      	strh	r3, [r4, #12]
 8008c34:	6126      	str	r6, [r4, #16]
 8008c36:	6165      	str	r5, [r4, #20]
 8008c38:	443e      	add	r6, r7
 8008c3a:	1bed      	subs	r5, r5, r7
 8008c3c:	6026      	str	r6, [r4, #0]
 8008c3e:	60a5      	str	r5, [r4, #8]
 8008c40:	464e      	mov	r6, r9
 8008c42:	454e      	cmp	r6, r9
 8008c44:	d900      	bls.n	8008c48 <__ssputs_r+0x84>
 8008c46:	464e      	mov	r6, r9
 8008c48:	4632      	mov	r2, r6
 8008c4a:	4641      	mov	r1, r8
 8008c4c:	6820      	ldr	r0, [r4, #0]
 8008c4e:	f000 fa93 	bl	8009178 <memmove>
 8008c52:	68a3      	ldr	r3, [r4, #8]
 8008c54:	1b9b      	subs	r3, r3, r6
 8008c56:	60a3      	str	r3, [r4, #8]
 8008c58:	6823      	ldr	r3, [r4, #0]
 8008c5a:	441e      	add	r6, r3
 8008c5c:	6026      	str	r6, [r4, #0]
 8008c5e:	2000      	movs	r0, #0
 8008c60:	e7dc      	b.n	8008c1c <__ssputs_r+0x58>
 8008c62:	462a      	mov	r2, r5
 8008c64:	f000 faa1 	bl	80091aa <_realloc_r>
 8008c68:	4606      	mov	r6, r0
 8008c6a:	2800      	cmp	r0, #0
 8008c6c:	d1e2      	bne.n	8008c34 <__ssputs_r+0x70>
 8008c6e:	6921      	ldr	r1, [r4, #16]
 8008c70:	4650      	mov	r0, sl
 8008c72:	f7ff fe3b 	bl	80088ec <_free_r>
 8008c76:	e7c8      	b.n	8008c0a <__ssputs_r+0x46>

08008c78 <_svfiprintf_r>:
 8008c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c7c:	461d      	mov	r5, r3
 8008c7e:	898b      	ldrh	r3, [r1, #12]
 8008c80:	061f      	lsls	r7, r3, #24
 8008c82:	b09d      	sub	sp, #116	; 0x74
 8008c84:	4680      	mov	r8, r0
 8008c86:	460c      	mov	r4, r1
 8008c88:	4616      	mov	r6, r2
 8008c8a:	d50f      	bpl.n	8008cac <_svfiprintf_r+0x34>
 8008c8c:	690b      	ldr	r3, [r1, #16]
 8008c8e:	b96b      	cbnz	r3, 8008cac <_svfiprintf_r+0x34>
 8008c90:	2140      	movs	r1, #64	; 0x40
 8008c92:	f7ff fe79 	bl	8008988 <_malloc_r>
 8008c96:	6020      	str	r0, [r4, #0]
 8008c98:	6120      	str	r0, [r4, #16]
 8008c9a:	b928      	cbnz	r0, 8008ca8 <_svfiprintf_r+0x30>
 8008c9c:	230c      	movs	r3, #12
 8008c9e:	f8c8 3000 	str.w	r3, [r8]
 8008ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca6:	e0c8      	b.n	8008e3a <_svfiprintf_r+0x1c2>
 8008ca8:	2340      	movs	r3, #64	; 0x40
 8008caa:	6163      	str	r3, [r4, #20]
 8008cac:	2300      	movs	r3, #0
 8008cae:	9309      	str	r3, [sp, #36]	; 0x24
 8008cb0:	2320      	movs	r3, #32
 8008cb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cb6:	2330      	movs	r3, #48	; 0x30
 8008cb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008cbc:	9503      	str	r5, [sp, #12]
 8008cbe:	f04f 0b01 	mov.w	fp, #1
 8008cc2:	4637      	mov	r7, r6
 8008cc4:	463d      	mov	r5, r7
 8008cc6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008cca:	b10b      	cbz	r3, 8008cd0 <_svfiprintf_r+0x58>
 8008ccc:	2b25      	cmp	r3, #37	; 0x25
 8008cce:	d13e      	bne.n	8008d4e <_svfiprintf_r+0xd6>
 8008cd0:	ebb7 0a06 	subs.w	sl, r7, r6
 8008cd4:	d00b      	beq.n	8008cee <_svfiprintf_r+0x76>
 8008cd6:	4653      	mov	r3, sl
 8008cd8:	4632      	mov	r2, r6
 8008cda:	4621      	mov	r1, r4
 8008cdc:	4640      	mov	r0, r8
 8008cde:	f7ff ff71 	bl	8008bc4 <__ssputs_r>
 8008ce2:	3001      	adds	r0, #1
 8008ce4:	f000 80a4 	beq.w	8008e30 <_svfiprintf_r+0x1b8>
 8008ce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cea:	4453      	add	r3, sl
 8008cec:	9309      	str	r3, [sp, #36]	; 0x24
 8008cee:	783b      	ldrb	r3, [r7, #0]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	f000 809d 	beq.w	8008e30 <_svfiprintf_r+0x1b8>
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8008cfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d00:	9304      	str	r3, [sp, #16]
 8008d02:	9307      	str	r3, [sp, #28]
 8008d04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d08:	931a      	str	r3, [sp, #104]	; 0x68
 8008d0a:	462f      	mov	r7, r5
 8008d0c:	2205      	movs	r2, #5
 8008d0e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008d12:	4850      	ldr	r0, [pc, #320]	; (8008e54 <_svfiprintf_r+0x1dc>)
 8008d14:	f7f7 fabc 	bl	8000290 <memchr>
 8008d18:	9b04      	ldr	r3, [sp, #16]
 8008d1a:	b9d0      	cbnz	r0, 8008d52 <_svfiprintf_r+0xda>
 8008d1c:	06d9      	lsls	r1, r3, #27
 8008d1e:	bf44      	itt	mi
 8008d20:	2220      	movmi	r2, #32
 8008d22:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008d26:	071a      	lsls	r2, r3, #28
 8008d28:	bf44      	itt	mi
 8008d2a:	222b      	movmi	r2, #43	; 0x2b
 8008d2c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008d30:	782a      	ldrb	r2, [r5, #0]
 8008d32:	2a2a      	cmp	r2, #42	; 0x2a
 8008d34:	d015      	beq.n	8008d62 <_svfiprintf_r+0xea>
 8008d36:	9a07      	ldr	r2, [sp, #28]
 8008d38:	462f      	mov	r7, r5
 8008d3a:	2000      	movs	r0, #0
 8008d3c:	250a      	movs	r5, #10
 8008d3e:	4639      	mov	r1, r7
 8008d40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d44:	3b30      	subs	r3, #48	; 0x30
 8008d46:	2b09      	cmp	r3, #9
 8008d48:	d94d      	bls.n	8008de6 <_svfiprintf_r+0x16e>
 8008d4a:	b1b8      	cbz	r0, 8008d7c <_svfiprintf_r+0x104>
 8008d4c:	e00f      	b.n	8008d6e <_svfiprintf_r+0xf6>
 8008d4e:	462f      	mov	r7, r5
 8008d50:	e7b8      	b.n	8008cc4 <_svfiprintf_r+0x4c>
 8008d52:	4a40      	ldr	r2, [pc, #256]	; (8008e54 <_svfiprintf_r+0x1dc>)
 8008d54:	1a80      	subs	r0, r0, r2
 8008d56:	fa0b f000 	lsl.w	r0, fp, r0
 8008d5a:	4318      	orrs	r0, r3
 8008d5c:	9004      	str	r0, [sp, #16]
 8008d5e:	463d      	mov	r5, r7
 8008d60:	e7d3      	b.n	8008d0a <_svfiprintf_r+0x92>
 8008d62:	9a03      	ldr	r2, [sp, #12]
 8008d64:	1d11      	adds	r1, r2, #4
 8008d66:	6812      	ldr	r2, [r2, #0]
 8008d68:	9103      	str	r1, [sp, #12]
 8008d6a:	2a00      	cmp	r2, #0
 8008d6c:	db01      	blt.n	8008d72 <_svfiprintf_r+0xfa>
 8008d6e:	9207      	str	r2, [sp, #28]
 8008d70:	e004      	b.n	8008d7c <_svfiprintf_r+0x104>
 8008d72:	4252      	negs	r2, r2
 8008d74:	f043 0302 	orr.w	r3, r3, #2
 8008d78:	9207      	str	r2, [sp, #28]
 8008d7a:	9304      	str	r3, [sp, #16]
 8008d7c:	783b      	ldrb	r3, [r7, #0]
 8008d7e:	2b2e      	cmp	r3, #46	; 0x2e
 8008d80:	d10c      	bne.n	8008d9c <_svfiprintf_r+0x124>
 8008d82:	787b      	ldrb	r3, [r7, #1]
 8008d84:	2b2a      	cmp	r3, #42	; 0x2a
 8008d86:	d133      	bne.n	8008df0 <_svfiprintf_r+0x178>
 8008d88:	9b03      	ldr	r3, [sp, #12]
 8008d8a:	1d1a      	adds	r2, r3, #4
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	9203      	str	r2, [sp, #12]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	bfb8      	it	lt
 8008d94:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d98:	3702      	adds	r7, #2
 8008d9a:	9305      	str	r3, [sp, #20]
 8008d9c:	4d2e      	ldr	r5, [pc, #184]	; (8008e58 <_svfiprintf_r+0x1e0>)
 8008d9e:	7839      	ldrb	r1, [r7, #0]
 8008da0:	2203      	movs	r2, #3
 8008da2:	4628      	mov	r0, r5
 8008da4:	f7f7 fa74 	bl	8000290 <memchr>
 8008da8:	b138      	cbz	r0, 8008dba <_svfiprintf_r+0x142>
 8008daa:	2340      	movs	r3, #64	; 0x40
 8008dac:	1b40      	subs	r0, r0, r5
 8008dae:	fa03 f000 	lsl.w	r0, r3, r0
 8008db2:	9b04      	ldr	r3, [sp, #16]
 8008db4:	4303      	orrs	r3, r0
 8008db6:	3701      	adds	r7, #1
 8008db8:	9304      	str	r3, [sp, #16]
 8008dba:	7839      	ldrb	r1, [r7, #0]
 8008dbc:	4827      	ldr	r0, [pc, #156]	; (8008e5c <_svfiprintf_r+0x1e4>)
 8008dbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008dc2:	2206      	movs	r2, #6
 8008dc4:	1c7e      	adds	r6, r7, #1
 8008dc6:	f7f7 fa63 	bl	8000290 <memchr>
 8008dca:	2800      	cmp	r0, #0
 8008dcc:	d038      	beq.n	8008e40 <_svfiprintf_r+0x1c8>
 8008dce:	4b24      	ldr	r3, [pc, #144]	; (8008e60 <_svfiprintf_r+0x1e8>)
 8008dd0:	bb13      	cbnz	r3, 8008e18 <_svfiprintf_r+0x1a0>
 8008dd2:	9b03      	ldr	r3, [sp, #12]
 8008dd4:	3307      	adds	r3, #7
 8008dd6:	f023 0307 	bic.w	r3, r3, #7
 8008dda:	3308      	adds	r3, #8
 8008ddc:	9303      	str	r3, [sp, #12]
 8008dde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008de0:	444b      	add	r3, r9
 8008de2:	9309      	str	r3, [sp, #36]	; 0x24
 8008de4:	e76d      	b.n	8008cc2 <_svfiprintf_r+0x4a>
 8008de6:	fb05 3202 	mla	r2, r5, r2, r3
 8008dea:	2001      	movs	r0, #1
 8008dec:	460f      	mov	r7, r1
 8008dee:	e7a6      	b.n	8008d3e <_svfiprintf_r+0xc6>
 8008df0:	2300      	movs	r3, #0
 8008df2:	3701      	adds	r7, #1
 8008df4:	9305      	str	r3, [sp, #20]
 8008df6:	4619      	mov	r1, r3
 8008df8:	250a      	movs	r5, #10
 8008dfa:	4638      	mov	r0, r7
 8008dfc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e00:	3a30      	subs	r2, #48	; 0x30
 8008e02:	2a09      	cmp	r2, #9
 8008e04:	d903      	bls.n	8008e0e <_svfiprintf_r+0x196>
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d0c8      	beq.n	8008d9c <_svfiprintf_r+0x124>
 8008e0a:	9105      	str	r1, [sp, #20]
 8008e0c:	e7c6      	b.n	8008d9c <_svfiprintf_r+0x124>
 8008e0e:	fb05 2101 	mla	r1, r5, r1, r2
 8008e12:	2301      	movs	r3, #1
 8008e14:	4607      	mov	r7, r0
 8008e16:	e7f0      	b.n	8008dfa <_svfiprintf_r+0x182>
 8008e18:	ab03      	add	r3, sp, #12
 8008e1a:	9300      	str	r3, [sp, #0]
 8008e1c:	4622      	mov	r2, r4
 8008e1e:	4b11      	ldr	r3, [pc, #68]	; (8008e64 <_svfiprintf_r+0x1ec>)
 8008e20:	a904      	add	r1, sp, #16
 8008e22:	4640      	mov	r0, r8
 8008e24:	f3af 8000 	nop.w
 8008e28:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008e2c:	4681      	mov	r9, r0
 8008e2e:	d1d6      	bne.n	8008dde <_svfiprintf_r+0x166>
 8008e30:	89a3      	ldrh	r3, [r4, #12]
 8008e32:	065b      	lsls	r3, r3, #25
 8008e34:	f53f af35 	bmi.w	8008ca2 <_svfiprintf_r+0x2a>
 8008e38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e3a:	b01d      	add	sp, #116	; 0x74
 8008e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e40:	ab03      	add	r3, sp, #12
 8008e42:	9300      	str	r3, [sp, #0]
 8008e44:	4622      	mov	r2, r4
 8008e46:	4b07      	ldr	r3, [pc, #28]	; (8008e64 <_svfiprintf_r+0x1ec>)
 8008e48:	a904      	add	r1, sp, #16
 8008e4a:	4640      	mov	r0, r8
 8008e4c:	f000 f882 	bl	8008f54 <_printf_i>
 8008e50:	e7ea      	b.n	8008e28 <_svfiprintf_r+0x1b0>
 8008e52:	bf00      	nop
 8008e54:	080094c2 	.word	0x080094c2
 8008e58:	080094c8 	.word	0x080094c8
 8008e5c:	080094cc 	.word	0x080094cc
 8008e60:	00000000 	.word	0x00000000
 8008e64:	08008bc5 	.word	0x08008bc5

08008e68 <_printf_common>:
 8008e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e6c:	4691      	mov	r9, r2
 8008e6e:	461f      	mov	r7, r3
 8008e70:	688a      	ldr	r2, [r1, #8]
 8008e72:	690b      	ldr	r3, [r1, #16]
 8008e74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	bfb8      	it	lt
 8008e7c:	4613      	movlt	r3, r2
 8008e7e:	f8c9 3000 	str.w	r3, [r9]
 8008e82:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008e86:	4606      	mov	r6, r0
 8008e88:	460c      	mov	r4, r1
 8008e8a:	b112      	cbz	r2, 8008e92 <_printf_common+0x2a>
 8008e8c:	3301      	adds	r3, #1
 8008e8e:	f8c9 3000 	str.w	r3, [r9]
 8008e92:	6823      	ldr	r3, [r4, #0]
 8008e94:	0699      	lsls	r1, r3, #26
 8008e96:	bf42      	ittt	mi
 8008e98:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008e9c:	3302      	addmi	r3, #2
 8008e9e:	f8c9 3000 	strmi.w	r3, [r9]
 8008ea2:	6825      	ldr	r5, [r4, #0]
 8008ea4:	f015 0506 	ands.w	r5, r5, #6
 8008ea8:	d107      	bne.n	8008eba <_printf_common+0x52>
 8008eaa:	f104 0a19 	add.w	sl, r4, #25
 8008eae:	68e3      	ldr	r3, [r4, #12]
 8008eb0:	f8d9 2000 	ldr.w	r2, [r9]
 8008eb4:	1a9b      	subs	r3, r3, r2
 8008eb6:	42ab      	cmp	r3, r5
 8008eb8:	dc28      	bgt.n	8008f0c <_printf_common+0xa4>
 8008eba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008ebe:	6822      	ldr	r2, [r4, #0]
 8008ec0:	3300      	adds	r3, #0
 8008ec2:	bf18      	it	ne
 8008ec4:	2301      	movne	r3, #1
 8008ec6:	0692      	lsls	r2, r2, #26
 8008ec8:	d42d      	bmi.n	8008f26 <_printf_common+0xbe>
 8008eca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008ece:	4639      	mov	r1, r7
 8008ed0:	4630      	mov	r0, r6
 8008ed2:	47c0      	blx	r8
 8008ed4:	3001      	adds	r0, #1
 8008ed6:	d020      	beq.n	8008f1a <_printf_common+0xb2>
 8008ed8:	6823      	ldr	r3, [r4, #0]
 8008eda:	68e5      	ldr	r5, [r4, #12]
 8008edc:	f8d9 2000 	ldr.w	r2, [r9]
 8008ee0:	f003 0306 	and.w	r3, r3, #6
 8008ee4:	2b04      	cmp	r3, #4
 8008ee6:	bf08      	it	eq
 8008ee8:	1aad      	subeq	r5, r5, r2
 8008eea:	68a3      	ldr	r3, [r4, #8]
 8008eec:	6922      	ldr	r2, [r4, #16]
 8008eee:	bf0c      	ite	eq
 8008ef0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ef4:	2500      	movne	r5, #0
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	bfc4      	itt	gt
 8008efa:	1a9b      	subgt	r3, r3, r2
 8008efc:	18ed      	addgt	r5, r5, r3
 8008efe:	f04f 0900 	mov.w	r9, #0
 8008f02:	341a      	adds	r4, #26
 8008f04:	454d      	cmp	r5, r9
 8008f06:	d11a      	bne.n	8008f3e <_printf_common+0xd6>
 8008f08:	2000      	movs	r0, #0
 8008f0a:	e008      	b.n	8008f1e <_printf_common+0xb6>
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	4652      	mov	r2, sl
 8008f10:	4639      	mov	r1, r7
 8008f12:	4630      	mov	r0, r6
 8008f14:	47c0      	blx	r8
 8008f16:	3001      	adds	r0, #1
 8008f18:	d103      	bne.n	8008f22 <_printf_common+0xba>
 8008f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f22:	3501      	adds	r5, #1
 8008f24:	e7c3      	b.n	8008eae <_printf_common+0x46>
 8008f26:	18e1      	adds	r1, r4, r3
 8008f28:	1c5a      	adds	r2, r3, #1
 8008f2a:	2030      	movs	r0, #48	; 0x30
 8008f2c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008f30:	4422      	add	r2, r4
 8008f32:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008f36:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008f3a:	3302      	adds	r3, #2
 8008f3c:	e7c5      	b.n	8008eca <_printf_common+0x62>
 8008f3e:	2301      	movs	r3, #1
 8008f40:	4622      	mov	r2, r4
 8008f42:	4639      	mov	r1, r7
 8008f44:	4630      	mov	r0, r6
 8008f46:	47c0      	blx	r8
 8008f48:	3001      	adds	r0, #1
 8008f4a:	d0e6      	beq.n	8008f1a <_printf_common+0xb2>
 8008f4c:	f109 0901 	add.w	r9, r9, #1
 8008f50:	e7d8      	b.n	8008f04 <_printf_common+0x9c>
	...

08008f54 <_printf_i>:
 8008f54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f58:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008f5c:	460c      	mov	r4, r1
 8008f5e:	7e09      	ldrb	r1, [r1, #24]
 8008f60:	b085      	sub	sp, #20
 8008f62:	296e      	cmp	r1, #110	; 0x6e
 8008f64:	4617      	mov	r7, r2
 8008f66:	4606      	mov	r6, r0
 8008f68:	4698      	mov	r8, r3
 8008f6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f6c:	f000 80b3 	beq.w	80090d6 <_printf_i+0x182>
 8008f70:	d822      	bhi.n	8008fb8 <_printf_i+0x64>
 8008f72:	2963      	cmp	r1, #99	; 0x63
 8008f74:	d036      	beq.n	8008fe4 <_printf_i+0x90>
 8008f76:	d80a      	bhi.n	8008f8e <_printf_i+0x3a>
 8008f78:	2900      	cmp	r1, #0
 8008f7a:	f000 80b9 	beq.w	80090f0 <_printf_i+0x19c>
 8008f7e:	2958      	cmp	r1, #88	; 0x58
 8008f80:	f000 8083 	beq.w	800908a <_printf_i+0x136>
 8008f84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f88:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008f8c:	e032      	b.n	8008ff4 <_printf_i+0xa0>
 8008f8e:	2964      	cmp	r1, #100	; 0x64
 8008f90:	d001      	beq.n	8008f96 <_printf_i+0x42>
 8008f92:	2969      	cmp	r1, #105	; 0x69
 8008f94:	d1f6      	bne.n	8008f84 <_printf_i+0x30>
 8008f96:	6820      	ldr	r0, [r4, #0]
 8008f98:	6813      	ldr	r3, [r2, #0]
 8008f9a:	0605      	lsls	r5, r0, #24
 8008f9c:	f103 0104 	add.w	r1, r3, #4
 8008fa0:	d52a      	bpl.n	8008ff8 <_printf_i+0xa4>
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	6011      	str	r1, [r2, #0]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	da03      	bge.n	8008fb2 <_printf_i+0x5e>
 8008faa:	222d      	movs	r2, #45	; 0x2d
 8008fac:	425b      	negs	r3, r3
 8008fae:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008fb2:	486f      	ldr	r0, [pc, #444]	; (8009170 <_printf_i+0x21c>)
 8008fb4:	220a      	movs	r2, #10
 8008fb6:	e039      	b.n	800902c <_printf_i+0xd8>
 8008fb8:	2973      	cmp	r1, #115	; 0x73
 8008fba:	f000 809d 	beq.w	80090f8 <_printf_i+0x1a4>
 8008fbe:	d808      	bhi.n	8008fd2 <_printf_i+0x7e>
 8008fc0:	296f      	cmp	r1, #111	; 0x6f
 8008fc2:	d020      	beq.n	8009006 <_printf_i+0xb2>
 8008fc4:	2970      	cmp	r1, #112	; 0x70
 8008fc6:	d1dd      	bne.n	8008f84 <_printf_i+0x30>
 8008fc8:	6823      	ldr	r3, [r4, #0]
 8008fca:	f043 0320 	orr.w	r3, r3, #32
 8008fce:	6023      	str	r3, [r4, #0]
 8008fd0:	e003      	b.n	8008fda <_printf_i+0x86>
 8008fd2:	2975      	cmp	r1, #117	; 0x75
 8008fd4:	d017      	beq.n	8009006 <_printf_i+0xb2>
 8008fd6:	2978      	cmp	r1, #120	; 0x78
 8008fd8:	d1d4      	bne.n	8008f84 <_printf_i+0x30>
 8008fda:	2378      	movs	r3, #120	; 0x78
 8008fdc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008fe0:	4864      	ldr	r0, [pc, #400]	; (8009174 <_printf_i+0x220>)
 8008fe2:	e055      	b.n	8009090 <_printf_i+0x13c>
 8008fe4:	6813      	ldr	r3, [r2, #0]
 8008fe6:	1d19      	adds	r1, r3, #4
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	6011      	str	r1, [r2, #0]
 8008fec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ff0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ff4:	2301      	movs	r3, #1
 8008ff6:	e08c      	b.n	8009112 <_printf_i+0x1be>
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	6011      	str	r1, [r2, #0]
 8008ffc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009000:	bf18      	it	ne
 8009002:	b21b      	sxthne	r3, r3
 8009004:	e7cf      	b.n	8008fa6 <_printf_i+0x52>
 8009006:	6813      	ldr	r3, [r2, #0]
 8009008:	6825      	ldr	r5, [r4, #0]
 800900a:	1d18      	adds	r0, r3, #4
 800900c:	6010      	str	r0, [r2, #0]
 800900e:	0628      	lsls	r0, r5, #24
 8009010:	d501      	bpl.n	8009016 <_printf_i+0xc2>
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	e002      	b.n	800901c <_printf_i+0xc8>
 8009016:	0668      	lsls	r0, r5, #25
 8009018:	d5fb      	bpl.n	8009012 <_printf_i+0xbe>
 800901a:	881b      	ldrh	r3, [r3, #0]
 800901c:	4854      	ldr	r0, [pc, #336]	; (8009170 <_printf_i+0x21c>)
 800901e:	296f      	cmp	r1, #111	; 0x6f
 8009020:	bf14      	ite	ne
 8009022:	220a      	movne	r2, #10
 8009024:	2208      	moveq	r2, #8
 8009026:	2100      	movs	r1, #0
 8009028:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800902c:	6865      	ldr	r5, [r4, #4]
 800902e:	60a5      	str	r5, [r4, #8]
 8009030:	2d00      	cmp	r5, #0
 8009032:	f2c0 8095 	blt.w	8009160 <_printf_i+0x20c>
 8009036:	6821      	ldr	r1, [r4, #0]
 8009038:	f021 0104 	bic.w	r1, r1, #4
 800903c:	6021      	str	r1, [r4, #0]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d13d      	bne.n	80090be <_printf_i+0x16a>
 8009042:	2d00      	cmp	r5, #0
 8009044:	f040 808e 	bne.w	8009164 <_printf_i+0x210>
 8009048:	4665      	mov	r5, ip
 800904a:	2a08      	cmp	r2, #8
 800904c:	d10b      	bne.n	8009066 <_printf_i+0x112>
 800904e:	6823      	ldr	r3, [r4, #0]
 8009050:	07db      	lsls	r3, r3, #31
 8009052:	d508      	bpl.n	8009066 <_printf_i+0x112>
 8009054:	6923      	ldr	r3, [r4, #16]
 8009056:	6862      	ldr	r2, [r4, #4]
 8009058:	429a      	cmp	r2, r3
 800905a:	bfde      	ittt	le
 800905c:	2330      	movle	r3, #48	; 0x30
 800905e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009062:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009066:	ebac 0305 	sub.w	r3, ip, r5
 800906a:	6123      	str	r3, [r4, #16]
 800906c:	f8cd 8000 	str.w	r8, [sp]
 8009070:	463b      	mov	r3, r7
 8009072:	aa03      	add	r2, sp, #12
 8009074:	4621      	mov	r1, r4
 8009076:	4630      	mov	r0, r6
 8009078:	f7ff fef6 	bl	8008e68 <_printf_common>
 800907c:	3001      	adds	r0, #1
 800907e:	d14d      	bne.n	800911c <_printf_i+0x1c8>
 8009080:	f04f 30ff 	mov.w	r0, #4294967295
 8009084:	b005      	add	sp, #20
 8009086:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800908a:	4839      	ldr	r0, [pc, #228]	; (8009170 <_printf_i+0x21c>)
 800908c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009090:	6813      	ldr	r3, [r2, #0]
 8009092:	6821      	ldr	r1, [r4, #0]
 8009094:	1d1d      	adds	r5, r3, #4
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	6015      	str	r5, [r2, #0]
 800909a:	060a      	lsls	r2, r1, #24
 800909c:	d50b      	bpl.n	80090b6 <_printf_i+0x162>
 800909e:	07ca      	lsls	r2, r1, #31
 80090a0:	bf44      	itt	mi
 80090a2:	f041 0120 	orrmi.w	r1, r1, #32
 80090a6:	6021      	strmi	r1, [r4, #0]
 80090a8:	b91b      	cbnz	r3, 80090b2 <_printf_i+0x15e>
 80090aa:	6822      	ldr	r2, [r4, #0]
 80090ac:	f022 0220 	bic.w	r2, r2, #32
 80090b0:	6022      	str	r2, [r4, #0]
 80090b2:	2210      	movs	r2, #16
 80090b4:	e7b7      	b.n	8009026 <_printf_i+0xd2>
 80090b6:	064d      	lsls	r5, r1, #25
 80090b8:	bf48      	it	mi
 80090ba:	b29b      	uxthmi	r3, r3
 80090bc:	e7ef      	b.n	800909e <_printf_i+0x14a>
 80090be:	4665      	mov	r5, ip
 80090c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80090c4:	fb02 3311 	mls	r3, r2, r1, r3
 80090c8:	5cc3      	ldrb	r3, [r0, r3]
 80090ca:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80090ce:	460b      	mov	r3, r1
 80090d0:	2900      	cmp	r1, #0
 80090d2:	d1f5      	bne.n	80090c0 <_printf_i+0x16c>
 80090d4:	e7b9      	b.n	800904a <_printf_i+0xf6>
 80090d6:	6813      	ldr	r3, [r2, #0]
 80090d8:	6825      	ldr	r5, [r4, #0]
 80090da:	6961      	ldr	r1, [r4, #20]
 80090dc:	1d18      	adds	r0, r3, #4
 80090de:	6010      	str	r0, [r2, #0]
 80090e0:	0628      	lsls	r0, r5, #24
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	d501      	bpl.n	80090ea <_printf_i+0x196>
 80090e6:	6019      	str	r1, [r3, #0]
 80090e8:	e002      	b.n	80090f0 <_printf_i+0x19c>
 80090ea:	066a      	lsls	r2, r5, #25
 80090ec:	d5fb      	bpl.n	80090e6 <_printf_i+0x192>
 80090ee:	8019      	strh	r1, [r3, #0]
 80090f0:	2300      	movs	r3, #0
 80090f2:	6123      	str	r3, [r4, #16]
 80090f4:	4665      	mov	r5, ip
 80090f6:	e7b9      	b.n	800906c <_printf_i+0x118>
 80090f8:	6813      	ldr	r3, [r2, #0]
 80090fa:	1d19      	adds	r1, r3, #4
 80090fc:	6011      	str	r1, [r2, #0]
 80090fe:	681d      	ldr	r5, [r3, #0]
 8009100:	6862      	ldr	r2, [r4, #4]
 8009102:	2100      	movs	r1, #0
 8009104:	4628      	mov	r0, r5
 8009106:	f7f7 f8c3 	bl	8000290 <memchr>
 800910a:	b108      	cbz	r0, 8009110 <_printf_i+0x1bc>
 800910c:	1b40      	subs	r0, r0, r5
 800910e:	6060      	str	r0, [r4, #4]
 8009110:	6863      	ldr	r3, [r4, #4]
 8009112:	6123      	str	r3, [r4, #16]
 8009114:	2300      	movs	r3, #0
 8009116:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800911a:	e7a7      	b.n	800906c <_printf_i+0x118>
 800911c:	6923      	ldr	r3, [r4, #16]
 800911e:	462a      	mov	r2, r5
 8009120:	4639      	mov	r1, r7
 8009122:	4630      	mov	r0, r6
 8009124:	47c0      	blx	r8
 8009126:	3001      	adds	r0, #1
 8009128:	d0aa      	beq.n	8009080 <_printf_i+0x12c>
 800912a:	6823      	ldr	r3, [r4, #0]
 800912c:	079b      	lsls	r3, r3, #30
 800912e:	d413      	bmi.n	8009158 <_printf_i+0x204>
 8009130:	68e0      	ldr	r0, [r4, #12]
 8009132:	9b03      	ldr	r3, [sp, #12]
 8009134:	4298      	cmp	r0, r3
 8009136:	bfb8      	it	lt
 8009138:	4618      	movlt	r0, r3
 800913a:	e7a3      	b.n	8009084 <_printf_i+0x130>
 800913c:	2301      	movs	r3, #1
 800913e:	464a      	mov	r2, r9
 8009140:	4639      	mov	r1, r7
 8009142:	4630      	mov	r0, r6
 8009144:	47c0      	blx	r8
 8009146:	3001      	adds	r0, #1
 8009148:	d09a      	beq.n	8009080 <_printf_i+0x12c>
 800914a:	3501      	adds	r5, #1
 800914c:	68e3      	ldr	r3, [r4, #12]
 800914e:	9a03      	ldr	r2, [sp, #12]
 8009150:	1a9b      	subs	r3, r3, r2
 8009152:	42ab      	cmp	r3, r5
 8009154:	dcf2      	bgt.n	800913c <_printf_i+0x1e8>
 8009156:	e7eb      	b.n	8009130 <_printf_i+0x1dc>
 8009158:	2500      	movs	r5, #0
 800915a:	f104 0919 	add.w	r9, r4, #25
 800915e:	e7f5      	b.n	800914c <_printf_i+0x1f8>
 8009160:	2b00      	cmp	r3, #0
 8009162:	d1ac      	bne.n	80090be <_printf_i+0x16a>
 8009164:	7803      	ldrb	r3, [r0, #0]
 8009166:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800916a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800916e:	e76c      	b.n	800904a <_printf_i+0xf6>
 8009170:	080094d3 	.word	0x080094d3
 8009174:	080094e4 	.word	0x080094e4

08009178 <memmove>:
 8009178:	4288      	cmp	r0, r1
 800917a:	b510      	push	{r4, lr}
 800917c:	eb01 0302 	add.w	r3, r1, r2
 8009180:	d807      	bhi.n	8009192 <memmove+0x1a>
 8009182:	1e42      	subs	r2, r0, #1
 8009184:	4299      	cmp	r1, r3
 8009186:	d00a      	beq.n	800919e <memmove+0x26>
 8009188:	f811 4b01 	ldrb.w	r4, [r1], #1
 800918c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009190:	e7f8      	b.n	8009184 <memmove+0xc>
 8009192:	4283      	cmp	r3, r0
 8009194:	d9f5      	bls.n	8009182 <memmove+0xa>
 8009196:	1881      	adds	r1, r0, r2
 8009198:	1ad2      	subs	r2, r2, r3
 800919a:	42d3      	cmn	r3, r2
 800919c:	d100      	bne.n	80091a0 <memmove+0x28>
 800919e:	bd10      	pop	{r4, pc}
 80091a0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80091a4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80091a8:	e7f7      	b.n	800919a <memmove+0x22>

080091aa <_realloc_r>:
 80091aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ac:	4607      	mov	r7, r0
 80091ae:	4614      	mov	r4, r2
 80091b0:	460e      	mov	r6, r1
 80091b2:	b921      	cbnz	r1, 80091be <_realloc_r+0x14>
 80091b4:	4611      	mov	r1, r2
 80091b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80091ba:	f7ff bbe5 	b.w	8008988 <_malloc_r>
 80091be:	b922      	cbnz	r2, 80091ca <_realloc_r+0x20>
 80091c0:	f7ff fb94 	bl	80088ec <_free_r>
 80091c4:	4625      	mov	r5, r4
 80091c6:	4628      	mov	r0, r5
 80091c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091ca:	f000 f814 	bl	80091f6 <_malloc_usable_size_r>
 80091ce:	42a0      	cmp	r0, r4
 80091d0:	d20f      	bcs.n	80091f2 <_realloc_r+0x48>
 80091d2:	4621      	mov	r1, r4
 80091d4:	4638      	mov	r0, r7
 80091d6:	f7ff fbd7 	bl	8008988 <_malloc_r>
 80091da:	4605      	mov	r5, r0
 80091dc:	2800      	cmp	r0, #0
 80091de:	d0f2      	beq.n	80091c6 <_realloc_r+0x1c>
 80091e0:	4631      	mov	r1, r6
 80091e2:	4622      	mov	r2, r4
 80091e4:	f7ff fb6f 	bl	80088c6 <memcpy>
 80091e8:	4631      	mov	r1, r6
 80091ea:	4638      	mov	r0, r7
 80091ec:	f7ff fb7e 	bl	80088ec <_free_r>
 80091f0:	e7e9      	b.n	80091c6 <_realloc_r+0x1c>
 80091f2:	4635      	mov	r5, r6
 80091f4:	e7e7      	b.n	80091c6 <_realloc_r+0x1c>

080091f6 <_malloc_usable_size_r>:
 80091f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091fa:	1f18      	subs	r0, r3, #4
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	bfbc      	itt	lt
 8009200:	580b      	ldrlt	r3, [r1, r0]
 8009202:	18c0      	addlt	r0, r0, r3
 8009204:	4770      	bx	lr
	...

08009208 <_init>:
 8009208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800920a:	bf00      	nop
 800920c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800920e:	bc08      	pop	{r3}
 8009210:	469e      	mov	lr, r3
 8009212:	4770      	bx	lr

08009214 <_fini>:
 8009214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009216:	bf00      	nop
 8009218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800921a:	bc08      	pop	{r3}
 800921c:	469e      	mov	lr, r3
 800921e:	4770      	bx	lr
