// Seed: 3784135627
module module_0;
  reg id_2, id_3;
  assign module_1.type_13 = 0;
  always_comb @(id_2);
  id_4 :
  assert property (@(1) id_1) #1 id_3 <= id_3;
  assign id_2 = 1;
  wire id_5, id_6, id_7, id_8, id_9;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output supply1 id_2
    , id_12 = 1,
    input wor id_3,
    output supply0 id_4,
    input wire id_5,
    input supply0 id_6,
    output wor id_7,
    input tri id_8,
    output uwire id_9,
    input tri0 id_10
);
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
