{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 17 13:51:33 2022 " "Info: Processing started: Fri Jun 17 13:51:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProcessadorSR -c ProcessadorSR " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ProcessadorSR -c ProcessadorSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProcessadorSR EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"ProcessadorSR\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 5321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 5322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 5323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "63 63 " "Critical Warning: No exact pin location assignment(s) for 63 pins of 63 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[7\] " "Info: Pin d_to_alu\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[7] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 904 1376 1552 920 "d_to_alu\[7..0\]" "" } { 352 1072 1149 368 "d_to_alu\[7..0\]" "" } { 632 1152 1229 648 "d_to_alu\[7..0\]" "" } { 816 1104 1181 832 "d_to_alu\[7..0\]" "" } { 1304 1080 1157 1320 "d_to_alu\[7..0\]" "" } { 1040 1120 1221 1056 "d_to_alu\[7..0\]" "" } { 232 176 256 248 "d_to_alu\[7..0\]" "" } { 896 1304 1381 912 "d_to_alu\[7..0\]" "" } { 1568 768 941 1584 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2786 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[6\] " "Info: Pin d_to_alu\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[6] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 904 1376 1552 920 "d_to_alu\[7..0\]" "" } { 352 1072 1149 368 "d_to_alu\[7..0\]" "" } { 632 1152 1229 648 "d_to_alu\[7..0\]" "" } { 816 1104 1181 832 "d_to_alu\[7..0\]" "" } { 1304 1080 1157 1320 "d_to_alu\[7..0\]" "" } { 1040 1120 1221 1056 "d_to_alu\[7..0\]" "" } { 232 176 256 248 "d_to_alu\[7..0\]" "" } { 896 1304 1381 912 "d_to_alu\[7..0\]" "" } { 1568 768 941 1584 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2787 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[5\] " "Info: Pin d_to_alu\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[5] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 904 1376 1552 920 "d_to_alu\[7..0\]" "" } { 352 1072 1149 368 "d_to_alu\[7..0\]" "" } { 632 1152 1229 648 "d_to_alu\[7..0\]" "" } { 816 1104 1181 832 "d_to_alu\[7..0\]" "" } { 1304 1080 1157 1320 "d_to_alu\[7..0\]" "" } { 1040 1120 1221 1056 "d_to_alu\[7..0\]" "" } { 232 176 256 248 "d_to_alu\[7..0\]" "" } { 896 1304 1381 912 "d_to_alu\[7..0\]" "" } { 1568 768 941 1584 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2788 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[4\] " "Info: Pin d_to_alu\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[4] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 904 1376 1552 920 "d_to_alu\[7..0\]" "" } { 352 1072 1149 368 "d_to_alu\[7..0\]" "" } { 632 1152 1229 648 "d_to_alu\[7..0\]" "" } { 816 1104 1181 832 "d_to_alu\[7..0\]" "" } { 1304 1080 1157 1320 "d_to_alu\[7..0\]" "" } { 1040 1120 1221 1056 "d_to_alu\[7..0\]" "" } { 232 176 256 248 "d_to_alu\[7..0\]" "" } { 896 1304 1381 912 "d_to_alu\[7..0\]" "" } { 1568 768 941 1584 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2789 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[3\] " "Info: Pin d_to_alu\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[3] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 904 1376 1552 920 "d_to_alu\[7..0\]" "" } { 352 1072 1149 368 "d_to_alu\[7..0\]" "" } { 632 1152 1229 648 "d_to_alu\[7..0\]" "" } { 816 1104 1181 832 "d_to_alu\[7..0\]" "" } { 1304 1080 1157 1320 "d_to_alu\[7..0\]" "" } { 1040 1120 1221 1056 "d_to_alu\[7..0\]" "" } { 232 176 256 248 "d_to_alu\[7..0\]" "" } { 896 1304 1381 912 "d_to_alu\[7..0\]" "" } { 1568 768 941 1584 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2790 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[2\] " "Info: Pin d_to_alu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[2] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 904 1376 1552 920 "d_to_alu\[7..0\]" "" } { 352 1072 1149 368 "d_to_alu\[7..0\]" "" } { 632 1152 1229 648 "d_to_alu\[7..0\]" "" } { 816 1104 1181 832 "d_to_alu\[7..0\]" "" } { 1304 1080 1157 1320 "d_to_alu\[7..0\]" "" } { 1040 1120 1221 1056 "d_to_alu\[7..0\]" "" } { 232 176 256 248 "d_to_alu\[7..0\]" "" } { 896 1304 1381 912 "d_to_alu\[7..0\]" "" } { 1568 768 941 1584 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2791 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[1\] " "Info: Pin d_to_alu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[1] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 904 1376 1552 920 "d_to_alu\[7..0\]" "" } { 352 1072 1149 368 "d_to_alu\[7..0\]" "" } { 632 1152 1229 648 "d_to_alu\[7..0\]" "" } { 816 1104 1181 832 "d_to_alu\[7..0\]" "" } { 1304 1080 1157 1320 "d_to_alu\[7..0\]" "" } { 1040 1120 1221 1056 "d_to_alu\[7..0\]" "" } { 232 176 256 248 "d_to_alu\[7..0\]" "" } { 896 1304 1381 912 "d_to_alu\[7..0\]" "" } { 1568 768 941 1584 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2792 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_to_alu\[0\] " "Info: Pin d_to_alu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { d_to_alu[0] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 904 1376 1552 920 "d_to_alu\[7..0\]" "" } { 352 1072 1149 368 "d_to_alu\[7..0\]" "" } { 632 1152 1229 648 "d_to_alu\[7..0\]" "" } { 816 1104 1181 832 "d_to_alu\[7..0\]" "" } { 1304 1080 1157 1320 "d_to_alu\[7..0\]" "" } { 1040 1120 1221 1056 "d_to_alu\[7..0\]" "" } { 232 176 256 248 "d_to_alu\[7..0\]" "" } { 896 1304 1381 912 "d_to_alu\[7..0\]" "" } { 1568 768 941 1584 "d_to_alu\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_to_alu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2793 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portb\[7\] " "Info: Pin portb\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portb[7] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1352 1224 1400 1368 "portb\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2794 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portb\[6\] " "Info: Pin portb\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portb[6] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1352 1224 1400 1368 "portb\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2795 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portb\[5\] " "Info: Pin portb\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portb[5] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1352 1224 1400 1368 "portb\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2796 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portb\[4\] " "Info: Pin portb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portb[4] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1352 1224 1400 1368 "portb\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2797 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portb\[3\] " "Info: Pin portb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portb[3] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1352 1224 1400 1368 "portb\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2798 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portb\[2\] " "Info: Pin portb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portb[2] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1352 1224 1400 1368 "portb\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2799 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portb\[1\] " "Info: Pin portb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portb[1] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1352 1224 1400 1368 "portb\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2800 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "portb\[0\] " "Info: Pin portb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { portb[0] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1352 1224 1400 1368 "portb\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { portb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2801 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "porta\[7\] " "Info: Pin porta\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { porta[7] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1096 1248 1424 1112 "porta\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { porta[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2802 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "porta\[6\] " "Info: Pin porta\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { porta[6] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1096 1248 1424 1112 "porta\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { porta[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2803 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "porta\[5\] " "Info: Pin porta\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { porta[5] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1096 1248 1424 1112 "porta\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { porta[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2804 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "porta\[4\] " "Info: Pin porta\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { porta[4] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1096 1248 1424 1112 "porta\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { porta[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2805 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "porta\[3\] " "Info: Pin porta\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { porta[3] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1096 1248 1424 1112 "porta\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { porta[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2806 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "porta\[2\] " "Info: Pin porta\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { porta[2] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1096 1248 1424 1112 "porta\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { porta[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2807 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "porta\[1\] " "Info: Pin porta\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { porta[1] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1096 1248 1424 1112 "porta\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { porta[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2808 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "porta\[0\] " "Info: Pin porta\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { porta[0] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1096 1248 1424 1112 "porta\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { porta[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2809 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lit_sel " "Info: Pin lit_sel not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lit_sel } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 968 1376 1552 984 "lit_sel" "" } { 960 1304 1376 976 "lit_sel" "" } { 312 256 312 328 "lit_sel" "" } { 1624 1688 1792 1640 "lit_sel" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lit_sel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2822 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_z " "Info: Pin alu_z not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_z } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1040 1376 1552 1056 "alu_z" "" } { 296 648 688 312 "alu_z" "" } { 1032 1304 1376 1048 "alu_z" "" } { 448 832 888 464 "alu_z" "" } { 1608 1464 1520 1624 "alu_z" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2823 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[8\] " "Info: Pin abus\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[8] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 872 1376 1552 888 "abus\[8..0\]" "" } { 864 1304 1376 880 "abus\[8..0\]" "" } { 1104 880 939 1120 "abus\[8..0\]" "" } { 848 832 920 864 "abus\[8..0\]" "" } { 664 912 971 680 "abus\[8..0\]" "" } { 384 832 891 400 "abus\[8..0\]" "" } { 1368 818 896 1384 "abus\[8..0\]" "" } { 336 1632 1691 352 "abus\[8..0\]" "" } { 1600 504 563 1616 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2763 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[7\] " "Info: Pin abus\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[7] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 872 1376 1552 888 "abus\[8..0\]" "" } { 864 1304 1376 880 "abus\[8..0\]" "" } { 1104 880 939 1120 "abus\[8..0\]" "" } { 848 832 920 864 "abus\[8..0\]" "" } { 664 912 971 680 "abus\[8..0\]" "" } { 384 832 891 400 "abus\[8..0\]" "" } { 1368 818 896 1384 "abus\[8..0\]" "" } { 336 1632 1691 352 "abus\[8..0\]" "" } { 1600 504 563 1616 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2764 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[6\] " "Info: Pin abus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[6] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 872 1376 1552 888 "abus\[8..0\]" "" } { 864 1304 1376 880 "abus\[8..0\]" "" } { 1104 880 939 1120 "abus\[8..0\]" "" } { 848 832 920 864 "abus\[8..0\]" "" } { 664 912 971 680 "abus\[8..0\]" "" } { 384 832 891 400 "abus\[8..0\]" "" } { 1368 818 896 1384 "abus\[8..0\]" "" } { 336 1632 1691 352 "abus\[8..0\]" "" } { 1600 504 563 1616 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2765 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[5\] " "Info: Pin abus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[5] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 872 1376 1552 888 "abus\[8..0\]" "" } { 864 1304 1376 880 "abus\[8..0\]" "" } { 1104 880 939 1120 "abus\[8..0\]" "" } { 848 832 920 864 "abus\[8..0\]" "" } { 664 912 971 680 "abus\[8..0\]" "" } { 384 832 891 400 "abus\[8..0\]" "" } { 1368 818 896 1384 "abus\[8..0\]" "" } { 336 1632 1691 352 "abus\[8..0\]" "" } { 1600 504 563 1616 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2766 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[4\] " "Info: Pin abus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[4] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 872 1376 1552 888 "abus\[8..0\]" "" } { 864 1304 1376 880 "abus\[8..0\]" "" } { 1104 880 939 1120 "abus\[8..0\]" "" } { 848 832 920 864 "abus\[8..0\]" "" } { 664 912 971 680 "abus\[8..0\]" "" } { 384 832 891 400 "abus\[8..0\]" "" } { 1368 818 896 1384 "abus\[8..0\]" "" } { 336 1632 1691 352 "abus\[8..0\]" "" } { 1600 504 563 1616 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2767 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[3\] " "Info: Pin abus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[3] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 872 1376 1552 888 "abus\[8..0\]" "" } { 864 1304 1376 880 "abus\[8..0\]" "" } { 1104 880 939 1120 "abus\[8..0\]" "" } { 848 832 920 864 "abus\[8..0\]" "" } { 664 912 971 680 "abus\[8..0\]" "" } { 384 832 891 400 "abus\[8..0\]" "" } { 1368 818 896 1384 "abus\[8..0\]" "" } { 336 1632 1691 352 "abus\[8..0\]" "" } { 1600 504 563 1616 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2768 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[2\] " "Info: Pin abus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[2] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 872 1376 1552 888 "abus\[8..0\]" "" } { 864 1304 1376 880 "abus\[8..0\]" "" } { 1104 880 939 1120 "abus\[8..0\]" "" } { 848 832 920 864 "abus\[8..0\]" "" } { 664 912 971 680 "abus\[8..0\]" "" } { 384 832 891 400 "abus\[8..0\]" "" } { 1368 818 896 1384 "abus\[8..0\]" "" } { 336 1632 1691 352 "abus\[8..0\]" "" } { 1600 504 563 1616 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2769 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[1\] " "Info: Pin abus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[1] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 872 1376 1552 888 "abus\[8..0\]" "" } { 864 1304 1376 880 "abus\[8..0\]" "" } { 1104 880 939 1120 "abus\[8..0\]" "" } { 848 832 920 864 "abus\[8..0\]" "" } { 664 912 971 680 "abus\[8..0\]" "" } { 384 832 891 400 "abus\[8..0\]" "" } { 1368 818 896 1384 "abus\[8..0\]" "" } { 336 1632 1691 352 "abus\[8..0\]" "" } { 1600 504 563 1616 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2770 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus\[0\] " "Info: Pin abus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { abus[0] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 872 1376 1552 888 "abus\[8..0\]" "" } { 864 1304 1376 880 "abus\[8..0\]" "" } { 1104 880 939 1120 "abus\[8..0\]" "" } { 848 832 920 864 "abus\[8..0\]" "" } { 664 912 971 680 "abus\[8..0\]" "" } { 384 832 891 400 "abus\[8..0\]" "" } { 1368 818 896 1384 "abus\[8..0\]" "" } { 336 1632 1691 352 "abus\[8..0\]" "" } { 1600 504 563 1616 "abus\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2771 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[13\] " "Info: Pin rom_q\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[13] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[12\] " "Info: Pin rom_q\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[12] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2773 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[11\] " "Info: Pin rom_q\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[11] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[10\] " "Info: Pin rom_q\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[10] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2775 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[9\] " "Info: Pin rom_q\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[9] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2776 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[8\] " "Info: Pin rom_q\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[8] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2777 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[7\] " "Info: Pin rom_q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[7] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2778 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[6\] " "Info: Pin rom_q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[6] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[5\] " "Info: Pin rom_q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[5] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[4\] " "Info: Pin rom_q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[4] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2781 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[3\] " "Info: Pin rom_q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[3] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2782 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[2\] " "Info: Pin rom_q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[2] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2783 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[1\] " "Info: Pin rom_q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[1] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2784 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_q\[0\] " "Info: Pin rom_q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { rom_q[0] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1064 1376 1552 1080 "rom_q\[13..0\]" "" } { 1056 1296 1376 1072 "rom_q\[13..0\]" "" } { 264 176 256 280 "rom_q\[7..0\]" "" } { 352 1312 1424 368 "rom_q\[6..0\]" "" } { 1656 1456 1520 1672 "rom_q\[13..0\]" "" } { 1584 504 566 1600 "rom_q\[10..0\]" "" } { 1664 1248 1368 1680 "rom_q\[13..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2785 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_sel\[3\] " "Info: Pin op_sel\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { op_sel[3] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 936 1376 1552 952 "op_sel\[3..0\]" "" } { 296 408 488 312 "op_sel\[3..0\]" "" } { 928 1304 1376 944 "op_sel\[3..0\]" "" } { 1800 1688 1792 1816 "op_sel\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2810 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_sel\[2\] " "Info: Pin op_sel\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { op_sel[2] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 936 1376 1552 952 "op_sel\[3..0\]" "" } { 296 408 488 312 "op_sel\[3..0\]" "" } { 928 1304 1376 944 "op_sel\[3..0\]" "" } { 1800 1688 1792 1816 "op_sel\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2811 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_sel\[1\] " "Info: Pin op_sel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { op_sel[1] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 936 1376 1552 952 "op_sel\[3..0\]" "" } { 296 408 488 312 "op_sel\[3..0\]" "" } { 928 1304 1376 944 "op_sel\[3..0\]" "" } { 1800 1688 1792 1816 "op_sel\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2812 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op_sel\[0\] " "Info: Pin op_sel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { op_sel[0] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 936 1376 1552 952 "op_sel\[3..0\]" "" } { 296 408 488 312 "op_sel\[3..0\]" "" } { 928 1304 1376 944 "op_sel\[3..0\]" "" } { 1800 1688 1792 1816 "op_sel\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { op_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2813 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[7\] " "Info: Pin alu_r\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[7] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1008 1376 1552 1024 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2814 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[6\] " "Info: Pin alu_r\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[6] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1008 1376 1552 1024 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2815 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[5\] " "Info: Pin alu_r\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[5] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1008 1376 1552 1024 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2816 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[4\] " "Info: Pin alu_r\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[4] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1008 1376 1552 1024 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2817 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[3\] " "Info: Pin alu_r\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[3] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1008 1376 1552 1024 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2818 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[2\] " "Info: Pin alu_r\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[2] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1008 1376 1552 1024 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2819 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[1\] " "Info: Pin alu_r\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[1] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1008 1376 1552 1024 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2820 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_r\[0\] " "Info: Pin alu_r\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { alu_r[0] } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 1008 1376 1552 1024 "alu_r\[7..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2821 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 552 160 328 568 "clk" "" } { 1056 880 936 1072 "clk" "" } { 832 864 920 848 "clk" "" } { 648 912 968 664 "clk" "" } { 368 832 888 384 "clk" "" } { 216 832 888 232 "clk" "" } { 1320 840 896 1336 "clk" "" } { 1624 1464 1520 1640 "clk" "" } { 1568 504 560 1584 "clk" "" } { 1744 944 1032 1760 "clk" "" } { 544 328 392 560 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2825 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nrst " "Info: Pin nrst not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { nrst } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 536 160 328 552 "nrst" "" } { 1304 840 896 1320 "nrst" "" } { 1040 880 936 1056 "nrst" "" } { 816 864 920 832 "nrst" "" } { 632 912 968 648 "nrst" "" } { 352 832 888 368 "nrst" "" } { 200 832 888 216 "nrst" "" } { 1640 1464 1520 1656 "nrst" "" } { 1552 504 560 1568 "nrst" "" } { 528 328 392 544 "nrst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2824 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a9 " "Info: Destination node rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/db/altsyncram_4271.tdf" 214 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2605 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a10 " "Info: Destination node rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/db/altsyncram_4271.tdf" 234 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2606 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a11 " "Info: Destination node rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a11" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/db/altsyncram_4271.tdf" 254 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2607 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a12 " "Info: Destination node rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/db/altsyncram_4271.tdf" 274 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2608 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a13 " "Info: Destination node rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/db/altsyncram_4271.tdf" 294 2 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2609 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst10\|pres_state.fet_dec_ex " "Info: Destination node control:inst10\|pres_state.fet_dec_ex" {  } { { "control.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/control.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst10|pres_state.fet_dec_ex } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2752 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 552 160 328 568 "clk" "" } { 1056 880 936 1072 "clk" "" } { 832 864 920 848 "clk" "" } { 648 912 968 664 "clk" "" } { 368 832 888 384 "clk" "" } { 216 832 888 232 "clk" "" } { 1320 840 896 1336 "clk" "" } { 1624 1464 1520 1640 "clk" "" } { 1568 504 560 1584 "clk" "" } { 1744 944 1032 1760 "clk" "" } { 544 328 392 560 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2825 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst10\|rd_en~0  " "Info: Automatically promoted node control:inst10\|rd_en~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst8\|process_1~0 " "Info: Destination node Port_io:inst8\|process_1~0" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst8|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2861 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst8\|dbus_out\[7\]~0 " "Info: Destination node Port_io:inst8\|dbus_out\[7\]~0" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/port_io.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst8|dbus_out[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2867 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC_reg:inst13\|dbus_out~0 " "Info: Destination node PC_reg:inst13\|dbus_out~0" {  } { { "pc_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/pc_reg.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_reg:inst13|dbus_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2870 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC_reg:inst13\|dbus_out\[7\]~1 " "Info: Destination node PC_reg:inst13\|dbus_out\[7\]~1" {  } { { "pc_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/pc_reg.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_reg:inst13|dbus_out[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2873 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Status_reg:inst2\|dbus_out~0 " "Info: Destination node Status_reg:inst2\|dbus_out~0" {  } { { "status_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/status_reg.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Status_reg:inst2|dbus_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2879 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst14\|process_1~0 " "Info: Destination node Port_io:inst14\|process_1~0" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst14|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2882 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Port_io:inst14\|dbus_out\[7\]~0 " "Info: Destination node Port_io:inst14\|dbus_out\[7\]~0" {  } { { "port_io.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/port_io.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Port_io:inst14|dbus_out[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2883 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FSR_reg:inst4\|dbus_out~0 " "Info: Destination node FSR_reg:inst4\|dbus_out~0" {  } { { "fsr_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/fsr_reg.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSR_reg:inst4|dbus_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2886 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_mem:inst5\|dbus_out~31 " "Info: Destination node ram_mem:inst5\|dbus_out~31" {  } { { "ram_mem.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_mem:inst5|dbus_out~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2917 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_mem:inst5\|dbus_out\[6\]~58 " "Info: Destination node ram_mem:inst5\|dbus_out\[6\]~58" {  } { { "ram_mem.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_mem:inst5|dbus_out[6]~58 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2944 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "control.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/control.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst10|rd_en~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2844 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nrst (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node nrst (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { nrst } } } { "ProcessadorSR.bdf" "" { Schematic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ProcessadorSR.bdf" { { 536 160 328 552 "nrst" "" } { 1304 840 896 1320 "nrst" "" } { 1040 880 936 1056 "nrst" "" } { 816 864 920 832 "nrst" "" } { 632 912 968 648 "nrst" "" } { 352 832 888 368 "nrst" "" } { 200 832 888 216 "nrst" "" } { 1640 1464 1520 1656 "nrst" "" } { 1552 504 560 1568 "nrst" "" } { 528 328 392 544 "nrst" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/" 0 { } { { 0 { 0 ""} 0 2824 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "61 unused 3.3V 0 45 16 " "Info: Number of I/O pins in group: 61 (unused VREF, 3.3V VCCIO, 0 input, 45 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "27.229 ns memory register " "Info: Estimated most critical path is memory to register delay of 27.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[6\] 1 MEM M4K_X26_Y28 9 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X26_Y28; Fanout = 9; MEM Node = 'rom_4096_14:inst6\|altsyncram:altsyncram_component\|altsyncram_4271:auto_generated\|q_a\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_4271.tdf" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/db/altsyncram_4271.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.275 ns) 2.197 ns add_mux:inst3\|abus_out\[4\]~1 2 COMB LAB_X34_Y18 1 " "Info: 2: + IC(1.834 ns) + CELL(0.275 ns) = 2.197 ns; Loc. = LAB_X34_Y18; Fanout = 1; COMB Node = 'add_mux:inst3\|abus_out\[4\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.109 ns" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[6] add_mux:inst3|abus_out[4]~1 } "NODE_NAME" } } { "addr_mux.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/addr_mux.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.762 ns add_mux:inst3\|abus_out\[4\]~2 3 COMB LAB_X34_Y18 85 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 2.762 ns; Loc. = LAB_X34_Y18; Fanout = 85; COMB Node = 'add_mux:inst3\|abus_out\[4\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { add_mux:inst3|abus_out[4]~1 add_mux:inst3|abus_out[4]~2 } "NODE_NAME" } } { "addr_mux.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/addr_mux.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 3.327 ns ram_mem:inst5\|dbus_out\[6\]~3 4 COMB LAB_X34_Y18 576 " "Info: 4: + IC(0.127 ns) + CELL(0.438 ns) = 3.327 ns; Loc. = LAB_X34_Y18; Fanout = 576; COMB Node = 'ram_mem:inst5\|dbus_out\[6\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { add_mux:inst3|abus_out[4]~2 ram_mem:inst5|dbus_out[6]~3 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.438 ns) 5.129 ns ram_mem:inst5\|dbus_out\[4\]~1124 5 COMB LAB_X40_Y24 1 " "Info: 5: + IC(1.364 ns) + CELL(0.438 ns) = 5.129 ns; Loc. = LAB_X40_Y24; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1124'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { ram_mem:inst5|dbus_out[6]~3 ram_mem:inst5|dbus_out[4]~1124 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 5.690 ns ram_mem:inst5\|dbus_out\[4\]~1125 6 COMB LAB_X40_Y24 1 " "Info: 6: + IC(0.290 ns) + CELL(0.271 ns) = 5.690 ns; Loc. = LAB_X40_Y24; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { ram_mem:inst5|dbus_out[4]~1124 ram_mem:inst5|dbus_out[4]~1125 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.150 ns) 7.500 ns ram_mem:inst5\|dbus_out\[4\]~1126 7 COMB LAB_X30_Y22 1 " "Info: 7: + IC(1.660 ns) + CELL(0.150 ns) = 7.500 ns; Loc. = LAB_X30_Y22; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1126'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { ram_mem:inst5|dbus_out[4]~1125 ram_mem:inst5|dbus_out[4]~1126 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.271 ns) 9.311 ns ram_mem:inst5\|dbus_out\[4\]~1127 8 COMB LAB_X41_Y25 1 " "Info: 8: + IC(1.540 ns) + CELL(0.271 ns) = 9.311 ns; Loc. = LAB_X41_Y25; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1127'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { ram_mem:inst5|dbus_out[4]~1126 ram_mem:inst5|dbus_out[4]~1127 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.150 ns) 10.625 ns ram_mem:inst5\|dbus_out\[4\]~1128 9 COMB LAB_X38_Y24 1 " "Info: 9: + IC(1.164 ns) + CELL(0.150 ns) = 10.625 ns; Loc. = LAB_X38_Y24; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1128'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { ram_mem:inst5|dbus_out[4]~1127 ram_mem:inst5|dbus_out[4]~1128 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.271 ns) 11.662 ns ram_mem:inst5\|dbus_out\[4\]~1135 10 COMB LAB_X37_Y25 1 " "Info: 10: + IC(0.766 ns) + CELL(0.271 ns) = 11.662 ns; Loc. = LAB_X37_Y25; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1135'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { ram_mem:inst5|dbus_out[4]~1128 ram_mem:inst5|dbus_out[4]~1135 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 12.226 ns ram_mem:inst5\|dbus_out\[4\]~1146 11 COMB LAB_X37_Y25 1 " "Info: 11: + IC(0.145 ns) + CELL(0.419 ns) = 12.226 ns; Loc. = LAB_X37_Y25; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1146'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { ram_mem:inst5|dbus_out[4]~1135 ram_mem:inst5|dbus_out[4]~1146 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 12.787 ns ram_mem:inst5\|dbus_out\[4\]~1173 12 COMB LAB_X37_Y25 1 " "Info: 12: + IC(0.290 ns) + CELL(0.271 ns) = 12.787 ns; Loc. = LAB_X37_Y25; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1173'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { ram_mem:inst5|dbus_out[4]~1146 ram_mem:inst5|dbus_out[4]~1173 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.150 ns) 14.113 ns ram_mem:inst5\|dbus_out\[4\]~1174 13 COMB LAB_X33_Y23 1 " "Info: 13: + IC(1.176 ns) + CELL(0.150 ns) = 14.113 ns; Loc. = LAB_X33_Y23; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1174'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { ram_mem:inst5|dbus_out[4]~1173 ram_mem:inst5|dbus_out[4]~1174 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.271 ns) 15.749 ns ram_mem:inst5\|dbus_out\[4\]~1201 14 COMB LAB_X31_Y28 1 " "Info: 14: + IC(1.365 ns) + CELL(0.271 ns) = 15.749 ns; Loc. = LAB_X31_Y28; Fanout = 1; COMB Node = 'ram_mem:inst5\|dbus_out\[4\]~1201'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { ram_mem:inst5|dbus_out[4]~1174 ram_mem:inst5|dbus_out[4]~1201 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/ram_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.361 ns) + CELL(0.275 ns) 17.385 ns PC_reg:inst13\|dbus_out\[4\]~31 15 COMB LAB_X35_Y21 5 " "Info: 15: + IC(1.361 ns) + CELL(0.275 ns) = 17.385 ns; Loc. = LAB_X35_Y21; Fanout = 5; COMB Node = 'PC_reg:inst13\|dbus_out\[4\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { ram_mem:inst5|dbus_out[4]~1201 PC_reg:inst13|dbus_out[4]~31 } "NODE_NAME" } } { "pc_reg.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/pc_reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 17.950 ns busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~6 16 COMB LAB_X35_Y21 16 " "Info: 16: + IC(0.145 ns) + CELL(0.420 ns) = 17.950 ns; Loc. = LAB_X35_Y21; Fanout = 16; COMB Node = 'busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { PC_reg:inst13|dbus_out[4]~31 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.414 ns) 19.509 ns ALU:inst\|Add5~11 17 COMB LAB_X33_Y22 2 " "Info: 17: + IC(1.145 ns) + CELL(0.414 ns) = 19.509 ns; Loc. = LAB_X33_Y22; Fanout = 2; COMB Node = 'ALU:inst\|Add5~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 ALU:inst|Add5~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.919 ns ALU:inst\|Add5~12 18 COMB LAB_X33_Y22 1 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 19.919 ns; Loc. = LAB_X33_Y22; Fanout = 1; COMB Node = 'ALU:inst\|Add5~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:inst|Add5~11 ALU:inst|Add5~12 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.419 ns) 20.997 ns ALU:inst\|r_out\[5\]~81 19 COMB LAB_X33_Y19 1 " "Info: 19: + IC(0.659 ns) + CELL(0.419 ns) = 20.997 ns; Loc. = LAB_X33_Y19; Fanout = 1; COMB Node = 'ALU:inst\|r_out\[5\]~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { ALU:inst|Add5~12 ALU:inst|r_out[5]~81 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 21.558 ns ALU:inst\|r_out\[5\]~82 20 COMB LAB_X33_Y19 1 " "Info: 20: + IC(0.290 ns) + CELL(0.271 ns) = 21.558 ns; Loc. = LAB_X33_Y19; Fanout = 1; COMB Node = 'ALU:inst\|r_out\[5\]~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { ALU:inst|r_out[5]~81 ALU:inst|r_out[5]~82 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.275 ns) 22.621 ns ALU:inst\|r_out\[5\]~83 21 COMB LAB_X34_Y20 2 " "Info: 21: + IC(0.788 ns) + CELL(0.275 ns) = 22.621 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'ALU:inst\|r_out\[5\]~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU:inst|r_out[5]~82 ALU:inst|r_out[5]~83 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 23.377 ns ALU:inst\|z_out~6 22 COMB LAB_X33_Y20 2 " "Info: 22: + IC(0.606 ns) + CELL(0.150 ns) = 23.377 ns; Loc. = LAB_X33_Y20; Fanout = 2; COMB Node = 'ALU:inst\|z_out~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { ALU:inst|r_out[5]~83 ALU:inst|z_out~6 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.420 ns) 24.423 ns control:inst10\|next_state~11 23 COMB LAB_X35_Y20 1 " "Info: 23: + IC(0.626 ns) + CELL(0.420 ns) = 24.423 ns; Loc. = LAB_X35_Y20; Fanout = 1; COMB Node = 'control:inst10\|next_state~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { ALU:inst|z_out~6 control:inst10|next_state~11 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/control.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 24.988 ns control:inst10\|next_state~12 24 COMB LAB_X35_Y20 1 " "Info: 24: + IC(0.415 ns) + CELL(0.150 ns) = 24.988 ns; Loc. = LAB_X35_Y20; Fanout = 1; COMB Node = 'control:inst10\|next_state~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { control:inst10|next_state~11 control:inst10|next_state~12 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/control.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 25.553 ns control:inst10\|next_state~13 25 COMB LAB_X35_Y20 1 " "Info: 25: + IC(0.415 ns) + CELL(0.150 ns) = 25.553 ns; Loc. = LAB_X35_Y20; Fanout = 1; COMB Node = 'control:inst10\|next_state~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { control:inst10|next_state~12 control:inst10|next_state~13 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/control.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.271 ns) 27.145 ns control:inst10\|Selector1~4 26 COMB LAB_X28_Y18 1 " "Info: 26: + IC(1.321 ns) + CELL(0.271 ns) = 27.145 ns; Loc. = LAB_X28_Y18; Fanout = 1; COMB Node = 'control:inst10\|Selector1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { control:inst10|next_state~13 control:inst10|Selector1~4 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/control.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 27.229 ns control:inst10\|pres_state.fet_dec_ex 27 REG LAB_X28_Y18 49 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 27.229 ns; Loc. = LAB_X28_Y18; Fanout = 49; REG Node = 'control:inst10\|pres_state.fet_dec_ex'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { control:inst10|Selector1~4 control:inst10|pres_state.fet_dec_ex } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/flavi/OneDrive/Documents/7 periodo/sistemas reconfiguraveis/Trabalho Final/Processador_PIC_VHDL/control.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.322 ns ( 26.89 % ) " "Info: Total cell delay = 7.322 ns ( 26.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.907 ns ( 73.11 % ) " "Info: Total interconnect delay = 19.907 ns ( 73.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.229 ns" { rom_4096_14:inst6|altsyncram:altsyncram_component|altsyncram_4271:auto_generated|q_a[6] add_mux:inst3|abus_out[4]~1 add_mux:inst3|abus_out[4]~2 ram_mem:inst5|dbus_out[6]~3 ram_mem:inst5|dbus_out[4]~1124 ram_mem:inst5|dbus_out[4]~1125 ram_mem:inst5|dbus_out[4]~1126 ram_mem:inst5|dbus_out[4]~1127 ram_mem:inst5|dbus_out[4]~1128 ram_mem:inst5|dbus_out[4]~1135 ram_mem:inst5|dbus_out[4]~1146 ram_mem:inst5|dbus_out[4]~1173 ram_mem:inst5|dbus_out[4]~1174 ram_mem:inst5|dbus_out[4]~1201 PC_reg:inst13|dbus_out[4]~31 busmux:inst9|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~6 ALU:inst|Add5~11 ALU:inst|Add5~12 ALU:inst|r_out[5]~81 ALU:inst|r_out[5]~82 ALU:inst|r_out[5]~83 ALU:inst|z_out~6 control:inst10|next_state~11 control:inst10|next_state~12 control:inst10|next_state~13 control:inst10|Selector1~4 control:inst10|pres_state.fet_dec_ex } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 24% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "61 " "Warning: Found 61 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[7\] 0 " "Info: Pin \"d_to_alu\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[6\] 0 " "Info: Pin \"d_to_alu\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[5\] 0 " "Info: Pin \"d_to_alu\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[4\] 0 " "Info: Pin \"d_to_alu\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[3\] 0 " "Info: Pin \"d_to_alu\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[2\] 0 " "Info: Pin \"d_to_alu\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[1\] 0 " "Info: Pin \"d_to_alu\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_to_alu\[0\] 0 " "Info: Pin \"d_to_alu\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[7\] 0 " "Info: Pin \"portb\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[6\] 0 " "Info: Pin \"portb\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[5\] 0 " "Info: Pin \"portb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[4\] 0 " "Info: Pin \"portb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[3\] 0 " "Info: Pin \"portb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[2\] 0 " "Info: Pin \"portb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[1\] 0 " "Info: Pin \"portb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "portb\[0\] 0 " "Info: Pin \"portb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[7\] 0 " "Info: Pin \"porta\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[6\] 0 " "Info: Pin \"porta\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[5\] 0 " "Info: Pin \"porta\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[4\] 0 " "Info: Pin \"porta\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[3\] 0 " "Info: Pin \"porta\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[2\] 0 " "Info: Pin \"porta\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[1\] 0 " "Info: Pin \"porta\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "porta\[0\] 0 " "Info: Pin \"porta\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lit_sel 0 " "Info: Pin \"lit_sel\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_z 0 " "Info: Pin \"alu_z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[8\] 0 " "Info: Pin \"abus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[7\] 0 " "Info: Pin \"abus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[6\] 0 " "Info: Pin \"abus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[5\] 0 " "Info: Pin \"abus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[4\] 0 " "Info: Pin \"abus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[3\] 0 " "Info: Pin \"abus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[2\] 0 " "Info: Pin \"abus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[1\] 0 " "Info: Pin \"abus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "abus\[0\] 0 " "Info: Pin \"abus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[13\] 0 " "Info: Pin \"rom_q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[12\] 0 " "Info: Pin \"rom_q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[11\] 0 " "Info: Pin \"rom_q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[10\] 0 " "Info: Pin \"rom_q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[9\] 0 " "Info: Pin \"rom_q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[8\] 0 " "Info: Pin \"rom_q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[7\] 0 " "Info: Pin \"rom_q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[6\] 0 " "Info: Pin \"rom_q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[5\] 0 " "Info: Pin \"rom_q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[4\] 0 " "Info: Pin \"rom_q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[3\] 0 " "Info: Pin \"rom_q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[2\] 0 " "Info: Pin \"rom_q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[1\] 0 " "Info: Pin \"rom_q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_q\[0\] 0 " "Info: Pin \"rom_q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_sel\[3\] 0 " "Info: Pin \"op_sel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_sel\[2\] 0 " "Info: Pin \"op_sel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_sel\[1\] 0 " "Info: Pin \"op_sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_sel\[0\] 0 " "Info: Pin \"op_sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[7\] 0 " "Info: Pin \"alu_r\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[6\] 0 " "Info: Pin \"alu_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[5\] 0 " "Info: Pin \"alu_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[4\] 0 " "Info: Pin \"alu_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[3\] 0 " "Info: Pin \"alu_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[2\] 0 " "Info: Pin \"alu_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[1\] 0 " "Info: Pin \"alu_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_r\[0\] 0 " "Info: Pin \"alu_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 17 13:51:59 2022 " "Info: Processing ended: Fri Jun 17 13:51:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
