<stg><name>test</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @test_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a) nounwind

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln8 = add nsw i32 %a_read, 5

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="32">
<![CDATA[
:5  ret i32 %add_ln8

]]></Node>
<StgValue><ssdm name="ret_ln10"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="8" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="10" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="9" toId="2">
</dataflow>
<dataflow id="11" from="a" to="specbitsmap_ln0" fromId="8" toId="2">
</dataflow>
<dataflow id="12" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="9" toId="3">
</dataflow>
<dataflow id="14" from="StgValue_13" to="specbitsmap_ln0" fromId="13" toId="3">
</dataflow>
<dataflow id="16" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="15" toId="4">
</dataflow>
<dataflow id="18" from="test_str" to="spectopmodule_ln0" fromId="17" toId="4">
</dataflow>
<dataflow id="20" from="_ssdm_op_Read.ap_auto.i32" to="a_read" fromId="19" toId="5">
</dataflow>
<dataflow id="21" from="a" to="a_read" fromId="8" toId="5">
</dataflow>
<dataflow id="22" from="a_read" to="add_ln8" fromId="5" toId="6">
</dataflow>
<dataflow id="24" from="StgValue_23" to="add_ln8" fromId="23" toId="6">
</dataflow>
<dataflow id="25" from="add_ln8" to="ret_ln10" fromId="6" toId="7">
</dataflow>
</dataflows>


</stg>
