


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000 E000E000 
                       SCB_AIRCR
                               EQU              0xE000E000
    3 00000000 E000E100 
                       NVIC_BASE
                               EQU              0xE000E100
    4 00000000 E000E100 
                       NVIC_ISER1
                               EQU              (NVIC_BASE + 0X0000) ; π≈ú
    5 00000000 E000E104 
                       NVIC_ISER2
                               EQU              (NVIC_BASE + 0X0004)
    6 00000000 E000E180 
                       NVIC_ICER1
                               EQU              (NVIC_BASE + 0X0080) ;‘Ω≈ú
    7 00000000 E000E184 
                       NVIC_ICER2
                               EQU              (NVIC_BASE + 0X0084)
    8 00000000 E000E200 
                       NVIC_ISPR1
                               EQU              (NVIC_BASE + 0X0100) 
                                                            ;pendingŒª◊ÉŒª
    9 00000000 E000E204 
                       NVIC_ISPR2
                               EQU              (NVIC_BASE + 0X0104)
   10 00000000 E000E280 
                       NVIC_ICPR1
                               EQU              (NVIC_BASE + 0X0180) 
                                                            ;pendingŒª»•Œª
   11 00000000 E000E284 
                       NVIC_ICPR2
                               EQU              (NVIC_BASE + 0X0184)
   12 00000000 E000E300 
                       NVIC_IABR1
                               EQU              (NVIC_BASE + 0X0200) 
                                                            ;◊ê◊è‹Æ÷Ø◊¥Ã¨›Ñ’¶«∑
                                                            
   13 00000000 E000E304 
                       NVIC_IABR2
                               EQU              (NVIC_BASE + 0X0204)
   14 00000000 E000E400 
                       NVIC_IPR_BASE
                               EQU              (NVIC_BASE + 0X0300) 
                                                            ;◊ê◊è‘Ö–à‹∂›Ñ’¶«∑
   15 00000000 40010008 
                       AFIO_EXTICR1
                               EQU              0X40010008
   16 00000000         
   17 00000000 40010400 
                       EXTI_IMR
                               EQU              0x40010400
   18 00000000 40010404 
                       EXTI_EMR
                               EQU              0x40010404
   19 00000000 40010408 
                       EXTI_RTSR
                               EQU              0x40010408
   20 00000000 4001040C 



ARM Macro Assembler    Page 2 


                       EXTI_FTSR
                               EQU              0x4001040C
   21 00000000 40010414 
                       EXTI_PR EQU              0X40010414
   22 00000000 E000E010 
                       NVIC_ST_CTRL_R
                               EQU              0xE000E010
   23 00000000 E000E014 
                       NVIC_ST_RELOAD_R
                               EQU              0xE000E014
   24 00000000 E000E018 
                       NVIC_ST_CURRENT_R
                               EQU              0xE000E018
   25 00000000 00000001 
                       BIT0    EQU              0X00000001
   26 00000000 00000004 
                       BIT2    EQU              0X00000004
   27 00000000 00000020 
                       BIT5    EQU              0X00000020
   28 00000000 00000100 
                       BIT8    EQU              0X00000100
   29 00000000 00000200 
                       BIT9    EQU              0X00000200
   30 00000000 00000400 
                       BIT10   EQU              0X00000400
   31 00000000 00000800 
                       BIT11   EQU              0X00000800
   32 00000000 00000100 
                       LED0    EQU              BIT8        ;LED3--PA.0
   33 00000000 00000200 
                       LED1    EQU              BIT9        ;LED1--PA.1
   34 00000000 00000400 
                       LED2    EQU              BIT10       ;LED2--PA.2
   35 00000000 00000800 
                       LED3    EQU              BIT11
   36 00000000 40011400 
                       GPIOD   EQU              0X40011400  ;GPIOA ÷ò÷∑
   37 00000000 40011400 
                       GPIOD_CRL
                               EQU              0X40011400  ;÷ç∆§◊É›Ñ’¶«∑
   38 00000000 40011404 
                       GPIOD_CRH
                               EQU              0X40011404  ;Ÿü∆§◊É›Ñ’¶«∑
   39 00000000 4001140C 
                       GPIOD_ODR
                               EQU              0X4001140C  ;À§‘∂√¨∆´”Ü÷ò÷∑0Ch
   40 00000000 40011410 
                       GPIOD_BSRR
                               EQU              0X40011410  ;÷ç◊ÉŒª√¨Ÿü»•‘Ω∆´”Ü
                                                            ÷ò÷∑10h
   41 00000000 40011414 
                       GPIOD_BRR
                               EQU              0X40011414  ;»•‘Ω√¨∆´”Ü÷ò÷∑14h
   42 00000000 00000020 
                       IOPDEN  EQU              BIT5        ;GPIOA π≈úŒª
   43 00000000 00000004 
                       IOPAEN  EQU              BIT2        ;GPIOA π≈úŒª
   44 00000000 40010800 
                       GPIOA   EQU              0X40010800



ARM Macro Assembler    Page 3 


   45 00000000 40010800 
                       GPIOA_CRL
                               EQU              0X40010800  ;÷ç∆§◊É›Ñ’¶«∑
   46 00000000 40010808 
                       GPIOA_IDR
                               EQU              0X40010808
   47 00000000 4001140C 
                       GPIOA_ODR
                               EQU              0X4001140C
   48 00000000 40021018 
                       RCC_APB2ENR
                               EQU              0X40021018
   49 00000000         
   50 00000000 20002000 
                       STACK_TOP
                               EQU              0X20002000
   51 00000000                 AREA             RESET,CODE,READONLY 
                                                            ;AREA“ª≈ú÷•Ÿ±–¥
   52 00000000 20002000        DCD              STACK_TOP   ; MSP‘µ º÷µ 
   53 00000004 00000000        DCD              Start       ; ÿ¥Œª–≤ 
   54 00000008                 ENTRY
   55 00000008         Start                                ; ◊∑‘å—≤ﬂ™ º ; ‘µ º
                                                            €ØŸ∑›Ñ’¶«∑ 
   56 00000008 F000 F84B       BL.W             RCC_CONFIG_72MHZ 
                                                            ;÷∏¬Æ“ª≈ú÷•Ÿ±–¥
   57 0000000C F000 F87A       BL.W             SysTick_Init
   58 00000010 494B            LDR              R1,=RCC_APB2ENR
   59 00000012 6808            LDR              R0,[R1]     ;◊Å
   60 00000014 F04F 0220       LDR              R2,=IOPDEN
   61 00000018 EA40 0002       ORR              R0,R2       ;ŸÑ
   62 0000001C F04F 0204       LDR              R2,=IOPAEN
   63 00000020 EA40 0002       ORR              R0,R2       ;ŸÑ
   64 00000024 6008            STR              R0,[R1]     ;–¥√¨ π≈úGPIOA D ±◊
                                                            ì
   65 00000026         
   66 00000026 F04F 0008       MOV              R0,#0x8
   67 0000002A 4946            LDR              R1,=GPIOA_CRL ;PA0’ö÷ç›Ñ’¶«∑
   68 0000002C 6008            STR              R0,[R1]
   69 0000002E 4946            LDR              R1,=GPIOA_ODR
   70 00000030 F04F 0201       MOV              R2,#1
   71 00000034 600A            STR              R2,[R1]
   72 00000036         
   73 00000036         ;LED0--PA.0 ŒÜŒ¨À§‘∂√¨50MHz
   74 00000036         ;LED1--PA.1  ŒÜŒ¨À§‘∂√¨50MHz
   75 00000036         ;LED2--PA.2  ŒÜŒ¨À§‘∂√¨50MHz
   76 00000036 F243 3033       LDR              R0,=0x3333
   77 0000003A 4944            LDR              R1,=GPIOD_CRH ;PA.1\2\3ﬂπ’ö÷ç›Ñ
                                                            ’¶«∑
   78 0000003C 6008            STR              R0,[R1]
   79 0000003E 4942            LDR              R1,=GPIOD_ODR
   80 00000040 F44F 6270       LDR              R2,=0x00000F00 ;›´PA.1\2\3À§‘∂Ÿ
                                                            ü÷ß∆Ω
   81 00000044 600A            STR              R2,[R1]
   82 00000046         
   83 00000046 F04F 20E0       LDR              r0, =SCB_AIRCR
   84 0000004A 4941            LDR              r1, =0x05FA0000 ; ’ìŒª0‘¶€Æÿñ√®
                                                            Ÿ≤7Ÿ∂Œª“≠’Ø»Ä’º‘Ö–à
                                                            ‹∂√©
   85 0000004C 6001            STR              R1, [r0]



ARM Macro Assembler    Page 4 


   86 0000004E 4941            LDR              R1,=NVIC_ISER1
   87 00000050 F04F 0240       MOV              R2,#0X40
   88 00000054 600A            STR              R2,[R1]
   89 00000056 4940            LDR              R1,=NVIC_IPR_BASE
   90 00000058 F04F 0200       MOV              R2,#0X00
   91 0000005C 600A            STR              R2,[R1]
   92 0000005E 493F            LDR              R1,=AFIO_EXTICR1
   93 00000060 F04F 0240       MOV              R2,#0X40
   94 00000064 600A            STR              R2,[R1]
   95 00000066         
   96 00000066 4C3E            LDR              R4,=EXTI_IMR
   97 00000068 F04F 0301       MOV              R3,#0X01
   98 0000006C 6023            STR              R3,[R4]
   99 0000006E 4C3D            LDR              R4,=EXTI_EMR
  100 00000070 F04F 0301       MOV              R3,#0X01
  101 00000074 6023            STR              R3,[R4]
  102 00000076 4C3C            LDR              R4,=EXTI_FTSR
  103 00000078 F04F 0301       MOV              R3,#0X01
  104 0000007C 6023            STR              R3,[R4]
  105 0000007E 4C3B            LDR              R4,=EXTI_PR ;»•‘Ω“™÷æŒª
  106 00000080 F04F 0301       MOV              R3,#0X01
  107 00000084 6023            STR              R3,[R4]
  108 00000086         
  109 00000086         LOOP
  110 00000086 483A            LDR              R0,=7200000
  111 00000088 F000 F84D       BL.W             SysTick_Wait
  112 0000008C 492E            LDR              R1,=GPIOD_ODR
  113 0000008E F487 6770       EOR              R7,#0XF00
  114 00000092 600F            STR              R7,[R1]
  115 00000094 E7F7            B                LOOP        ;›å—∏—≠€∑
  116 00000096         
  117 00000096         
  118 00000096         EXTI0_IRQHandler
  119 00000096 4E35            LDR              R6,=EXTI_PR
  120 00000098 F04F 0301       MOV              R3,#0X01
  121 0000009C 6033            STR              R3,[R6]
  122 0000009E         ; LDR    R1,=GPIOD_ODR
  123 0000009E         ; LDR    R7,=0X100
  124 0000009E         ; STR    R7,[R1]
  125 0000009E E7F2            B                LOOP
  126 000000A0 4770            BX               LR
  127 000000A2         
  128 000000A2         ;;;RCC   ±◊ì∆§◊É HCLK=72MHz=HSE*9
  129 000000A2         ;;;PCLK2=HCLK  PCLK1=HCLK/2
  130 000000A2         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  131 000000A2         RCC_CONFIG_72MHZ
  132 000000A2 4934            LDR              R1,=0X40021000 ;RCC_CR
  133 000000A4 6808            LDR              R0,[R1]
  134 000000A6 F44F 3280       LDR              R2,=0X00010000 ;HSEON
  135 000000AA EA40 0002       ORR              R0,R2
  136 000000AE 6008            STR              R0,[R1]
  137 000000B0         WAIT_HSE_RDY
  138 000000B0 F44F 3200       LDR              R2,=0X00020000 ;HSERDY
  139 000000B4 6808            LDR              R0,[R1]
  140 000000B6 4010            ANDS             R0,R2
  141 000000B8 2800            CMP              R0,#0
  142 000000BA D0F9            BEQ              WAIT_HSE_RDY
  143 000000BC 492E            LDR              R1,=0X40022000 ;FLASH_ACR
  144 000000BE F04F 0012       MOV              R0,#0X12



ARM Macro Assembler    Page 5 


  145 000000C2 6008            STR              R0,[R1]
  146 000000C4 492D            LDR              R1,=0X40021004 ;RCC_CFGR ±◊ì∆§◊
                                                            É›Ñ’¶«∑
  147 000000C6 6808            LDR              R0,[R1]
  148 000000C8 4A2D            LDR              R2,=0x001D0400
  149 000000CA EA40 0002       ORR              R0,R2
  150 000000CE 6008            STR              R0,[R1]
  151 000000D0 4928            LDR              R1,=0X40021000 ;RCC_CR  
  152 000000D2 6808            LDR              R0,[R1]
  153 000000D4 F04F 7280       LDR              R2,=0X01000000 ;PLLON
  154 000000D8 EA40 0002       ORR              R0,R2
  155 000000DC 6008            STR              R0,[R1]
  156 000000DE         WAIT_PLL_RDY
  157 000000DE F04F 7200       LDR              R2,=0X02000000 ;PLLRDY
  158 000000E2 6808            LDR              R0,[R1]
  159 000000E4 4010            ANDS             R0,R2
  160 000000E6 2800            CMP              R0,#0
  161 000000E8 D0F9            BEQ              WAIT_PLL_RDY
  162 000000EA 4924            LDR              R1,=0X40021004 ;RCC_CFGR
  163 000000EC 6808            LDR              R0,[R1]
  164 000000EE F04F 0202       MOV              R2,#0X02
  165 000000F2 EA40 0002       ORR              R0,R2
  166 000000F6 6008            STR              R0,[R1]
  167 000000F8         WAIT_HCLK_USEPLL
  168 000000F8 6808            LDR              R0,[R1]
  169 000000FA F010 0008       ANDS             R0,#0X08
  170 000000FE 2808            CMP              R0,#0X08
  171 00000100 D1FA            BNE              WAIT_HCLK_USEPLL
  172 00000102 4770            BX               LR
  173 00000104         
  174 00000104         SysTick_Init
  175 00000104         ; disable SysTick during setup
  176 00000104 491F            LDR              R1, =NVIC_ST_CTRL_R
  177 00000106 F04F 0000       MOV              R0, #0      ; Clear Enable     
                                                                
  178 0000010A 6008            STR              R0, [R1]
  179 0000010C         ; set reload to maximum reload value
  180 0000010C 491E            LDR              R1, =NVIC_ST_RELOAD_R
  181 0000010E F06F 407F       LDR              R0, =0x00FFFFFF ;    ; Specify 
                                                            RELOAD value
  182 00000112 6008            STR              R0, [R1]    ; reload at maximum
                                                                   
  183 00000114         ; writing any value to CURRENT clears it
  184 00000114 491D            LDR              R1, =NVIC_ST_CURRENT_R
  185 00000116 F04F 0000       MOV              R0, #0
  186 0000011A 6008            STR              R0, [R1]    ; clear counter
  187 0000011C         ; enable SysTick with core clock
  188 0000011C 4919            LDR              R1, =NVIC_ST_CTRL_R
  189 0000011E F04F 0005       MOV              R0, #0x0005 ; Enable but no int
                                                            errupts (later)
  190 00000122 6008            STR              R0, [R1]    ; ENABLE and CLK_SR
                                                            C bits set
  191 00000124 4770            BX               LR
  192 00000126         
  193 00000126         SysTick_Wait
  194 00000126 F1A0 0001       SUB              R0, R0, #1  ; delay-1
  195 0000012A 4E17            LDR              R6, =NVIC_ST_RELOAD_R
  196 0000012C 6030            STR              R0, [R6]    ; time to wait
  197 0000012E 4E17            LDR              R6, =NVIC_ST_CURRENT_R



ARM Macro Assembler    Page 6 


  198 00000130 6030            STR              R0, [R6]    ; any value written
                                                             to CURRENT clears
  199 00000132 4E14            LDR              R6, =NVIC_ST_CTRL_R
  200 00000134         SysTick_Wait_loop
  201 00000134 6830            LDR              R0, [R6]    ; read status
  202 00000136 F410 3080       ANDS             R0, R0, #0x00010000 ; bit 16 is
                                                             COUNT flag
  203 0000013A D0FB            BEQ              SysTick_Wait_loop ; repeat unti
                                                            l flag set
  204 0000013C 4770            BX               LR
  205 0000013E         
  206 0000013E                 END
              00 00 40021018 
              40010800 
              4001140C 
              40011404 
              05FA0000 
              E000E100 
              E000E400 
              40010008 
              40010400 
              40010404 
              4001040C 
              40010414 
              006DDD00 
              40021000 
              40022000 
              40021004 
              001D0400 
              E000E010 
              E000E014 
              E000E018 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\objects\mian.d -o.\objects\mian.o -I"D:\wjyl\exti assemble\RTE" 
-ID:\Keil_v5\ARM\PACK\Keil\STM32F1xx_DFP\2.1.0\Device\Include -ID:\Keil_v5\ARM\
CMSIS\Include --predefine="__UVISION_VERSION SETA 518" --predefine="STM32F10X_H
D SETA 1" --list=.\listings\mian.lst mian.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

EXTI0_IRQHandler 00000096

Symbol: EXTI0_IRQHandler
   Definitions
      At line 118 in file mian.s
   Uses
      None
Comment: EXTI0_IRQHandler unused
LOOP 00000086

Symbol: LOOP
   Definitions
      At line 109 in file mian.s
   Uses
      At line 115 in file mian.s
      At line 125 in file mian.s

RCC_CONFIG_72MHZ 000000A2

Symbol: RCC_CONFIG_72MHZ
   Definitions
      At line 131 in file mian.s
   Uses
      At line 56 in file mian.s
Comment: RCC_CONFIG_72MHZ used once
RESET 00000000

Symbol: RESET
   Definitions
      At line 51 in file mian.s
   Uses
      None
Comment: RESET unused
Start 00000008

Symbol: Start
   Definitions
      At line 55 in file mian.s
   Uses
      At line 53 in file mian.s
Comment: Start used once
SysTick_Init 00000104

Symbol: SysTick_Init
   Definitions
      At line 174 in file mian.s
   Uses
      At line 57 in file mian.s
Comment: SysTick_Init used once
SysTick_Wait 00000126

Symbol: SysTick_Wait
   Definitions
      At line 193 in file mian.s
   Uses
      At line 111 in file mian.s
Comment: SysTick_Wait used once
SysTick_Wait_loop 00000134




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

Symbol: SysTick_Wait_loop
   Definitions
      At line 200 in file mian.s
   Uses
      At line 203 in file mian.s
Comment: SysTick_Wait_loop used once
WAIT_HCLK_USEPLL 000000F8

Symbol: WAIT_HCLK_USEPLL
   Definitions
      At line 167 in file mian.s
   Uses
      At line 171 in file mian.s
Comment: WAIT_HCLK_USEPLL used once
WAIT_HSE_RDY 000000B0

Symbol: WAIT_HSE_RDY
   Definitions
      At line 137 in file mian.s
   Uses
      At line 142 in file mian.s
Comment: WAIT_HSE_RDY used once
WAIT_PLL_RDY 000000DE

Symbol: WAIT_PLL_RDY
   Definitions
      At line 156 in file mian.s
   Uses
      At line 161 in file mian.s
Comment: WAIT_PLL_RDY used once
11 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

AFIO_EXTICR1 40010008

Symbol: AFIO_EXTICR1
   Definitions
      At line 15 in file mian.s
   Uses
      At line 92 in file mian.s
Comment: AFIO_EXTICR1 used once
BIT0 00000001

Symbol: BIT0
   Definitions
      At line 25 in file mian.s
   Uses
      None
Comment: BIT0 unused
BIT10 00000400

Symbol: BIT10
   Definitions
      At line 30 in file mian.s
   Uses
      At line 34 in file mian.s
Comment: BIT10 used once
BIT11 00000800

Symbol: BIT11
   Definitions
      At line 31 in file mian.s
   Uses
      At line 35 in file mian.s
Comment: BIT11 used once
BIT2 00000004

Symbol: BIT2
   Definitions
      At line 26 in file mian.s
   Uses
      At line 43 in file mian.s
Comment: BIT2 used once
BIT5 00000020

Symbol: BIT5
   Definitions
      At line 27 in file mian.s
   Uses
      At line 42 in file mian.s
Comment: BIT5 used once
BIT8 00000100

Symbol: BIT8
   Definitions
      At line 28 in file mian.s
   Uses
      At line 32 in file mian.s
Comment: BIT8 used once
BIT9 00000200

Symbol: BIT9



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 29 in file mian.s
   Uses
      At line 33 in file mian.s
Comment: BIT9 used once
EXTI_EMR 40010404

Symbol: EXTI_EMR
   Definitions
      At line 18 in file mian.s
   Uses
      At line 99 in file mian.s
Comment: EXTI_EMR used once
EXTI_FTSR 4001040C

Symbol: EXTI_FTSR
   Definitions
      At line 20 in file mian.s
   Uses
      At line 102 in file mian.s
Comment: EXTI_FTSR used once
EXTI_IMR 40010400

Symbol: EXTI_IMR
   Definitions
      At line 17 in file mian.s
   Uses
      At line 96 in file mian.s
Comment: EXTI_IMR used once
EXTI_PR 40010414

Symbol: EXTI_PR
   Definitions
      At line 21 in file mian.s
   Uses
      At line 105 in file mian.s
      At line 119 in file mian.s

EXTI_RTSR 40010408

Symbol: EXTI_RTSR
   Definitions
      At line 19 in file mian.s
   Uses
      None
Comment: EXTI_RTSR unused
GPIOA 40010800

Symbol: GPIOA
   Definitions
      At line 44 in file mian.s
   Uses
      None
Comment: GPIOA unused
GPIOA_CRL 40010800

Symbol: GPIOA_CRL
   Definitions
      At line 45 in file mian.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 67 in file mian.s
Comment: GPIOA_CRL used once
GPIOA_IDR 40010808

Symbol: GPIOA_IDR
   Definitions
      At line 46 in file mian.s
   Uses
      None
Comment: GPIOA_IDR unused
GPIOA_ODR 4001140C

Symbol: GPIOA_ODR
   Definitions
      At line 47 in file mian.s
   Uses
      At line 69 in file mian.s
Comment: GPIOA_ODR used once
GPIOD 40011400

Symbol: GPIOD
   Definitions
      At line 36 in file mian.s
   Uses
      None
Comment: GPIOD unused
GPIOD_BRR 40011414

Symbol: GPIOD_BRR
   Definitions
      At line 41 in file mian.s
   Uses
      None
Comment: GPIOD_BRR unused
GPIOD_BSRR 40011410

Symbol: GPIOD_BSRR
   Definitions
      At line 40 in file mian.s
   Uses
      None
Comment: GPIOD_BSRR unused
GPIOD_CRH 40011404

Symbol: GPIOD_CRH
   Definitions
      At line 38 in file mian.s
   Uses
      At line 77 in file mian.s
Comment: GPIOD_CRH used once
GPIOD_CRL 40011400

Symbol: GPIOD_CRL
   Definitions
      At line 37 in file mian.s
   Uses
      None
Comment: GPIOD_CRL unused



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

GPIOD_ODR 4001140C

Symbol: GPIOD_ODR
   Definitions
      At line 39 in file mian.s
   Uses
      At line 79 in file mian.s
      At line 112 in file mian.s

IOPAEN 00000004

Symbol: IOPAEN
   Definitions
      At line 43 in file mian.s
   Uses
      At line 62 in file mian.s
Comment: IOPAEN used once
IOPDEN 00000020

Symbol: IOPDEN
   Definitions
      At line 42 in file mian.s
   Uses
      At line 60 in file mian.s
Comment: IOPDEN used once
LED0 00000100

Symbol: LED0
   Definitions
      At line 32 in file mian.s
   Uses
      None
Comment: LED0 unused
LED1 00000200

Symbol: LED1
   Definitions
      At line 33 in file mian.s
   Uses
      None
Comment: LED1 unused
LED2 00000400

Symbol: LED2
   Definitions
      At line 34 in file mian.s
   Uses
      None
Comment: LED2 unused
LED3 00000800

Symbol: LED3
   Definitions
      At line 35 in file mian.s
   Uses
      None
Comment: LED3 unused
NVIC_BASE E000E100




ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

Symbol: NVIC_BASE
   Definitions
      At line 3 in file mian.s
   Uses
      At line 4 in file mian.s
      At line 5 in file mian.s
      At line 6 in file mian.s
      At line 7 in file mian.s
      At line 8 in file mian.s
      At line 9 in file mian.s
      At line 10 in file mian.s
      At line 11 in file mian.s
      At line 12 in file mian.s
      At line 13 in file mian.s
      At line 14 in file mian.s

NVIC_IABR1 E000E300

Symbol: NVIC_IABR1
   Definitions
      At line 12 in file mian.s
   Uses
      None
Comment: NVIC_IABR1 unused
NVIC_IABR2 E000E304

Symbol: NVIC_IABR2
   Definitions
      At line 13 in file mian.s
   Uses
      None
Comment: NVIC_IABR2 unused
NVIC_ICER1 E000E180

Symbol: NVIC_ICER1
   Definitions
      At line 6 in file mian.s
   Uses
      None
Comment: NVIC_ICER1 unused
NVIC_ICER2 E000E184

Symbol: NVIC_ICER2
   Definitions
      At line 7 in file mian.s
   Uses
      None
Comment: NVIC_ICER2 unused
NVIC_ICPR1 E000E280

Symbol: NVIC_ICPR1
   Definitions
      At line 10 in file mian.s
   Uses
      None
Comment: NVIC_ICPR1 unused
NVIC_ICPR2 E000E284

Symbol: NVIC_ICPR2



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 11 in file mian.s
   Uses
      None
Comment: NVIC_ICPR2 unused
NVIC_IPR_BASE E000E400

Symbol: NVIC_IPR_BASE
   Definitions
      At line 14 in file mian.s
   Uses
      At line 89 in file mian.s
Comment: NVIC_IPR_BASE used once
NVIC_ISER1 E000E100

Symbol: NVIC_ISER1
   Definitions
      At line 4 in file mian.s
   Uses
      At line 86 in file mian.s
Comment: NVIC_ISER1 used once
NVIC_ISER2 E000E104

Symbol: NVIC_ISER2
   Definitions
      At line 5 in file mian.s
   Uses
      None
Comment: NVIC_ISER2 unused
NVIC_ISPR1 E000E200

Symbol: NVIC_ISPR1
   Definitions
      At line 8 in file mian.s
   Uses
      None
Comment: NVIC_ISPR1 unused
NVIC_ISPR2 E000E204

Symbol: NVIC_ISPR2
   Definitions
      At line 9 in file mian.s
   Uses
      None
Comment: NVIC_ISPR2 unused
NVIC_ST_CTRL_R E000E010

Symbol: NVIC_ST_CTRL_R
   Definitions
      At line 22 in file mian.s
   Uses
      At line 176 in file mian.s
      At line 188 in file mian.s
      At line 199 in file mian.s

NVIC_ST_CURRENT_R E000E018

Symbol: NVIC_ST_CURRENT_R
   Definitions



ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

      At line 24 in file mian.s
   Uses
      At line 184 in file mian.s
      At line 197 in file mian.s

NVIC_ST_RELOAD_R E000E014

Symbol: NVIC_ST_RELOAD_R
   Definitions
      At line 23 in file mian.s
   Uses
      At line 180 in file mian.s
      At line 195 in file mian.s

RCC_APB2ENR 40021018

Symbol: RCC_APB2ENR
   Definitions
      At line 48 in file mian.s
   Uses
      At line 58 in file mian.s
Comment: RCC_APB2ENR used once
SCB_AIRCR E000E000

Symbol: SCB_AIRCR
   Definitions
      At line 2 in file mian.s
   Uses
      At line 83 in file mian.s
Comment: SCB_AIRCR used once
STACK_TOP 20002000

Symbol: STACK_TOP
   Definitions
      At line 50 in file mian.s
   Uses
      At line 52 in file mian.s
Comment: STACK_TOP used once
47 symbols
392 symbols in table
