assign out_and = &in; // 4-input AND operation

assign out_or = |in;  // 4-input OR operation

assign out_xor = ^in; // 4-input XOR operation

endmodule