{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591910944028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591910944035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 23:29:03 2020 " "Processing started: Thu Jun 11 23:29:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591910944035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591910944035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7SegController -c 7SegController " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7SegController -c 7SegController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591910944035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591910944431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591910944431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591910952994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591910952994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevsegcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file sevsegcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevSegController " "Found entity 1: SevSegController" {  } { { "SevSegController.v" "" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591910952996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591910952996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Prescaler " "Found entity 1: Prescaler" {  } { { "Prescaler.v" "" { Text "D:/Users/moral/Desktop/FPGA/7SegController/Prescaler.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591910952998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591910952998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591910953032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE10_LITE_Golden_Top.v(150) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(150): truncated value with size 32 to match size of target (4)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591910953033 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_Golden_Top.v(64) " "Output port \"HEX1\" at DE10_LITE_Golden_Top.v(64) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591910953034 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_Golden_Top.v(67) " "Output port \"HEX2\" at DE10_LITE_Golden_Top.v(67) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591910953034 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_Golden_Top.v(70) " "Output port \"HEX3\" at DE10_LITE_Golden_Top.v(70) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591910953034 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_Golden_Top.v(73) " "Output port \"HEX4\" at DE10_LITE_Golden_Top.v(73) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591910953034 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_Golden_Top.v(76) " "Output port \"HEX5\" at DE10_LITE_Golden_Top.v(76) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591910953034 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prescaler Prescaler:pres " "Elaborating entity \"Prescaler\" for hierarchy \"Prescaler:pres\"" {  } { { "DE10_LITE_Golden_Top.v" "pres" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591910953050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Prescaler.v(13) " "Verilog HDL assignment warning at Prescaler.v(13): truncated value with size 32 to match size of target (23)" {  } { { "Prescaler.v" "" { Text "D:/Users/moral/Desktop/FPGA/7SegController/Prescaler.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591910953051 "|DE10_LITE_Golden_Top|Prescaler:pres"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevSegController SevSegController:ssc0 " "Elaborating entity \"SevSegController\" for hierarchy \"SevSegController:ssc0\"" {  } { { "DE10_LITE_Golden_Top.v" "ssc0" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591910953052 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[7\] HEX0\[7\] " "Net \"HEX0\[7\]\", which fans out to \"HEX0\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc0\|leds\[7\] " "Net is fed by \"SevSegController:ssc0\|leds\[7\]\"" {  } { { "SevSegController.v" "leds\[7\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953140 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc1\|leds\[7\] " "Net is fed by \"SevSegController:ssc1\|leds\[7\]\"" {  } { { "SevSegController.v" "leds\[7\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953140 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc2\|leds\[7\] " "Net is fed by \"SevSegController:ssc2\|leds\[7\]\"" {  } { { "SevSegController.v" "leds\[7\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953140 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc3\|leds\[7\] " "Net is fed by \"SevSegController:ssc3\|leds\[7\]\"" {  } { { "SevSegController.v" "leds\[7\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953140 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc4\|leds\[7\] " "Net is fed by \"SevSegController:ssc4\|leds\[7\]\"" {  } { { "SevSegController.v" "leds\[7\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953140 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc5\|leds\[7\] " "Net is fed by \"SevSegController:ssc5\|leds\[7\]\"" {  } { { "SevSegController.v" "leds\[7\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953140 ""}  } { { "DE10_LITE_Golden_Top.v" "HEX0\[7\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1591910953140 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[6\] HEX0\[6\] " "Net \"HEX0\[6\]\", which fans out to \"HEX0\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc0\|leds\[6\] " "Net is fed by \"SevSegController:ssc0\|leds\[6\]\"" {  } { { "SevSegController.v" "leds\[6\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953140 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc1\|leds\[6\] " "Net is fed by \"SevSegController:ssc1\|leds\[6\]\"" {  } { { "SevSegController.v" "leds\[6\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953140 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc2\|leds\[6\] " "Net is fed by \"SevSegController:ssc2\|leds\[6\]\"" {  } { { "SevSegController.v" "leds\[6\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953140 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc3\|leds\[6\] " "Net is fed by \"SevSegController:ssc3\|leds\[6\]\"" {  } { { "SevSegController.v" "leds\[6\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953140 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc4\|leds\[6\] " "Net is fed by \"SevSegController:ssc4\|leds\[6\]\"" {  } { { "SevSegController.v" "leds\[6\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953140 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc5\|leds\[6\] " "Net is fed by \"SevSegController:ssc5\|leds\[6\]\"" {  } { { "SevSegController.v" "leds\[6\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953140 ""}  } { { "DE10_LITE_Golden_Top.v" "HEX0\[6\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1591910953140 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[5\] HEX0\[5\] " "Net \"HEX0\[5\]\", which fans out to \"HEX0\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc0\|leds\[5\] " "Net is fed by \"SevSegController:ssc0\|leds\[5\]\"" {  } { { "SevSegController.v" "leds\[5\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc1\|leds\[5\] " "Net is fed by \"SevSegController:ssc1\|leds\[5\]\"" {  } { { "SevSegController.v" "leds\[5\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc2\|leds\[5\] " "Net is fed by \"SevSegController:ssc2\|leds\[5\]\"" {  } { { "SevSegController.v" "leds\[5\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc3\|leds\[5\] " "Net is fed by \"SevSegController:ssc3\|leds\[5\]\"" {  } { { "SevSegController.v" "leds\[5\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc4\|leds\[5\] " "Net is fed by \"SevSegController:ssc4\|leds\[5\]\"" {  } { { "SevSegController.v" "leds\[5\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc5\|leds\[5\] " "Net is fed by \"SevSegController:ssc5\|leds\[5\]\"" {  } { { "SevSegController.v" "leds\[5\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""}  } { { "DE10_LITE_Golden_Top.v" "HEX0\[5\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1591910953141 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[4\] HEX0\[4\] " "Net \"HEX0\[4\]\", which fans out to \"HEX0\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc0\|leds\[4\] " "Net is fed by \"SevSegController:ssc0\|leds\[4\]\"" {  } { { "SevSegController.v" "leds\[4\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc1\|leds\[4\] " "Net is fed by \"SevSegController:ssc1\|leds\[4\]\"" {  } { { "SevSegController.v" "leds\[4\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc2\|leds\[4\] " "Net is fed by \"SevSegController:ssc2\|leds\[4\]\"" {  } { { "SevSegController.v" "leds\[4\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc3\|leds\[4\] " "Net is fed by \"SevSegController:ssc3\|leds\[4\]\"" {  } { { "SevSegController.v" "leds\[4\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc4\|leds\[4\] " "Net is fed by \"SevSegController:ssc4\|leds\[4\]\"" {  } { { "SevSegController.v" "leds\[4\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc5\|leds\[4\] " "Net is fed by \"SevSegController:ssc5\|leds\[4\]\"" {  } { { "SevSegController.v" "leds\[4\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""}  } { { "DE10_LITE_Golden_Top.v" "HEX0\[4\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1591910953141 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[3\] HEX0\[3\] " "Net \"HEX0\[3\]\", which fans out to \"HEX0\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc0\|leds\[3\] " "Net is fed by \"SevSegController:ssc0\|leds\[3\]\"" {  } { { "SevSegController.v" "leds\[3\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc1\|leds\[3\] " "Net is fed by \"SevSegController:ssc1\|leds\[3\]\"" {  } { { "SevSegController.v" "leds\[3\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc2\|leds\[3\] " "Net is fed by \"SevSegController:ssc2\|leds\[3\]\"" {  } { { "SevSegController.v" "leds\[3\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc3\|leds\[3\] " "Net is fed by \"SevSegController:ssc3\|leds\[3\]\"" {  } { { "SevSegController.v" "leds\[3\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc4\|leds\[3\] " "Net is fed by \"SevSegController:ssc4\|leds\[3\]\"" {  } { { "SevSegController.v" "leds\[3\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc5\|leds\[3\] " "Net is fed by \"SevSegController:ssc5\|leds\[3\]\"" {  } { { "SevSegController.v" "leds\[3\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""}  } { { "DE10_LITE_Golden_Top.v" "HEX0\[3\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1591910953141 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[2\] HEX0\[2\] " "Net \"HEX0\[2\]\", which fans out to \"HEX0\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc0\|leds\[2\] " "Net is fed by \"SevSegController:ssc0\|leds\[2\]\"" {  } { { "SevSegController.v" "leds\[2\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc1\|leds\[2\] " "Net is fed by \"SevSegController:ssc1\|leds\[2\]\"" {  } { { "SevSegController.v" "leds\[2\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc2\|leds\[2\] " "Net is fed by \"SevSegController:ssc2\|leds\[2\]\"" {  } { { "SevSegController.v" "leds\[2\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc3\|leds\[2\] " "Net is fed by \"SevSegController:ssc3\|leds\[2\]\"" {  } { { "SevSegController.v" "leds\[2\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc4\|leds\[2\] " "Net is fed by \"SevSegController:ssc4\|leds\[2\]\"" {  } { { "SevSegController.v" "leds\[2\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc5\|leds\[2\] " "Net is fed by \"SevSegController:ssc5\|leds\[2\]\"" {  } { { "SevSegController.v" "leds\[2\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953141 ""}  } { { "DE10_LITE_Golden_Top.v" "HEX0\[2\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1591910953141 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[1\] HEX0\[1\] " "Net \"HEX0\[1\]\", which fans out to \"HEX0\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc0\|leds\[1\] " "Net is fed by \"SevSegController:ssc0\|leds\[1\]\"" {  } { { "SevSegController.v" "leds\[1\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953142 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc1\|leds\[1\] " "Net is fed by \"SevSegController:ssc1\|leds\[1\]\"" {  } { { "SevSegController.v" "leds\[1\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953142 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc2\|leds\[1\] " "Net is fed by \"SevSegController:ssc2\|leds\[1\]\"" {  } { { "SevSegController.v" "leds\[1\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953142 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc3\|leds\[1\] " "Net is fed by \"SevSegController:ssc3\|leds\[1\]\"" {  } { { "SevSegController.v" "leds\[1\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953142 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc4\|leds\[1\] " "Net is fed by \"SevSegController:ssc4\|leds\[1\]\"" {  } { { "SevSegController.v" "leds\[1\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953142 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc5\|leds\[1\] " "Net is fed by \"SevSegController:ssc5\|leds\[1\]\"" {  } { { "SevSegController.v" "leds\[1\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953142 ""}  } { { "DE10_LITE_Golden_Top.v" "HEX0\[1\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1591910953142 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "HEX0\[0\] HEX0\[0\] " "Net \"HEX0\[0\]\", which fans out to \"HEX0\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc0\|leds\[0\] " "Net is fed by \"SevSegController:ssc0\|leds\[0\]\"" {  } { { "SevSegController.v" "leds\[0\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953142 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc1\|leds\[0\] " "Net is fed by \"SevSegController:ssc1\|leds\[0\]\"" {  } { { "SevSegController.v" "leds\[0\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953142 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc2\|leds\[0\] " "Net is fed by \"SevSegController:ssc2\|leds\[0\]\"" {  } { { "SevSegController.v" "leds\[0\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953142 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc3\|leds\[0\] " "Net is fed by \"SevSegController:ssc3\|leds\[0\]\"" {  } { { "SevSegController.v" "leds\[0\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953142 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc4\|leds\[0\] " "Net is fed by \"SevSegController:ssc4\|leds\[0\]\"" {  } { { "SevSegController.v" "leds\[0\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953142 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SevSegController:ssc5\|leds\[0\] " "Net is fed by \"SevSegController:ssc5\|leds\[0\]\"" {  } { { "SevSegController.v" "leds\[0\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/SevSegController.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1591910953142 ""}  } { { "DE10_LITE_Golden_Top.v" "HEX0\[0\]" { Text "D:/Users/moral/Desktop/FPGA/7SegController/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1591910953142 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 56 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 56 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591910953253 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 11 23:29:13 2020 " "Processing ended: Thu Jun 11 23:29:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591910953253 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591910953253 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591910953253 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591910953253 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 58 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 58 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591910953937 ""}
