
** Library name: Logic_Gates
** Cell name: NAND3
** View name: schematic
.subckt NAND3 a b c out vdd
