{"vcs1":{"timestamp_begin":1731739234.217452129, "rt":1.39, "ut":0.48, "st":0.23}}
{"vcselab":{"timestamp_begin":1731739235.679278155, "rt":1.11, "ut":0.30, "st":0.14}}
{"link":{"timestamp_begin":1731739236.860455848, "rt":0.35, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731739233.589622244}
{"VCS_COMP_START_TIME": 1731739233.589622244}
{"VCS_COMP_END_TIME": 1731739239.002122412}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D0"}
{"vcs1": {"peak_mem": 331648}}
{"stitch_vcselab": {"peak_mem": 231548}}
