{
    "code": "module TopModule(\n    input  logic [2:0] vec,\n    output logic [2:0] outv,\n    output logic o2,\n    output logic o1,\n    output logic o0\n);\n\n    // Assign the input vector to the output vector\n    assign outv = vec;\n\n    // Split the input vector into individual bits for separate outputs\n    assign o2 = vec[2];\n    assign o1 = vec[1];\n    assign o0 = vec[0];\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}