C:\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\rotLR0   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\rotLR0\synlog\report\rotLR00_rotLR0_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  toprotLR00  -flow mapping  -multisrs  -oedif  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\rotLR0\rotLR00_rotLR0.edi   -freq 1.000   C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\rotLR0\synwork\rotLR00_rotLR0_prem.srd  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\rotLR0\syntmp\rotLR00_rotLR0.plg  -osyn  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\rotLR0\rotLR00_rotLR0.srm  -prjdir  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\rotLR0\  -prjname  proj_1  -log  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\rotLR0\synlog\rotLR00_rotLR0_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rotLR0 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile ..\synlog\report\rotLR00_rotLR0_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module toprotLR00 -flow mapping -multisrs -oedif ..\rotLR00_rotLR0.edi -freq 1.000 ..\synwork\rotLR00_rotLR0_prem.srd -devicelib ..\..\..\..\..\..\..\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\synpbase\lib\lucent\pmi_def.v -ologparam rotLR00_rotLR0.plg -osyn ..\rotLR00_rotLR0.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\rotLR00_rotLR0_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:7
file:..\rotLR00_rotLR0.edi|io:o|time:1582736100|size:76028|exec:0|csum:
file:..\synwork\rotLR00_rotLR0_prem.srd|io:i|time:1582736094|size:9501|exec:0|csum:24293DE53D7A4405466FA338CE857079
file:..\..\..\..\..\..\..\synpbase\lib\lucent\machxo2.v|io:i|time:1554131288|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\synpbase\lib\lucent\pmi_def.v|io:i|time:1554131288|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:rotLR00_rotLR0.plg|io:o|time:1582736102|size:793|exec:0|csum:
file:..\rotLR00_rotLR0.srm|io:o|time:1582736099|size:6799|exec:0|csum:
file:..\synlog\rotLR00_rotLR0_fpga_mapper.srr|io:o|time:1582736102|size:25219|exec:0|csum:
file:..\..\..\..\..\..\..\synpbase\bin64\m_gen_lattice.exe|io:i|time:1554307784|size:31323136|exec:1|csum:08097D0E6BC0EF6D7ADDF60173F7DE28
