```verilog
module dff_with_preset (
    input wire clk,
    input wire reset,
    input wire [7:0] d,
    output reg [7:0] q
);

    always @(negedge clk) begin
        if (reset) begin
            q <= 8'h34; // Reset to 0x34 on active high reset
        end else begin
            q <= d; // Latch the input data on the negative edge of clk
        end
    end

endmodule
```