<!DOCTYPE html>
<html lang="zh-CN">
    <head>
        <meta charset="utf-8">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="robots" content="noodp" />
        <title>Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors - Jungle&#39;s Blog</title><meta name="description" content="Welcome to Jungle&#39;s blog."><meta property="og:title" content="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors" />
<meta property="og:description" content="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors Outline Overview of Superscalar Design Issues of Superscalar Superscalar in Pentium Superscalar in ARM CORTEX-A8 Overview of Superscalar Ideal pipeline ç†æƒ³çš„æŒ‡ä»¤æµæ°´çº¿çš„æ‰§è¡Œè¿‡ç¨‹ æŒ‡ä»¤æ‰§è¡Œåˆ†ä¸º6ä¸ªé˜¶æ®µï¼Œä¸”ä¸å…±äº«èµ„æº æ¯ä¸ªæ—¶é—´å•ä½éƒ½ä¼šæœ‰1" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-01-30T16:28:39+08:00" />
<meta property="article:modified_time" content="2023-01-30T16:28:39+08:00" />

<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors"/>
<meta name="twitter:description" content="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors Outline Overview of Superscalar Design Issues of Superscalar Superscalar in Pentium Superscalar in ARM CORTEX-A8 Overview of Superscalar Ideal pipeline ç†æƒ³çš„æŒ‡ä»¤æµæ°´çº¿çš„æ‰§è¡Œè¿‡ç¨‹ æŒ‡ä»¤æ‰§è¡Œåˆ†ä¸º6ä¸ªé˜¶æ®µï¼Œä¸”ä¸å…±äº«èµ„æº æ¯ä¸ªæ—¶é—´å•ä½éƒ½ä¼šæœ‰1"/>
<meta name="application-name" content="Jungle&#39;s blog">
<meta name="apple-mobile-web-app-title" content="Jungle&#39;s blog"><meta name="theme-color" content="#ffffff"><meta name="msapplication-TileColor" content="#da532c"><link rel="shortcut icon" type="image/x-icon" href="/favicon.ico" />
        <link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
        <link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png"><link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png"><link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5"><link rel="manifest" href="/site.webmanifest"><link rel="canonical" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" /><link rel="prev" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/" /><link rel="next" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/" /><link rel="stylesheet" href="/css/page.min.css"><link rel="stylesheet" href="/css/home.min.css"><script type="application/ld+json">
    {
        "@context": "http://schema.org",
        "@type": "BlogPosting",
        "headline": "Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors",
        "inLanguage": "zh-CN",
        "mainEntityOfPage": {
            "@type": "WebPage",
            "@id": "https:\/\/Jungle430.github.io\/posts\/computer-organization-and-architecture\/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors\/"
        },"genre": "posts","keywords": "Computer Organization and Architecture","wordcount":  4050 ,
        "url": "https:\/\/Jungle430.github.io\/posts\/computer-organization-and-architecture\/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors\/","datePublished": "2023-01-30T16:28:39+08:00","dateModified": "2023-01-30T16:28:39+08:00","publisher": {
            "@type": "Organization",
            "name": "Jungle"},"author": {
                "@type": "Person",
                "name": "Jungle"
            },"description": ""
    }
    </script></head><body data-header-desktop="fixed" data-header-mobile="auto"><script>(window.localStorage && localStorage.getItem('theme') ? localStorage.getItem('theme') === 'dark' : ('' === 'auto' ? window.matchMedia('(prefers-color-scheme: dark)').matches : '' === 'dark')) && document.body.setAttribute('theme', 'dark');</script>

        <div id="mask"></div><div class="wrapper"><header class="desktop" id="header-desktop">
    <div class="header-wrapper">
        <div class="header-title">
            <a href="/" title="Jungle&#39;s Blog">Jungle&#39;s Blog</a>
        </div>
        <div class="menu">
            <div class="menu-inner"><a class="menu-item" href="/posts/">ğŸ“š æ–‡ç«  </a><a class="menu-item" href="/tags/">ğŸ·ï¸ æ ‡ç­¾ </a><a class="menu-item" href="/categories/">ğŸ—ƒï¸ åˆ†ç±» </a><a class="menu-item" href="/about/">ğŸ‘´ å…³äº </a><a class="menu-item" href="https://github.com/Jungle430" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw'></i>  </a><span class="menu-item delimiter"></span><a href="javascript:void(0);" class="menu-item theme-switch" title="åˆ‡æ¢ä¸»é¢˜">
                    <i class="fas fa-adjust fa-fw"></i>
                </a>
            </div>
        </div>
    </div>
</header><header class="mobile" id="header-mobile">
    <div class="header-container">
        <div class="header-wrapper">
            <div class="header-title">
                <a href="/" title="Jungle&#39;s Blog">Jungle&#39;s Blog</a>
            </div>
            <div class="menu-toggle" id="menu-toggle-mobile">
                <span></span><span></span><span></span>
            </div>
        </div>
        <div class="menu" id="menu-mobile"><a class="menu-item" href="/posts/" title="">ğŸ“šæ–‡ç« </a><a class="menu-item" href="/tags/" title="">ğŸ·ï¸æ ‡ç­¾</a><a class="menu-item" href="/categories/" title="">ğŸ—ƒï¸åˆ†ç±»</a><a class="menu-item" href="/about/" title="">ğŸ‘´å…³äº</a><a class="menu-item" href="https://github.com/Jungle430" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw'></i></a><div class="menu-item"><a href="javascript:void(0);" class="theme-switch" title="åˆ‡æ¢ä¸»é¢˜">
                    <i class="fas fa-adjust fa-fw"></i>
                </a>
            </div></div>
    </div>
</header><main class="main">
                <div class="container"><div class="toc" id="toc-auto">
            <h2 class="toc-title">ç›®å½•</h2>
            <div class="toc-content" id="toc-content-auto"></div>
        </div><article class="page single" data-toc="enable"><div class="single-card" ><h2 class="single-title animated flipInX">Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors</h2><div class="post-meta">
                <div class="post-meta-line"><span class="post-author"><a href="https://github.com/Jungle430" title="Author" target="_blank" rel="noopener noreffer author" class="author"><i class="fas fa-user-circle fa-fw"></i>Jungle</a></span>&nbsp;<span class="post-category">å‡ºç‰ˆäº  <a href="/categories/computer-organization-and-architecture/"><i class="far fa-folder fa-fw"></i>Computer Organization and Architecture</a></span></div>
                <div class="post-meta-line"><span><i class="far fa-calendar-alt fa-fw"></i>&nbsp;<time datetime="2023-01-30">2023-01-30</time></span>&nbsp;<span><i class="fas fa-pencil-alt fa-fw"></i>&nbsp;çº¦ 4050 å­—</span>&nbsp;
                    <span><i class="far fa-clock fa-fw"></i>&nbsp;é¢„è®¡é˜…è¯» 9 åˆ†é’Ÿ</span>&nbsp;</div>
            </div>
            
            <hr><div class="details toc" id="toc-static"  data-kept="">
                    <div class="details-summary toc-title">
                        <span>ç›®å½•</span>
                        <span><i class="details-icon fas fa-angle-right"></i></span>
                    </div>
                    <div class="details-content toc-content" id="toc-content-static"><nav id="TableOfContents">
  <ul>
    <li><a href="#instruction-level-parallelism-and-superscalar-processors">Instruction Level Parallelism and Superscalar Processors</a>
      <ul>
        <li><a href="#outline">Outline</a></li>
        <li><a href="#overview-of-superscalar">Overview of Superscalar</a>
          <ul>
            <li><a href="#problem-about-pipeline">Problem about pipeline</a></li>
            <li><a href="#question">Question</a></li>
            <li><a href="#superpipeline">Superpipeline</a>
              <ul>
                <li><a href="#limit-of-superpipeline">Limit of Superpipeline</a></li>
              </ul>
            </li>
            <li><a href="#vector-and-scalar">Vector and Scalar</a>
              <ul>
                <li><a href="#scalar-instruction">Scalar instruction</a></li>
                <li><a href="#vector-instruction">Vector instruction</a></li>
              </ul>
            </li>
            <li><a href="#key-problem-of-superscalar">Key problem of superscalar</a>
              <ul>
                <li><a href="#application-of-superscalar">Application of superscalar</a></li>
              </ul>
            </li>
            <li><a href="#factors-limiting-parallelism">Factors limiting parallelism</a></li>
            <li><a href="#limitations">Limitations</a></li>
          </ul>
        </li>
        <li><a href="#design-issues-of-superscalar">Design Issues of Superscalar</a>
          <ul>
            <li><a href="#parallelism">Parallelism</a>
              <ul>
                <li><a href="#machine-parallelism">Machine Parallelism</a></li>
              </ul>
            </li>
            <li><a href="#instruction-issue">Instruction issue</a>
              <ul>
                <li><a href="#order-about-instruction-issue">Order about instruction issue</a></li>
                <li><a href="#instruction-issue-policy">Instruction issue policy</a>
                  <ul>
                    <li><a href="#in-order-issuein-order-completion">In-order issue/in-order completion</a></li>
                    <li><a href="#in-order-issueout-of-order-completion">In-order issue/out-of-order completion</a></li>
                    <li><a href="#out-of-order-issueout-of-order-completion">Out-of-order issue/out-of-order completion</a></li>
                    <li><a href="#anti-dependencywrite-after-read">Anti-dependency(Write-after-read)</a></li>
                  </ul>
                </li>
              </ul>
            </li>
            <li><a href="#analysis-of-three-technologies---">Analysis of three technologies ! ! !</a></li>
            <li><a href="#about-instruction-window">About instruction window</a></li>
            <li><a href="#consideration-of-control-dependence">Consideration of control dependence</a></li>
            <li><a href="#summary">Summary</a></li>
          </ul>
        </li>
      </ul>
    </li>
  </ul>
</nav></div>
                </div><div class="content" id="content"><h1 id="computer-organization-and-architecture">Computer Organization and Architecture</h1>
<h2 id="instruction-level-parallelism-and-superscalar-processors">Instruction Level Parallelism and Superscalar Processors</h2>
<h3 id="outline">Outline</h3>
<ul>
<li>
<p>Overview of Superscalar</p>
</li>
<li>
<p>Design Issues of Superscalar</p>
</li>
<li>
<p>Superscalar in Pentium</p>
</li>
<li>
<p>Superscalar in ARM CORTEX-A8</p>
</li>
</ul>
<h3 id="overview-of-superscalar">Overview of Superscalar</h3>
<figure><a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter14-1.png" title="/img/Computer Organization and Architecture/chapter14-1.png" data-thumbnail="/img/Computer Organization and Architecture/chapter14-1.png" data-sub-html="<h2>Ideal pipeline</h2>">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter14-1.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter14-1.png, /img/Computer%20Organization%20and%20Architecture/chapter14-1.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter14-1.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter14-1.png" />
    </a><figcaption class="image-caption"><code>Ideal pipeline</code></figcaption>
    </figure>
<ul>
<li>
<p>ç†æƒ³çš„æŒ‡ä»¤æµæ°´çº¿çš„æ‰§è¡Œè¿‡ç¨‹</p>
</li>
<li>
<p>æŒ‡ä»¤æ‰§è¡Œåˆ†ä¸º6ä¸ªé˜¶æ®µï¼Œä¸”ä¸å…±äº«èµ„æº</p>
</li>
<li>
<p>æ¯ä¸ªæ—¶é—´å•ä½éƒ½ä¼šæœ‰1ä¸ªæŒ‡ä»¤å®Œæˆæ‰§è¡Œ</p>
</li>
<li>
<p>æŒ‡ä»¤æ•°é‡è¶³å¤Ÿå¤šæ—¶ï¼Œæ‰§è¡Œæ•ˆç‡ä¸ºåŸæ¥çš„6å€</p>
</li>
</ul>
<hr>
<p><strong>Actual pipeline</strong></p>
<ul>
<li>
<p>Not all instructions require the same steps</p>
<ul>
<li>Some pipeline stages are idle</li>
</ul>
</li>
<li>
<p>Running time of different pipeline stages is different</p>
<ul>
<li>running time of some pipeline stages is wasted</li>
</ul>
</li>
<li>
<p>Instructions are not independent of each other</p>
<ul>
<li>Poor operation of the pipeline</li>
</ul>
</li>
</ul>
<h4 id="problem-about-pipeline">Problem about pipeline</h4>
<ul>
<li>
<p>The pipeline pauses due to dependencies between instructions, which is called pipeline risk</p>
</li>
<li>
<p>There are three types of dependencies</p>
<ul>
<li>
<p>Data dependence</p>
</li>
<li>
<p>Control dependence</p>
</li>
<li>
<p>resource dependence</p>
</li>
</ul>
</li>
</ul>
<h4 id="question">Question</h4>
<ul>
<li>
<p>Is instruction pipelining truly parallel?</p>
<ul>
<li>
<p>Yes: There are indeed multiple instructions in the pipeline being processed at the same time</p>
</li>
<li>
<p>No: multiple instructions do not enter the pipeline at the same time</p>
</li>
</ul>
</li>
<li>
<p>How to further improve the execution efficiency of instructions?</p>
<ul>
<li>
<p>Optimize pipeline: super pipeline</p>
</li>
<li>
<p>True instruction level parallelism: superscalar pipelining</p>
</li>
</ul>
</li>
</ul>
<h4 id="superpipeline">Superpipeline</h4>
<ul>
<li>
<p>In an ordinary pipeline, each clock cycle can complete processing of one pipeline stage</p>
</li>
<li>
<p>Many pipeline stages need less than half a clock cycle</p>
</li>
<li>
<p>Superpipeline</p>
<ul>
<li>
<p>Double internal clock rate is adopted for instruction scheduling</p>
</li>
<li>
<p>Double internal clock speed gets two tasks per external clock cycle</p>
</li>
</ul>
</li>
<li>
<p>Get twice the instruction throughput</p>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter14-2.png" title="/img/Computer Organization and Architecture/chapter14-2.png" data-thumbnail="/img/Computer Organization and Architecture/chapter14-2.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter14-2.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter14-2.png, /img/Computer%20Organization%20and%20Architecture/chapter14-2.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter14-2.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter14-2.png" />
    </a>
<ul>
<li>
<p>å››é˜¶æ®µæµæ°´çº¿ï¼ŒæŒ‡ä»¤åˆ’åˆ†ä¸º4ä¸ªé˜¶æ®µ</p>
</li>
<li>
<p>æ™®é€šæµæ°´çº¿ä¸­ï¼Œæ¯ä¸ªé˜¶æ®µéœ€è¦1ä¸ªæ—¶é’Ÿå‘¨æœŸæ¥å®Œæˆã€‚æœ€é«˜èƒ½è¾¾åˆ°4å€çš„æŒ‡ä»¤æ‰§è¡Œæ•ˆç‡ï¼Œæ¯ä¸ªæ—¶é’Ÿå‘¨æœŸå¯ä»¥è¾“å‡º1ä¸ªæŒ‡ä»¤çš„æ‰§è¡Œç»“æœ</p>
</li>
<li>
<p>è¶…çº§æµæ°´çº¿ã€‚é€šè¿‡é‡‡ç”¨åŒå€å†…éƒ¨æ—¶é’Ÿçš„æ–¹å¼ï¼Œæ¯0.5ä¸ªå¤–éƒ¨æ—¶é’Ÿå‘¨æœŸï¼Œå°±èƒ½å®Œæˆ1ä¸ªæŒ‡ä»¤é˜¶æ®µçš„æ‰§è¡Œã€‚æœ€é«˜èƒ½è¾¾åˆ°8å€çš„æ‰§è¡Œæ•ˆç‡</p>
</li>
</ul>
<h5 id="limit-of-superpipeline">Limit of Superpipeline</h5>
<ul>
<li>
<p>The effect is similar to that of increasing the main frequency</p>
</li>
<li>
<p><strong>It is still not really instruction level parallelism</strong></p>
</li>
<li>
<p>The overall performance is limited by the clock cycle and the length of time the instruction phase executes</p>
<ul>
<li>Long execution phases affect overall performance</li>
</ul>
</li>
<li>
<p><strong>Another technology-superscalar</strong></p>
</li>
</ul>
<h4 id="vector-and-scalar">Vector and Scalar</h4>
<ul>
<li>
<p>Scalar</p>
<ul>
<li>
<p>Also called â€œvector freeâ€. Some physical quantities have only numerical value, but no direction. Some of them are positive or negative</p>
</li>
<li>
<p>A single number used to represent a single attribute of a thing</p>
</li>
<li>
<p>For example: temperature, length</p>
</li>
</ul>
</li>
<li>
<p>Vector</p>
<ul>
<li>
<p>Originally refers to a quantity with size and direction</p>
</li>
<li>
<p>A group of orderly arranged numbers used to demarcate the quantitative characteristics of things</p>
</li>
<li>
<p>For example: the position of a point in the plane coordinate system$ (x, y) $</p>
</li>
</ul>
</li>
</ul>
<h5 id="scalar-instruction">Scalar instruction</h5>
<ul>
<li>
<p>The instructions that do not have vector processing functions and only operate on a single quantity, namely a scalar quantity, are called scalar instructions</p>
</li>
<li>
<p>Most instructions are scalar</p>
</li>
</ul>
<h5 id="vector-instruction">Vector instruction</h5>
<ul>
<li>
<p>The basic operating object is a vector, that is, a group of numbers arranged in order</p>
</li>
<li>
<p>The instruction determines the address of the vector operand and directly or implicitly specifies vector parameters such as increment, vector length, etc</p>
</li>
<li>
<p>The vector instruction specifies that the processor processes vector according to the same operation, which can effectively improve the operation speed</p>
</li>
<li>
<p>Some mainframes are equipped with vector operation instruction systems with complete functions</p>
</li>
</ul>
<figure><a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter14-3.png" title="/img/Computer Organization and Architecture/chapter14-3.png" data-thumbnail="/img/Computer Organization and Architecture/chapter14-3.png" data-sub-html="<h2>Superscalar</h2>">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter14-3.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter14-3.png, /img/Computer%20Organization%20and%20Architecture/chapter14-3.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter14-3.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter14-3.png" />
    </a><figcaption class="image-caption"><code>Superscalar</code></figcaption>
    </figure>
<ul>
<li>
<p>è¶…æ ‡é‡é‡‡ç”¨äº†2ä¸ªç‹¬ç«‹çš„æµæ°´çº¿</p>
</li>
<li>
<p>æ¯ä¸ªæµæ°´çº¿éƒ½å¯ä»¥å†è¿›è¡ŒæŒ‡ä»¤çš„å¹¶è¡Œè¿è¡Œ</p>
</li>
<li>
<p>èƒ½å¤Ÿå¹¶è¡Œæ‰§è¡Œæ¯ä¸ªé˜¶æ®µçš„2ä¸ªæŒ‡ä»¤</p>
</li>
<li>
<p>åœ¨ç¨³å®šè¿è¡Œçš„çŠ¶æ€ä¸‹ï¼Œå¯ä»¥è¾¾åˆ°8å€çš„æ‰§è¡Œæ•ˆç‡</p>
</li>
</ul>
<figure><a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter14-4.png" title="/img/Computer Organization and Architecture/chapter14-4.png" data-thumbnail="/img/Computer Organization and Architecture/chapter14-4.png" data-sub-html="<h2>Ceneral Superscalar organization</h2>">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter14-4.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter14-4.png, /img/Computer%20Organization%20and%20Architecture/chapter14-4.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter14-4.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter14-4.png" />
    </a><figcaption class="image-caption"><code>Ceneral Superscalar organization</code></figcaption>
    </figure>
<ul>
<li>
<p>åŒ…å«äº†2ä¸ªæ•´æ•°è¿ç®—å•å…ƒï¼Œ2ä¸ªæµ®ç‚¹æ•°è¿ç®—å•å…ƒï¼Œä¸€ä¸ªå­˜å‚¨å•å…ƒ</p>
</li>
<li>
<p>æ•´æ•°è¿ç®—å•å…ƒä¸­ï¼Œå…è®¸æœ‰2ä¸ªæŒ‡ä»¤å¹¶è¡Œæ‰§è¡Œï¼Œæµ®ç‚¹æ•°è¿ç®—å•å…ƒä¹Ÿå…è®¸2ä¸ªæµ®ç‚¹æŒ‡ä»¤åŒæ—¶è¿è¡Œã€‚ä¸æ­¤åŒæ—¶ï¼Œ1ä¸ªå­˜å‚¨å™¨æ“ä½œä¹Ÿå¯ä»¥å¹¶è¡Œæ¥æ‰§è¡Œ</p>
</li>
<li>
<p>è¿™ä¸ªç»“æ„ä¸­ï¼ŒåŒæ—¶å…è®¸5ä¸ªæŒ‡ä»¤å¹¶è¡Œæ‰§è¡Œ</p>
</li>
</ul>
<h4 id="key-problem-of-superscalar">Key problem of superscalar</h4>
<ul>
<li>
<p>Superscalar implementations raise a number of complex design issues related to the instruction pipeline</p>
<ul>
<li>
<p>First, the relevance of the pipeline itself still exists</p>
</li>
<li>
<p>Multiple pipelines bring more complex correlation problems</p>
</li>
</ul>
</li>
<li>
<p>The compiler is required to have more complex optimization techniques to achieve greater instruction level parallelism</p>
</li>
</ul>
<h5 id="application-of-superscalar">Application of superscalar</h5>
<ul>
<li>
<p><strong>Superscalar technology itself is proposed and developed with the development of RISC technology</strong></p>
</li>
<li>
<p>RISC processors also tend to use superscalar technology</p>
</li>
<li>
<p><strong>Although RISC machine lends itself readily to superscalar techniques, the superscalar approach can be used on either a RISC or CISC architecture</strong></p>
</li>
<li>
<p><strong>Superscalar approach has now become the standard method for implementing high-performance microprocessors</strong></p>
</li>
</ul>
<h4 id="factors-limiting-parallelism">Factors limiting parallelism</h4>
<ul>
<li>
<p>Instruction level parallelism</p>
<ul>
<li>The degree to which program instructions can be executed in parallel</li>
</ul>
</li>
<li>
<p>Compiler capabilities</p>
<ul>
<li>The compiler can maximize instruction level parallelism of programs</li>
</ul>
</li>
<li>
<p>Hardware techniques</p>
<ul>
<li>Hardware capability supports parallel operation of instructions</li>
</ul>
</li>
</ul>
<h4 id="limitations">Limitations</h4>
<ul>
<li>
<p>The most important reason for limiting instruction level parallelism is the correlation between instructions in the program</p>
</li>
<li>
<p>The dependencies between instructions include</p>
<ul>
<li>
<p>True data dependency</p>
</li>
<li>
<p>Output dependency</p>
</li>
<li>
<p>Anti-dependency</p>
</li>
<li>
<p>Procedural dependency</p>
</li>
<li>
<p>Resource conflicts</p>
</li>
</ul>
</li>
</ul>
<hr>
<p><strong>True Data Dependency</strong></p>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter14-5.png" title="/img/Computer Organization and Architecture/chapter14-5.png" data-thumbnail="/img/Computer Organization and Architecture/chapter14-5.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter14-5.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter14-5.png, /img/Computer%20Organization%20and%20Architecture/chapter14-5.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter14-5.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter14-5.png" />
    </a>
<ul>
<li>
<p>I0å’Œi1èƒ½å¤ŸåŒæ—¶è¿›è¡Œå–æŒ‡å’Œè§£ç </p>
</li>
<li>
<p><strong>ä½†æ˜¯ç”±äºi1å–çš„æ“ä½œæ•°æ˜¯i0çš„ç»“æœï¼Œæ‰€ä»¥å¿…é¡»è¦ç­‰åˆ°i0æ‰§è¡Œå®Œä¹‹åï¼Œi1æ‰èƒ½è¿›è¡Œå–æŒ‡</strong></p>
</li>
<li>
<p>ç¬¬äºŒæ¡æŒ‡ä»¤å­˜åœ¨ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸçš„å»¶è¿Ÿ</p>
</li>
<li>
<p><strong>å…ˆå†™åè¯»ï¼Œä¹Ÿç§°ä¸ºâ€œå†™åè¯»ç›¸å…³æ€§â€</strong></p>
</li>
<li>
<p><strong>è¿™ç§ç›¸å…³æ€§å’ŒæŒ‡ä»¤çš„æ‰§è¡Œé¡ºåºä¸¥æ ¼ç›¸å…³ï¼Œæ˜¯çœŸå®çš„ç›¸å…³æ€§</strong></p>
</li>
</ul>
<hr>
<p><strong>Procedural dependency</strong></p>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter14-6.png" title="/img/Computer Organization and Architecture/chapter14-6.png" data-thumbnail="/img/Computer Organization and Architecture/chapter14-6.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter14-6.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter14-6.png, /img/Computer%20Organization%20and%20Architecture/chapter14-6.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter14-6.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter14-6.png" />
    </a>
<ul>
<li>
<p>åˆ†æ”¯å‰å’Œåˆ†æ”¯åçš„æŒ‡ä»¤ä¸èƒ½å¹¶è¡Œæ‰§è¡Œ</p>
</li>
<li>
<p>å¦‚æœæŒ‡ä»¤éå®šé•¿ï¼Œåˆ™å¿…é¡»å¯¹æŒ‡ä»¤è¿›è¡Œè§£ç ï¼Œæ‰èƒ½ç¡®å®šå–å¤šé•¿çš„æŒ‡ä»¤</p>
</li>
<li>
<p><strong>å¦‚æœä½¿ç”¨çš„æ˜¯å˜é•¿æŒ‡ä»¤ï¼Œåœ¨å–åç»­æŒ‡ä»¤ä¹‹å‰ï¼Œå‰ä¸€ä¸ªæŒ‡ä»¤å¿…é¡»è¦éƒ¨åˆ†è¯‘ç ï¼Œå¦åˆ™ä¸‹ä¸€ä¸ªæŒ‡ä»¤ä¸çŸ¥é“ä»å†…å­˜çš„å“ªä¸ªä½ç½®å»å–ï¼Œè¿™é˜»æ­¢äº†åŒæ—¶å–æŒ‡çš„æ“ä½œ</strong></p>
</li>
<li>
<p>è¶…æ ‡é‡æ›´é€‚åˆRISCæ¶æ„çš„ç†ç”±ä¹‹ä¸€ï¼Œå› ä¸ºRISCçš„æŒ‡ä»¤éƒ½æ˜¯å®šé•¿çš„ï¼Œä¸ä¼šæœ‰è¿™ç§ç›¸å…³æ€§</p>
</li>
</ul>
<hr>
<p><strong>Resource conflict</strong></p>
<ul>
<li>
<p>èµ„æºå†²çªï¼Œä¹Ÿç§°ä¸ºèµ„æºç›¸å…³æ€§</p>
</li>
<li>
<p>æŒ‡ä»¤i0å’Œi1åœ¨æ‰§è¡Œè¿‡ç¨‹ä¸­ï¼Œéƒ½éœ€è¦ç”¨åˆ°åŒä¸€ä¸ªåŠŸèƒ½å•å…ƒï¼Œæ‰€ä»¥ä»–ä»¬ä¸èƒ½å¹¶è¡Œæ‰§è¡Œï¼Œåªèƒ½ä¸²è¡Œå¤„ç†ã€‚è¿™é‡Œæµªè´¹äº†ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ</p>
</li>
<li>
<p>èµ„æºå†²çªå’Œæ•°æ®ç›¸å…³æ€§çš„è¡¨ç°å·®ä¸å¤šï¼Œä½†æ˜¯èµ„æºå†²çªå¯ä»¥é€šè¿‡å¤åˆ¶èµ„æºæ¥è§£å†³ï¼Œä¾‹å¦‚åœ¨å‰é¢è®²åˆ°çš„å¢åŠ å¹²è¡£æœº</p>
</li>
</ul>
<h3 id="design-issues-of-superscalar">Design Issues of Superscalar</h3>
<h4 id="parallelism">Parallelism</h4>
<ul>
<li>
<p><strong>Factors limiting parallelism</strong></p>
<ul>
<li>
<p><strong>Instruction level parallelism</strong></p>
</li>
<li>
<p><strong>Compiler capabilities</strong></p>
</li>
<li>
<p><strong>Hardware techniques</strong></p>
</li>
</ul>
</li>
<li>
<p>Instruction level parallelism</p>
<ul>
<li>
<p>Instructions have the characteristics of parallel execution</p>
</li>
<li>
<p>Instructions in a sequence are independent</p>
</li>
<li>
<p>Execution can be overlapped</p>
</li>
<li>
<p>Governed by data and procedural dependency</p>
</li>
</ul>
</li>
</ul>
<h5 id="machine-parallelism">Machine Parallelism</h5>
<ul>
<li>
<p>Machine Parallelism</p>
<ul>
<li>
<p>Ability to take advantage of instruction level parallelism</p>
</li>
<li>
<p>Governed by number of parallel pipelines</p>
</li>
<li>
<p>The ability to find independent instructions and obtain instruction level parallelism</p>
</li>
</ul>
</li>
<li>
<p>Instructions that can be executed in parallel</p>
</li>
</ul>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-fallback" data-lang="fallback"><span class="line"><span class="cl">Load R1 &lt;- R2(23)
</span></span><span class="line"><span class="cl">Add R3 &lt;- R3, &#34;1&#34;
</span></span><span class="line"><span class="cl">Add R4 &lt;- R4, R2
</span></span></code></pre></td></tr></table>
</div>
</div><ul>
<li>Instructions that cannot be executed in parallel</li>
</ul>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-fallback" data-lang="fallback"><span class="line"><span class="cl">Add R3 &lt;- R3, &#34;1&#34;
</span></span><span class="line"><span class="cl">Add R4 &lt;- R3, R2
</span></span><span class="line"><span class="cl">Store[R4] &lt;- R0
</span></span></code></pre></td></tr></table>
</div>
</div><h4 id="instruction-issue">Instruction issue</h4>
<ul>
<li>
<p><strong>Instruction issueï¼š the process of starting instructions to be executed by the functional unit of the processor</strong></p>
<ul>
<li>Instruction issue occurs when instruction moves from the decode stage of the pipeline to the first execute stage of the pipeline</li>
</ul>
</li>
<li>
<p><strong>In order to improve the parallelism, it is necessary to use a reasonable issue order, instead of the original order</strong></p>
</li>
<li>
<p>In essence, instruction emission is a strategy to find instructions that can enter the pipeline and be executed</p>
</li>
</ul>
<h5 id="order-about-instruction-issue">Order about instruction issue</h5>
<ul>
<li>
<p>Three sequences are involved in the command sending process</p>
<ul>
<li>
<p>Order in which instructions are fetched</p>
</li>
<li>
<p>Order in which instructions are executed</p>
</li>
<li>
<p>Order in which instructions change registers and memory</p>
</li>
</ul>
</li>
<li>
<p>The one constraint on the processor is that the result must be correct</p>
</li>
<li>
<p>Instruction issue policy refers to the protocol used to start the execution of the command</p>
</li>
</ul>
<h5 id="instruction-issue-policy">Instruction issue policy</h5>
<ul>
<li>
<p><strong>The original instruction stream itself has dependencies</strong></p>
</li>
<li>
<p>To improve the parallelism of execution, the processor may change the order in which instructions are executed</p>
</li>
<li>
<p>The more sophisticated the processor, the less it is bound by a strict relationship between these orderings</p>
</li>
<li>
<p><strong>There are three issue policy</strong></p>
<ul>
<li>
<p><strong>In-order issue with in-order completion</strong></p>
</li>
<li>
<p><strong>In-order issue with out-of-order completion</strong></p>
</li>
<li>
<p><strong>Out-of order issue with out-of â€“order completion</strong></p>
</li>
</ul>
</li>
</ul>
<h6 id="in-order-issuein-order-completion">In-order issue/in-order completion</h6>
<ul>
<li>
<p>Issue instructions in the order they occur</p>
</li>
<li>
<p>Write the results in the same order to complete the execution of instructions</p>
</li>
<li>
<p><strong>Very inefficientï¼Œeven scalar pipeline will not use policy</strong></p>
</li>
<li>
<p>In Superscalar pipeline</p>
<ul>
<li>
<p>May fetch more than one instruction</p>
</li>
<li>
<p><strong>To ensure orderly completion, when the functional units conflict, or the execution of the functional units requires multiple cycles, instruction issue must wait</strong></p>
</li>
</ul>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter14-7.png" title="/img/Computer Organization and Architecture/chapter14-7.png" data-thumbnail="/img/Computer Organization and Architecture/chapter14-7.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter14-7.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter14-7.png, /img/Computer%20Organization%20and%20Architecture/chapter14-7.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter14-7.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter14-7.png" />
    </a>
<ul>
<li>
<p><strong>è¶…æ ‡é‡å¤„ç†å™¨æœ‰2ä¸ªç‹¬ç«‹çš„æµæ°´çº¿ï¼Œèƒ½å¤ŸåŒæ—¶å–2ä¸ªæŒ‡ä»¤</strong></p>
</li>
<li>
<p><strong>æœ‰3ä¸ªæ‰§è¡Œå•å…ƒï¼Œä»¥åŠ2ä¸ªå†™å›çš„å•å…ƒ</strong></p>
</li>
<li>
<p>I1éœ€è¦2ä¸ªå‘¨æœŸå®Œæˆæ‰§è¡Œï¼›I3å’ŒI4éœ€è¦åŒæ—¶ä½¿ç”¨æŸä¸ªåŠŸèƒ½å•å…ƒï¼Œå¯¼è‡´å‡ºç°å†²çªï¼›I5ä¾èµ–äºI4çš„ç»“æœï¼›I5å’ŒI6éœ€è¦åŒæ—¶ä½¿ç”¨æŸä¸ªåŠŸèƒ½å•å…ƒï¼Œå¯¼è‡´å‡ºç°å†²çª</p>
</li>
<li>
<p>æˆå¯¹å–æŒ‡å¹¶é€åˆ°è¯‘ç å•å…ƒè¿›è¡Œè¯‘ç ã€‚I1éœ€è¦èŠ±è´¹2ä¸ªæ—¶é’Ÿå‘¨æœŸæ‰§è¡Œã€‚æ‰€ä»¥I3å’ŒI4éœ€è¦åœ¨ç¬¬å››ä¸ªå‘¨æœŸå¼€å§‹æ‰§è¡Œã€‚ç”±äºI3å’ŒI4èµ„æºå†²çªï¼Œæ‰€ä»¥I3å’ŒI4éœ€è¦é¡ºåºæ‰§è¡Œã€‚I5éœ€è¦ä¾èµ–I4çš„ç»“æœï¼Œå¹¶ä¸”I5å’ŒI6å­˜åœ¨èµ„æºå†²çªï¼Œæ‰€ä»¥I5å’ŒI6éœ€è¦ä¸²è¡Œæ‰§è¡Œ</p>
</li>
<li>
<p>8ä¸ªæŒ‡ä»¤ï¼Œæ€»å…±éœ€è¦8ä¸ªæ—¶é’Ÿå‘¨æœŸæ‰èƒ½å®Œæˆ</p>
</li>
<li>
<p>ç”±äºæŒ‡ä»¤æ‰§è¡Œçš„æ—¶é—´ä¸ä¸€æ ·ï¼Œæ‰€ä»¥å¦‚æœåŒæ—¶å‘å°„çš„æŒ‡ä»¤ç»™æ‰§è¡Œå•å…ƒï¼Œéœ€è¦ç­‰å…¨éƒ¨æ‰§è¡Œå®Œæˆä¹‹åï¼Œæ‰èƒ½è¿›è¡Œä¸‹ä¸€æ¬¡å‘å°„</p>
</li>
<li>
<p>å¦‚æœæŒ‡ä»¤é—´å­˜åœ¨æ•°æ®ä¾èµ–å…³ç³»ï¼Œéœ€è¦åœæ­¢è°ƒåº¦è¡Œä¸ºï¼Œç­‰å…·å¤‡æ¡ä»¶ä¹‹åï¼Œæ‰èƒ½è¿›è¡ŒæŒ‡ä»¤å‘å°„</p>
</li>
</ul>
<hr>
<h6 id="in-order-issueout-of-order-completion">In-order issue/out-of-order completion</h6>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter14-8.png" title="/img/Computer Organization and Architecture/chapter14-8.png" data-thumbnail="/img/Computer Organization and Architecture/chapter14-8.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter14-8.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter14-8.png, /img/Computer%20Organization%20and%20Architecture/chapter14-8.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter14-8.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter14-8.png" />
    </a>
<ul>
<li>
<p>I1å’ŒI2åŒæ—¶å‘å°„åˆ°æ‰§è¡Œå•å…ƒï¼Œç”±äºI2åªéœ€è¦1ä¸ªå‘¨æœŸå®Œæˆï¼Œæ‰€ä»¥I2å¯ä»¥å…ˆå®Œæˆã€‚I3å¯ä»¥å’ŒI1åŒæ—¶æ‰§è¡Œï¼Œå¹¶è¿›å…¥å†™çš„é˜¶æ®µ</p>
</li>
<li>
<p>I4ç”±äºå’ŒI3èµ„æºå†²çªï¼Œæ‰€ä»¥éœ€è¦ç­‰I3å®Œæˆä¹‹åæ‰èƒ½æ‰§è¡Œã€‚I5ä¾èµ–äºI4çš„ç»“æœï¼Œæ‰€ä»¥ä¹Ÿéœ€è¦ç­‰å¾…I4ï¼ŒåŒç†I6éœ€è¦ç­‰å¾…I5</p>
</li>
<li>
<p>æ•´ä½“ä¸Šéœ€è¦7ä¸ªå‘¨æœŸå®ŒæˆæŒ‡ä»¤çš„æ‰§è¡Œ</p>
</li>
</ul>
<hr>
<p><strong>Output (write-write) dependency</strong></p>
<ul>
<li>In the process of out of sequence completion, the execution order is different from the original order, which may lead to output dependency problems</li>
</ul>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-fallback" data-lang="fallback"><span class="line"><span class="cl">R3 = R3 + R5 ;(l1)
</span></span><span class="line"><span class="cl">R4 = R3 + 1  ;(l2)
</span></span><span class="line"><span class="cl">R3 = R5 + 1  ;(l3)
</span></span></code></pre></td></tr></table>
</div>
</div><ul>
<li>Analyze
<ul>
<li>I2 depends on result of I1 - data dependency</li>
<li>If I3 completes before I1, the result from I1 will be wrong - output (write-write) dependency</li>
</ul>
</li>
</ul>
<hr>
<p><strong>How?</strong></p>
<ul>
<li>
<p><strong>Adopt dynamic scheduling strategy</strong></p>
</li>
<li>
<p>Idea: Move the dependent instructions out of the way of independent ones (s.t. independent ones can execute)</p>
<ul>
<li>Rest areas for dependent instructions: Reservation stations</li>
</ul>
</li>
<li>
<p>Monitor the source â€œvaluesâ€ of each instruction in the resting area</p>
</li>
<li>
<p>When all source â€œvaluesâ€ of an instruction are available, â€œfireâ€ (i.e. dispatch) the instruction</p>
<ul>
<li>Instructions dispatched in <strong>data-flow orderï¼Œnot control-flow</strong></li>
</ul>
</li>
<li>
<p>Benefit</p>
<ul>
<li>
<p>Latency tolerance: Allows independent instructions to execute and complete in the presence of a long latency operation</p>
</li>
<li>
<p>Reasonably schedule instructions with dependencies</p>
</li>
</ul>
</li>
</ul>
<hr>
<ul>
<li>
<p><strong>Problem about In-order issue</strong></p>
</li>
<li>
<p>When decoding instructions, if there are related points or conflicting points, the decoding needs to stop</p>
</li>
<li>
<p>In this way, subsequent instructions cannot be decoded</p>
</li>
<li>
<p>At this time, the processor cannot check whether any instruction is independent and can be executed on the pipeline</p>
</li>
</ul>
<hr>
<h6 id="out-of-order-issueout-of-order-completion">Out-of-order issue/out-of-order completion</h6>
<ul>
<li>
<p>Solution: decouple decode from execution</p>
</li>
<li>
<p>Decode</p>
<ul>
<li>
<p>Decode stage can continuously fetch and decode</p>
</li>
<li>
<p>Decoded instruction is put into the buffer</p>
</li>
<li>
<p>As long as the buffer is not full, fetching and decoding can continue</p>
</li>
</ul>
</li>
<li>
<p>Execution</p>
<ul>
<li>
<p>When the functional unit is available, transmit the executable instructions to execute</p>
</li>
<li>
<p>Since the instruction has been decoded, the processor can first identify whether the instruction can be executed</p>
</li>
</ul>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter14-9.png" title="/img/Computer Organization and Architecture/chapter14-9.png" data-thumbnail="/img/Computer Organization and Architecture/chapter14-9.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter14-9.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter14-9.png, /img/Computer%20Organization%20and%20Architecture/chapter14-9.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter14-9.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter14-9.png" />
    </a>
<ul>
<li>ç¬¬ä¸€ä¸ªå‘¨æœŸï¼ŒI1å’ŒI2è¿›è¡Œè§£ç ï¼Œå®Œæˆè§£ç åè¿›å…¥å‘å°„ç¼“å†²åŒºã€‚æ‰§è¡Œå•å…ƒä¸ºç©ºï¼ŒI1å’ŒI2è¢«å‘å°„å‡ºå»æ‰§è¡Œ</li>
<li>ç¬¬äºŒä¸ªå‘¨æœŸï¼ŒI3å’ŒI4è¿›è¡Œè§£ç ï¼Œå®Œæˆè§£ç åè¿›å…¥å‘å°„ç¼“å†²åŒºã€‚ç”±äºI3å’ŒI4å…±ç”¨æ‰§è¡Œå•å…ƒï¼ŒI3å‘å°„å‡ºå»è¿›è¡Œæ‰§è¡Œ</li>
<li>ç¬¬ä¸‰ä¸ªå‘¨æœŸï¼ŒI5å’ŒI6è¿›è¡Œè§£ç ï¼Œå®Œæˆè§£ç åè¿›å…¥å‘å°„ç¼“å†²åŒºã€‚æ­¤æ—¶ï¼ŒI3æ‰§è¡Œå®Œäº†ï¼Œæ‰€ä»¥I4å¯ä»¥å‘å°„äº†ã€‚åŒæ—¶ç”±äºI5å’ŒI4æœ‰æ•°æ®ç›¸å…³æ€§ï¼Œæ‰€ä»¥I5ä¸èƒ½å‘å°„ï¼Œäºæ˜¯æŠŠI6å‘å°„å‡ºå»æ‰§è¡Œ</li>
<li>ç¬¬å››ä¸ªå‘¨æœŸï¼Œæ²¡æœ‰æŒ‡ä»¤éœ€è¦è§£ç </li>
<li>ç¬¬äº”ä¸ªå‘¨æœŸï¼Œæ²¡æœ‰æŒ‡ä»¤éœ€è¦è§£ç ã€‚æ­¤æ—¶å‘å°„ç¼“å†²åŒºåªæœ‰I5ã€‚I6æ‰§è¡Œå®Œæˆï¼Œå¯ä»¥å‘å°„I5æŒ‡ä»¤ã€‚I5åœ¨ç¬¬äº”ä¸ªæ—¶é’Ÿå‘¨æœŸå®Œæˆæ‰§è¡Œï¼Œå¹¶åœ¨ç¬¬å…­ä¸ªæ—¶é’Ÿå‘¨æœŸå®Œæˆå†™å…¥æ“ä½œ</li>
<li>æ•´ä¸ªè¿‡ç¨‹éœ€è¦6ä¸ªæ—¶é’Ÿå‘¨æœŸã€‚æ¯”ä¹‹å‰çš„åˆç¼©çŸ­äº†1ä¸ªå‘¨æœŸ</li>
</ul>
<h6 id="anti-dependencywrite-after-read">Anti-dependency(Write-after-read)</h6>
<ul>
<li>
<p>Out-of-order issue/out-of-order completion also need to comply with restrictions</p>
</li>
<li>
<p>Anti correlation occurs</p>
</li>
</ul>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-fallback" data-lang="fallback"><span class="line"><span class="cl">R3 = R3 + R5 ;l1
</span></span><span class="line"><span class="cl">R4 = R3 + 1  ;l2
</span></span><span class="line"><span class="cl">R3 = R5 + 1  ;l3
</span></span><span class="line"><span class="cl">R7 = R3 + R4 ;l4
</span></span></code></pre></td></tr></table>
</div>
</div><ul>
<li>Analyze
<ul>
<li>I3 can not complete before I2 starts as I2 needs a value in R3 and I3 changes R3</li>
</ul>
</li>
</ul>
<hr>
<p><strong>Dependency Analyzing</strong></p>
<ul>
<li>
<p>True data dependency reflects the real dependency between data</p>
</li>
<li>
<p>In essence, anti dependency and output dependency are caused by register conflict</p>
<ul>
<li>Register contents may not reflect the correct ordering from the program</li>
</ul>
</li>
<li>
<p>Instruction issue stops, pipeline stall</p>
<ul>
<li>Processor pauses for one cycle</li>
</ul>
</li>
<li>
<p>This situation is more serious when register optimization technology is used</p>
<ul>
<li>
<p>Register optimization technology maximizes the use of registers to improve performance</p>
</li>
<li>
<p>Register conflicts will be more significant</p>
</li>
</ul>
</li>
</ul>
<hr>
<p><strong>Register renaming</strong></p>
<ul>
<li>
<p>Registers are dynamically allocated by hardware</p>
</li>
<li>
<p>When an instruction with a register as the destination operand is executed, a new register is allocated</p>
</li>
<li>
<p><strong>The instruction that accesses the original register after this instruction must be modified to the newly allocated register to maintain consistency</strong></p>
</li>
<li>
<p>Avoid dependencies caused by register conflicts</p>
</li>
</ul>
<hr>
<ul>
<li><strong>Original</strong></li>
</ul>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-fallback" data-lang="fallback"><span class="line"><span class="cl">R3 = R3 + R5 ;I1
</span></span><span class="line"><span class="cl">R4 = R3 + 1  ;I2
</span></span><span class="line"><span class="cl">R3 = R5 + 1  ;I3
</span></span><span class="line"><span class="cl">R7 = R3 + R4 ;I4
</span></span></code></pre></td></tr></table>
</div>
</div><ul>
<li>
<p>I1å’ŒI2å­˜åœ¨çœŸå®æ•°æ®ç›¸å…³æ€§</p>
</li>
<li>
<p>I3å’ŒI4å­˜åœ¨çœŸå®æ•°æ®ç›¸å…³æ€§</p>
</li>
<li>
<p>I3å’ŒI2å­˜åœ¨åç›¸å…³æ€§ï¼Œè¯»åå†™</p>
</li>
<li>
<p>I3å’ŒI1å­˜åœ¨è¾“å‡ºç›¸å…³æ€§ï¼Œå†™åå†™</p>
</li>
<li>
<p><strong>Register renaming</strong></p>
</li>
</ul>
<div class="highlight"><div class="chroma">
<table class="lntable"><tr><td class="lntd">
<pre tabindex="0" class="chroma"><code><span class="lnt">1
</span><span class="lnt">2
</span><span class="lnt">3
</span><span class="lnt">4
</span></code></pre></td>
<td class="lntd">
<pre tabindex="0" class="chroma"><code class="language-fallback" data-lang="fallback"><span class="line"><span class="cl">R3b = R3a + R5a ;l1
</span></span><span class="line"><span class="cl">R4b = R3b + 1   ;l2
</span></span><span class="line"><span class="cl">R3c = R5a + 1   ;l3
</span></span><span class="line"><span class="cl">R7 = R3c + R4b  ;l4
</span></span></code></pre></td></tr></table>
</div>
</div><ul>
<li>
<p>é‡‡ç”¨å¯„å­˜å™¨é‡å‘½åçš„è§„åˆ™ï¼ŒI1çš„R3ä¿®æ”¹æˆR3bï¼ŒI3ä¸­çš„R3ï¼Œä¿®æ”¹æˆR3cã€‚</p>
</li>
<li>
<p><strong>I3å’ŒI2ä¹‹é—´çš„åç›¸å…³æ€§æ²¡æœ‰äº†ï¼ŒI3å’ŒI1ä¹‹é—´çš„è¾“å‡ºç›¸å…³æ€§ä¹Ÿæ²¡æœ‰äº†ï¼ŒI3å¯ä»¥ç«‹å³å‘å°„</strong></p>
</li>
<li>
<p><strong>çœŸå®æ•°æ®ç›¸å…³æ€§æ— æ³•é€šè¿‡å¯„å­˜å™¨é‡å‘½åæ¥è§£å†³</strong></p>
</li>
</ul>
<h4 id="analysis-of-three-technologies---">Analysis of three technologies ! ! !</h4>
<ul>
<li>
<p><strong>Techniques for improving performance in superscalar processors</strong></p>
<ul>
<li>
<p><strong>Duplication of Resources</strong></p>
</li>
<li>
<p><strong>Out of order issue</strong></p>
</li>
<li>
<p><strong>Renaming</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Resources are the foundation</strong></p>
<ul>
<li>Sufficient resources to execute multiple pipelines</li>
</ul>
</li>
<li>
<p><strong>Out of order issue is the method</strong></p>
<ul>
<li>Provide executable instructions through disordered transmissionRenaming is a guarantee</li>
</ul>
</li>
<li>
<p><strong>Renaming is a guarantee</strong></p>
<ul>
<li>Rename mechanism reduces the correlation between instructions</li>
</ul>
</li>
</ul>
<h4 id="about-instruction-window">About instruction window</h4>
<ul>
<li>
<p>Out of order issue: register window is used to cache instructions after decoding</p>
</li>
<li>
<p>Through the register window, the processor can identify independent instructions that can be placed in the execution segment</p>
</li>
<li>
<p><strong>If the instruction window is very small, the probability of successful recognition is very low</strong></p>
</li>
<li>
<p><strong>The instruction window needs to be large enough to find independent instructions and use the hardware more effectively</strong></p>
</li>
<li>
<p><strong>Need instruction window large enough (more than 8)</strong></p>
</li>
</ul>
<hr>
<p><strong>Effect of technology</strong></p>
<figure><a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter14-10.png" title="/img/Computer Organization and Architecture/chapter14-10.png" data-thumbnail="/img/Computer Organization and Architecture/chapter14-10.png" data-sub-html="<h2>Without Procedural Dependencies</h2>">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter14-10.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter14-10.png, /img/Computer%20Organization%20and%20Architecture/chapter14-10.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter14-10.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter14-10.png" />
    </a><figcaption class="image-caption"><code>Without Procedural Dependencies</code></figcaption>
    </figure>
<ul>
<li>
<p>Baseï¼šä¸å¤åˆ¶ä»»ä½•åŠŸèƒ½å•å…ƒ</p>
</li>
<li>
<p>+Id/stï¼šå¢åŠ äº†è£…å…¥/å­˜å‚¨å•å…ƒ</p>
</li>
<li>
<p>+aluï¼šå¢åŠ äº†ALUå•å…ƒ</p>
</li>
<li>
<p>+bothï¼šå¢åŠ äº†ALUå’ŒId/st</p>
</li>
<li>
<p>ä¸è€ƒè™‘è¿‡ç¨‹ç›¸å…³æ€§</p>
</li>
<li>
<p>æ²¡æœ‰é‡‡ç”¨å¯„å­˜å™¨é‡å‘½åï¼Œå¢åŠ ç¡¬ä»¶æ‰§è¡Œæ•ˆæœå¹¶ä¸æ˜æ˜¾ã€‚è€Œé‡‡ç”¨å¯„å­˜å™¨é‡å‘½ååï¼Œå¢åŠ äº†ALUä¼šæ˜æ˜¾æé«˜åŠ é€Ÿæ¯”</p>
</li>
<li>
<p>ä»å‘å°„çª—å£çš„è§’åº¦æ¥çœ‹ï¼Œçª—å£æ•°é‡ä»8ä¸ªå¢åŠ åˆ°16ä¸ªï¼Œæ•ˆæœå°±å¾ˆæ˜æ˜¾ã€‚ä½†ä»16ä¸ªåˆ°32ä¸ªï¼Œæ•ˆæœç¨å·®ä¸€äº›</p>
</li>
<li>
<p><strong>èµ„æºå¤åˆ¶ã€ä¹±åºå‘å°„ã€å¯„å­˜å™¨é‡å‘½åä¸‰è€…ç›¸äº’å½±å“</strong></p>
</li>
</ul>
<h4 id="consideration-of-control-dependence">Consideration of control dependence</h4>
<ul>
<li>
<p>Also called branch hazard</p>
</li>
<li>
<p>When branching instructions, it is not possible to determine which instruction to execute after the branch</p>
</li>
<li>
<p>In the pipeline, after prefetching the wrong instruction, it is necessary to discard and re fetch the instruction, which causes the pipeline to fail to run with full load</p>
</li>
</ul>
<p><strong>Methods</strong></p>
<ul>
<li>
<p>Processing method of control dependence</p>
<ul>
<li>
<p>Multiple Streams</p>
</li>
<li>
<p>Prefetch Branch Target</p>
</li>
<li>
<p>Loop buffer</p>
</li>
<li>
<p>Branch prediction</p>
</li>
<li>
<p>Delayed branching</p>
</li>
</ul>
</li>
<li>
<p>Goal: Keep the pipeline running full</p>
</li>
</ul>
<p><strong>About delayed branch</strong></p>
<ul>
<li>
<p>Delayed branching is often used in RIS</p>
</li>
<li>
<p>Calculate result of branch before unusable instructions pre-fetched</p>
<ul>
<li>
<p>Instructions that are not affected by branches are immediately followed by branch</p>
</li>
<li>
<p>Keeps pipeline full while fetching new instruction stream</p>
</li>
</ul>
</li>
<li>
<p>Not as good for superscalar</p>
<ul>
<li>Multiple instructions need to execute in delay slot</li>
<li>Instruction dependence problems</li>
<li>Often use branch prediction</li>
</ul>
</li>
</ul>
<p><strong>Superscalar execution</strong></p>
<ul>
<li>
<p>é™æ€ç¨‹åºé€šè¿‡å–æŒ‡å’Œåˆ†æ”¯é¢„æµ‹ï¼Œå½¢æˆåŠ¨æ€çš„æŒ‡ä»¤æµ</p>
</li>
<li>
<p>æŒ‡ä»¤æµç»è¿‡å¤„ç†å™¨çš„ç›¸å…³æ€§æ£€æŸ¥ï¼Œä¼šå»æ‰ä¸å¿…è¦çš„ç›¸å…³æ€§ï¼Œæ¯”å¦‚åç›¸å…³å’Œè¾“å‡ºç›¸å…³ã€‚ç„¶åå°†æŒ‡ä»¤æ”¾åˆ°æ‰§è¡Œçª—å£ä¸­ï¼Œç­‰å¾…æ‰§è¡Œ</p>
</li>
<li>
<p>åœ¨æ‰§è¡Œçª—å£ä¸­çš„æŒ‡ä»¤ï¼Œæ ¹æ®çœŸå®æ•°æ®ç›¸å…³æ€§æ¥æ’åºã€‚å¤„ç†å™¨æ ¹æ®çœŸå®æ•°æ®ç›¸å…³æ€§å’Œèµ„æºå¯ç”¨æ€§ï¼Œæ¥å‘å°„æŒ‡ä»¤åˆ°æ‰§è¡Œå•å…ƒè¿›è¡Œæ‰§è¡Œ</p>
</li>
<li>
<p>æœ€åçš„æ‰§è¡Œç»“æœéœ€è¦æœ‰ä¸€ä¸ªæäº¤çš„æ­¥éª¤ã€‚å› ä¸ºæŒ‡ä»¤ä¸æ˜¯æŒ‰ç…§åŸæœ‰çš„é¡ºåºæ¥æ‰§è¡Œçš„ï¼ŒåŒæ—¶åˆ†æ”¯é¢„æµ‹å’Œæ¨æµ‹æ‰§è¡Œä½¿å¾—æœ‰äº›æ‰§è¡Œçš„ç»“æœéœ€è¦ä¸¢å¼ƒ</p>
</li>
</ul>
<hr>
<ul>
<li>
<p>Simultaneously fetch multiple instructions</p>
<ul>
<li>
<p>Multiple fetching and decoding</p>
</li>
<li>
<p>Branch prediction logic</p>
</li>
</ul>
</li>
<li>
<p>Logic to determine true dependencies involving register values</p>
<ul>
<li>Determine instruction position of true correlation</li>
</ul>
</li>
<li>
<p>Dealing with unnecessary dependencies</p>
<ul>
<li>Anti-dependency and output dependency</li>
</ul>
</li>
<li>
<p>Mechanisms to initiate multiple instructions in parallel</p>
<ul>
<li>
<p>Instruction window</p>
</li>
<li>
<p>Out of order issue logic</p>
</li>
</ul>
</li>
<li>
<p>Resources for parallel execution of multiple instructions</p>
<ul>
<li>The system has sufficient resources</li>
</ul>
</li>
<li>
<p>Mechanisms for committing process state in correct order</p>
<ul>
<li>Submit results according to the order of instructions</li>
</ul>
</li>
</ul>
<h4 id="summary">Summary</h4>
<ul>
<li>
<p><strong>Resources are the foundation</strong></p>
<ul>
<li><strong>Machine parallelism</strong></li>
</ul>
</li>
<li>
<p><strong>Out of order issue is the method</strong></p>
<ul>
<li><strong>Instruction level parallelism</strong></li>
</ul>
</li>
<li>
<p><strong>Renaming is a guarantee</strong></p>
<ul>
<li><strong>Methods of improving instruction level parallelism</strong></li>
</ul>
</li>
<li>
<p>Through superscalar pipeline, multiple pipelines can run at the same time to achieve truly parallel operation at the instruction level</p>
</li>
</ul>
</div><div class="post-footer" id="post-footer">
    <div class="post-info"><div class="post-info-tag"><span><a href="/tags/computer-organization-and-architecture/">Computer Organization and Architecture</a>
                </span></div><div class="post-info-line"><div class="post-info-mod">
                <span>æ›´æ–°äº 2023-01-30</span>
            </div><div class="post-info-mod"></div>
        </div><div class="post-info-share">
            <span><a href="javascript:void(0);" title="åˆ†äº«åˆ° Twitter" data-sharer="twitter" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" data-title="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors" data-hashtags="Computer Organization and Architecture"><i class="fab fa-twitter fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Facebook" data-sharer="facebook" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" data-hashtag="Computer Organization and Architecture"><i class="fab fa-facebook-square fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Linkedin" data-sharer="linkedin" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/"><i class="fab fa-linkedin fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° WhatsApp" data-sharer="whatsapp" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" data-title="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors" data-web><i class="fab fa-whatsapp fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Line" data-sharer="line" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" data-title="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors"><i class="fab fa-line fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° å¾®åš" data-sharer="weibo" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" data-title="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors"><i class="fab fa-weibo fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Myspace" data-sharer="myspace" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" data-title="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors" data-description=""><i data-svg-src="/lib/simple-icons/icons/myspace.min.svg"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Blogger" data-sharer="blogger" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" data-title="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors" data-description=""><i class="fab fa-blogger fa-fw"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° ç™¾åº¦" data-sharer="baidu" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" data-title="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors"><i data-svg-src="/lib/simple-icons/icons/baidu.min.svg"></i></a><a href="javascript:void(0);" title="åˆ†äº«åˆ° Evernote" data-sharer="evernote" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-instruction-level-parallelism-and-superscalar-processors/" data-title="Computer Organization and Architecture Instruction Level Parallelism and Superscalar Processors"><i class="fab fa-evernote fa-fw"></i></a></span>
        </div></div><div class="post-nav"><a href="/posts/computer-organization-and-architecture/computer-organization-and-architecture-reduced-instruction-set-computers/" class="prev" rel="prev" title="Computer Organization and Architecture Reduced Instruction Set Computers"><i class="fas fa-angle-left fa-fw"></i>Previous Post</a>
            <a href="/posts/computer-organization-and-architecture/computer-organization-and-architecture-control-unit-operation-microprogrammed-control/" class="next" rel="next" title="Computer Organization and Architecture Control Unit Operation &amp; Microprogrammed Control">Next Post<i class="fas fa-angle-right fa-fw"></i></a></div></div>
</div></article></div>
            </main>
            <footer class="footer"><div class="footer-container"><div class="footer-line">ç”± <a href="https://gohugo.io/" target="_blank" rel="noopener noreffer" title="Hugo 0.105.0">Hugo</a> å¼ºåŠ›é©±åŠ¨ | ä¸»é¢˜ - <a href="https://github.com/khusika/FeelIt" target="_blank" rel="noopener noreffer" title="FeelIt 1.0.1"><i class="fas fa-hand-holding-heart fa-fw"></i> FeelIt</a>
        </div><div class="footer-line" itemscope itemtype="http://schema.org/CreativeWork"><i class="far fa-copyright fa-fw"></i><span itemprop="copyrightYear">2022 - 2023</span><span class="author" itemprop="copyrightHolder">&nbsp;<a href="https://github.com/Jungle430">Jungle</a></span>&nbsp;|&nbsp;<span class="license"><a rel="license external nofollow noopener noreffer" href="https://creativecommons.org/licenses/by-nc/4.0/" target="_blank">CC BY-NC 4.0</a></span></div>
</div>
<script>
if ('serviceWorker' in navigator) {
    navigator.serviceWorker
        .register('/sw.min.js?version=0.0.1', { scope: '/' })
        .then(() => {
            console.info('Jungle\u0027s Blog\u00A0Service Worker Registered');
        }, err => console.error('Jungle\u0027s Blog\u00A0Service Worker registration failed: ', err));

    navigator.serviceWorker
        .ready
        .then(() => {
            console.info('Jungle\u0027s Blog\u00A0Service Worker Ready');
        });
}
</script>
</footer>
        </div>

        <div id="fixed-buttons"><a href="#" id="back-to-top" class="fixed-button" title="å›åˆ°é¡¶éƒ¨">
                <i class="fas fa-chevron-up fa-fw"></i>
            </a></div><link rel="stylesheet" href="/lib/fontawesome-free/all.min.css"><link rel="stylesheet" href="/lib/animate/animate.min.css"><link rel="stylesheet" href="/lib/katex/katex.min.css"><link rel="stylesheet" href="/lib/katex/copy-tex.min.css"><script src="https://polyfill.io/v3/polyfill.min.js?features=Array.prototype.fill%2CArray.prototype.find%2CArray.from%2CIntersectionObserver%2CMath.sign%2CObject.assign%2CPromise%2CObject.entries%2Chtml5shiv%2CObject.values%2Cfetch%2CElement.prototype.after"></script><script src="/lib/lazysizes/lazysizes.min.js"></script><script src="/lib/clipboard/clipboard.min.js"></script><script src="/lib/sharer/sharer.min.js"></script><script src="/lib/katex/katex.min.js"></script><script src="/lib/katex/auto-render.min.js"></script><script src="/lib/katex/copy-tex.min.js"></script><script src="/lib/katex/mhchem.min.js"></script><script>window.config={"code":{"copyTitle":"å¤åˆ¶åˆ°å‰ªè´´æ¿","maxShownLines":100},"comment":{},"math":{"delimiters":[{"display":true,"left":"$$","right":"$$"},{"display":true,"left":"\\[","right":"\\]"},{"display":false,"left":"$","right":"$"},{"display":false,"left":"\\(","right":"\\)"}],"strict":false}};</script><script src="/js/theme.min.js"></script></body></html>
