{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625430546261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625430546261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  4 17:29:06 2021 " "Processing started: Sun Jul  4 17:29:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625430546261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430546261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigmoid_taylor -c sigmoid_taylor " "Command: quartus_map --read_settings_files=on --write_settings_files=off sigmoid_taylor -c sigmoid_taylor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430546262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625430546482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625430546482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid_taylor " "Found entity 1: sigmoid_taylor" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625430556553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sigmoid_taylor " "Elaborating entity \"sigmoid_taylor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625430556627 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phi_xi sigmoid_taylor.sv(15) " "Verilog HDL or VHDL warning at sigmoid_taylor.sv(15): object \"phi_xi\" assigned a value but never read" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625430556628 "|sigmoid_taylor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sigmoid_taylor.sv(30) " "Verilog HDL assignment warning at sigmoid_taylor.sv(30): truncated value with size 32 to match size of target (12)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625430556629 "|sigmoid_taylor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 sigmoid_taylor.sv(35) " "Verilog HDL assignment warning at sigmoid_taylor.sv(35): truncated value with size 16 to match size of target (12)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625430556629 "|sigmoid_taylor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W sigmoid_taylor.sv(64) " "Verilog HDL Always Construct warning at sigmoid_taylor.sv(64): inferring latch(es) for variable \"W\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1625430556631 "|sigmoid_taylor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "V sigmoid_taylor.sv(64) " "Verilog HDL Always Construct warning at sigmoid_taylor.sv(64): inferring latch(es) for variable \"V\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1625430556631 "|sigmoid_taylor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sigmoid_taylor.sv(125) " "Verilog HDL assignment warning at sigmoid_taylor.sv(125): truncated value with size 32 to match size of target (11)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1625430556631 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[0\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[0\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556634 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[1\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[1\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556634 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[2\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[2\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556634 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[3\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[3\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556634 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[4\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[4\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556634 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[5\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[5\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556634 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[6\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[6\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556634 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[7\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[7\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556634 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[8\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[8\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556634 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[9\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[9\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556635 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[10\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[10\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556635 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[11\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[11\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556635 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[12\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[12\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556635 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[13\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[13\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556635 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[14\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[14\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556635 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V\[15\] sigmoid_taylor.sv(64) " "Inferred latch for \"V\[15\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556635 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[0\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[0\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556635 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[1\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[1\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556636 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[2\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[2\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556636 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[3\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[3\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556636 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[4\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[4\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556636 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[5\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[5\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556636 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[6\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[6\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556636 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[7\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[7\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556636 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[8\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[8\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556636 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[9\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[9\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556636 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[10\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[10\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556637 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[11\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[11\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556637 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[12\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[12\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556637 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[13\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[13\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556637 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[14\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[14\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556638 "|sigmoid_taylor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W\[15\] sigmoid_taylor.sv(64) " "Inferred latch for \"W\[15\]\" at sigmoid_taylor.sv(64)" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430556638 "|sigmoid_taylor"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../hdl/sigmoid_taylor.sv" "Mult0" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 114 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625430556984 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1625430556984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625430557044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625430557044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625430557044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625430557044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625430557044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625430557044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625430557044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625430557044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625430557044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625430557044 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625430557044 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625430557061 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625430557069 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625430557084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/synthesis/db/add_sub_afh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625430557131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430557131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625430557133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625430557135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/synthesis/db/add_sub_lgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625430557179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430557179 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/daniel/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625430557185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "W\[0\] " "Latch W\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557376 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "V\[0\] " "Latch V\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557377 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "W\[1\] " "Latch W\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557377 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "V\[1\] " "Latch V\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557377 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "W\[2\] " "Latch W\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557377 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "V\[2\] " "Latch V\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557377 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "W\[3\] " "Latch W\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557377 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "V\[3\] " "Latch V\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557377 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "W\[4\] " "Latch W\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557378 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "V\[4\] " "Latch V\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557378 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "W\[5\] " "Latch W\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557378 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "V\[5\] " "Latch V\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557378 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "V\[6\] " "Latch V\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557378 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "V\[7\] " "Latch V\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth " "Ports D and ENA on the latch are fed by the same signal lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_lgh:auto_generated\|op_1~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1625430557378 ""}  } { { "../hdl/sigmoid_taylor.sv" "" { Text "/home/daniel/Documents/GitHub/sigmoid_taylor/hdl/sigmoid_taylor.sv" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1625430557378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625430557563 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625430558119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625430558119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625430558226 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625430558226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625430558226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625430558226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625430558238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  4 17:29:18 2021 " "Processing ended: Sun Jul  4 17:29:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625430558238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625430558238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625430558238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625430558238 ""}
