`timescale 1ns / 1ps

module Adder_tb;

reg [2:0] sw_r;
wire [1:0] led_r;

Adder Adder_u0(
    .sw(sw_r[2:0]),
    .led(led_r[1:0])
);

always
begin //testing all possible combinations for the switches
    #0 sw_r = 3'b000;
    #20 sw_r = 3'b001;
    #20 sw_r = 3'b010;
    #20 sw_r = 3'b011;
    #20 sw_r = 3'b100;
    #20 sw_r = 3'b101;
    #20 sw_r = 3'b110;
    #20 sw_r = 3'b111;

end

endmodule
