# compile vhdl design source files
vhdl xpm  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd"
vhdl xil_defaultlib  "../../../mig_7series_0_example.srcs/sources_1/ip/vio_twm_ddrx/sim/vio_twm_ddrx.vhd"
vhdl xil_defaultlib  "../../../mig_7series_0_example.srcs/sources_1/ip/ila_ddr3_native/sim/ila_ddr3_native.vhd"
vhdl xil_defaultlib  "../../../mig_7series_0_example.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.vhd"
vhdl xil_defaultlib  "../../../mig_7series_0_example.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.vhd"
vhdl xil_defaultlib  "../../../mig_7series_0_example.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.vhd"
vhdl xil_defaultlib  "../../../mig_7series_0_example.srcs/sources_1/imports/rtl/ddr2_ddr3_chipscope.vhd"
vhdl xil_defaultlib  "../../../mig_7series_0_example.srcs/sources_1/imports/rtl/example_top.vhd"

# Do not sort compile order
nosort
