# //  ModelSim SE 6.6d Nov  1 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -do \{do \{tb_toplevel.fdo\}\} 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-19) Failed to access library 'work.{tb_toplevel' at "work.{tb_toplevel".
# No such file or directory. (errno = ENOENT)
# ** Error: Library work.{tb_toplevel not found.
# Error loading design
do tb_toplevel.fdo
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_toplevel
# -- Compiling architecture behavior of tb_toplevel
# vsim -lib work -voptargs=\"+acc\" -t 1ps work.tb_toplevel 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: [1] Z:/github/tdt4255/oving1/toplevel.vhd(202): (vopt-3473) Component instance "mips_sc_processor : processor" is not bound.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "com(behavioral)".
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_toplevel(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mips_constant_pkg
# Loading work.toplevel(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.com(behavioral)#1
# Loading work.memory(behavioral)#1
# ** Error: (vsim-3173) Entity 'C:\Users\chribru\Desktop\GitHub\tdt4255\oving1\work.processor' has no architecture.
# Load interrupted
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./tb_toplevel.fdo PAUSED at line 27
vcom -reportprogress 300 -work work C:/Users/chribru/Desktop/GitHub/tdt4255/oving1/processor.vhd
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package mips_constant_pkg
# -- Compiling entity processor
# -- Compiling architecture behavioral of processor
do tb_toplevel.fdo
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_toplevel
# -- Compiling architecture behavior of tb_toplevel
# vsim -lib work -voptargs=\"+acc\" -t 1ps work.tb_toplevel 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_toplevel(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mips_constant_pkg
# Loading work.toplevel(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.com(behavioral)#1
# Loading work.memory(behavioral)#1
# ** Error: (vsim-3173) Entity 'C:\Users\chribru\Desktop\GitHub\tdt4255\oving1\work.processor' has no architecture.
# Load interrupted
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./tb_toplevel.fdo PAUSED at line 27
do tb_toplevel.fdo
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vcom 6.6d Compiler 2010.11 Nov  1 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_toplevel
# -- Compiling architecture behavior of tb_toplevel
# vsim -lib work -voptargs=\"+acc\" -t 1ps work.tb_toplevel 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_toplevel(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.mips_constant_pkg
# Loading work.toplevel(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.com(behavioral)#1
# Loading work.memory(behavioral)#1
# ** Error: (vsim-3173) Entity 'C:\Users\chribru\Desktop\GitHub\tdt4255\oving1\work.processor' has no architecture.
# Load interrupted
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./tb_toplevel.fdo PAUSED at line 27
