// Seed: 2828205910
module module_0 (
    output wand id_0,
    input  tri  id_1,
    output tri  id_2,
    input  wire id_3,
    input  tri1 id_4,
    input  tri0 id_5,
    input  wire id_6,
    output tri  id_7,
    output wire id_8
);
  id_10 :
  assert property (@(posedge 1) id_10)
  else $display(id_3);
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    inout supply1 id_2,
    input tri id_3,
    input supply0 id_4
);
  supply1 id_6 = 1;
  wand id_7;
  wire id_8;
  assign id_2 = 1;
  always @(posedge id_3) begin : LABEL_0
    wait (id_7);
  end
  logic [7:0] id_9;
  assign id_9[1] = 1'd0;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_7,
      id_0,
      id_3,
      id_3,
      id_7,
      id_7,
      id_7
  );
  wire id_10;
endmodule
