# Reading D:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Ex5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Documentos/CircuitosLogicosll/Lista\ 1/Ex5 {D:/Documentos/CircuitosLogicosll/Lista 1/Ex5/Ex5.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:50 on Aug 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documentos/CircuitosLogicosll/Lista 1/Ex5" D:/Documentos/CircuitosLogicosll/Lista 1/Ex5/Ex5.sv 
# -- Compiling module Ex5
# 
# Top level modules:
# 	Ex5
# End time: 10:39:50 on Aug 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Documentos/CircuitosLogicosll/Lista\ 1/Ex5/Testbenches {D:/Documentos/CircuitosLogicosll/Lista 1/Ex5/Testbenches/Ex5_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:50 on Aug 31,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Documentos/CircuitosLogicosll/Lista 1/Ex5/Testbenches" D:/Documentos/CircuitosLogicosll/Lista 1/Ex5/Testbenches/Ex5_tb.sv 
# -- Compiling module Ex5_tb
# 
# Top level modules:
# 	Ex5_tb
# End time: 10:39:50 on Aug 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" Ex5_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Ex5_tb 
# Start time: 10:39:51 on Aug 31,2023
# Loading sv_std.std
# Loading work.Ex5_tb
# Loading work.Ex5
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Test 1 OK
# Saida esperada para 1's: 0
# Saida esperada para 0's: 16
# Saida obtida para 1's:     0
# Saida obtida para 0's:    16
# Test 2 OK
# Saida esperada para 1's: 1
# Saida esperada para 0's: 15
# Saida obtida para 1's:     1
# Saida obtida para 0's:    15
# Test 3 OK
# Saida esperada para 1's: 5
# Saida esperada para 0's: 11
# Saida obtida para 1's:     5
# Saida obtida para 0's:    11
# End time: 10:45:13 on Aug 31,2023, Elapsed time: 0:05:22
# Errors: 0, Warnings: 0
