var g_data = {"name":"mem_intrf.sv","src":"interface mem_intrf(input reg clk,rst);\n	bit wr_rd,valid,ready;\n	bit [`ADDR_WIDTH-1:0]addr;\n	bit [`WIDTH-1:0]wdata,rdata; \n	clocking bfm_cb @(posedge clk);\n		default input #0 output #1;\n		input rdata,ready;\n		output wr_rd,valid,wdata,addr;\n	endclocking\n	clocking mon_cb @(posedge clk);\n		default input #1;\n		input wr_rd,addr,wdata,rdata,valid,ready;\n	endclocking\n	modport design_mp(\n		input clk,\n		input rst,\n		input wr_rd,\n		input addr,\n		input wdata,\n		input valid,\n		output rdata,\n		output ready\n	);\n\n	modport bfm_mp(\n		clocking bfm_cb\n	);\nendinterface\n","lang":"verilog"};
processSrcData(g_data);