$date
	Fri Apr 18 14:20:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladd_tp $end
$var wire 1 ! Q $end
$var wire 1 " COUT $end
$var parameter 32 # STEP $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & CIN $end
$scope module fulladd $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & CIN $end
$var wire 1 " COUT $end
$var wire 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11000011010100000 #
$end
#0
$dumpvars
0&
0%
0$
0"
0!
$end
#100000
1!
1&
#200000
0&
1%
#300000
1"
0!
1&
#400000
0"
1!
0&
0%
1$
#500000
1"
0!
1&
#600000
0&
1%
#700000
1!
1&
#800000
