Analysis & Synthesis Status : Successful - Sat Apr 21 00:49:09 2018
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : CourseProject
Top-level Entity Name : CacheControlUnit
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 493
    Dedicated logic registers : 224
Total registers : 224
Total pins : 47
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
