#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun May  2 10:11:29 2021
# Process ID: 14948
# Current directory: D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5432 D:\GitHub\ReconHardware\FPGA_Files\RTL_CNN\Projects\fc_layer\fc_layer.xpr
# Log file: D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/vivado.log
# Journal file: D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1080.078 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FC_Controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FC_Controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_S2P
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FC_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Non_Linear/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller_tb
WARNING: [VRFC 10-3507] macro 'in_layer_width' redefined [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v:6]
WARNING: [VRFC 10-3507] macro 'out_layer_width' redefined [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v:8]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
"xelab -wto 9f988655eccc4e0ba639b324308ef61d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FC_Controller_tb_behav xil_defaultlib.FC_Controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 9f988655eccc4e0ba639b324308ef61d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FC_Controller_tb_behav xil_defaultlib.FC_Controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axis_last' is not connected on this instance [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" Line 1. Module AXI_FC_Controller(HIDDEN_LAYER_CNT=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" Line 1. Module AXIS_S2P(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" Line 1. Module AXI_FC_Controller(HIDDEN_LAYER_CNT=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" Line 1. Module AXIS_S2P(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXIS_S2P(DATA_WIDTH=4)
Compiling module xil_defaultlib.FC_Module(IN_LAYER_WIDTH=4,OUT_L...
Compiling module xil_defaultlib.AXI_FC_Controller(HIDDEN_LAYER_C...
Compiling module xil_defaultlib.FC_Controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FC_Controller_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.078 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FC_Controller_tb_behav -key {Behavioral:sim_1:Functional:FC_Controller_tb} -tclbatch {FC_Controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source FC_Controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FC_Controller_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1080.078 ; gain = 0.000
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
add_force {/FC_Controller_tb/s_axis_valid} -radix hex {1 0ns}
run 5 ns
add_force {/FC_Controller_tb/s_axis_data} -radix hex {1 0ns}
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
add_force {/FC_Controller_tb/s_axis_valid} -radix hex {0 0ns}
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FC_Controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FC_Controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_S2P
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FC_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Non_Linear/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller_tb
WARNING: [VRFC 10-3507] macro 'in_layer_width' redefined [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v:6]
WARNING: [VRFC 10-3507] macro 'out_layer_width' redefined [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v:8]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
"xelab -wto 9f988655eccc4e0ba639b324308ef61d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FC_Controller_tb_behav xil_defaultlib.FC_Controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 9f988655eccc4e0ba639b324308ef61d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FC_Controller_tb_behav xil_defaultlib.FC_Controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axis_last' is not connected on this instance [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" Line 1. Module AXI_FC_Controller(HIDDEN_LAYER_CNT=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" Line 1. Module AXIS_S2P(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" Line 1. Module AXI_FC_Controller(HIDDEN_LAYER_CNT=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" Line 1. Module AXIS_S2P(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXIS_S2P(DATA_WIDTH=4)
Compiling module xil_defaultlib.FC_Module(IN_LAYER_WIDTH=4,OUT_L...
Compiling module xil_defaultlib.AXI_FC_Controller(HIDDEN_LAYER_C...
Compiling module xil_defaultlib.FC_Controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FC_Controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FC_Controller_tb_behav -key {Behavioral:sim_1:Functional:FC_Controller_tb} -tclbatch {FC_Controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source FC_Controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FC_Controller_tb_behav' loaded.
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/FC_Controller_tb/DUT/S2P_unit/count}} 
run 5 ns
run 5 ns
run 5 ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/FC_Controller_tb/DUT/S2P_unit/parallel_port}} 
run 5 ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/FC_Controller_tb/DUT/S2P_unit/valid}} 
run 5 ns
run 5 ns
run 5 ns
run 5 ns
add_force {/FC_Controller_tb/DUT/fc_lay_1/weight_vector} -radix hex {1111000022220000 0ns}
run 5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FC_Controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FC_Controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_S2P
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FC_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Non_Linear/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller_tb
WARNING: [VRFC 10-3507] macro 'in_layer_width' redefined [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v:6]
WARNING: [VRFC 10-3507] macro 'out_layer_width' redefined [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v:8]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
"xelab -wto 9f988655eccc4e0ba639b324308ef61d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FC_Controller_tb_behav xil_defaultlib.FC_Controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 9f988655eccc4e0ba639b324308ef61d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FC_Controller_tb_behav xil_defaultlib.FC_Controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axis_last' is not connected on this instance [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" Line 1. Module AXI_FC_Controller(HIDDEN_LAYER_CNT=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" Line 1. Module AXIS_S2P(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" Line 1. Module AXI_FC_Controller(HIDDEN_LAYER_CNT=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" Line 1. Module AXIS_S2P(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXIS_S2P(DATA_WIDTH=4)
Compiling module xil_defaultlib.FC_Module(IN_LAYER_WIDTH=4,OUT_L...
Compiling module xil_defaultlib.AXI_FC_Controller(HIDDEN_LAYER_C...
Compiling module xil_defaultlib.FC_Controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FC_Controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FC_Controller_tb_behav -key {Behavioral:sim_1:Functional:FC_Controller_tb} -tclbatch {FC_Controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source FC_Controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FC_Controller_tb_behav' loaded.
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/FC_Controller_tb/DUT/S2P_unit/parallel_port}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/FC_Controller_tb/DUT/S2P_unit/valid}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/FC_Controller_tb/DUT/valid_prop}} 
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FC_Controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FC_Controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
"xelab -wto 9f988655eccc4e0ba639b324308ef61d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FC_Controller_tb_behav xil_defaultlib.FC_Controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 9f988655eccc4e0ba639b324308ef61d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FC_Controller_tb_behav xil_defaultlib.FC_Controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axis_last' is not connected on this instance [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" Line 1. Module AXI_FC_Controller(HIDDEN_LAYER_CNT=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" Line 1. Module AXIS_S2P(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" Line 1. Module AXI_FC_Controller(HIDDEN_LAYER_CNT=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" Line 1. Module AXIS_S2P(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXIS_S2P(DATA_WIDTH=4)
Compiling module xil_defaultlib.FC_Module(IN_LAYER_WIDTH=4,OUT_L...
Compiling module xil_defaultlib.AXI_FC_Controller(HIDDEN_LAYER_C...
Compiling module xil_defaultlib.FC_Controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FC_Controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FC_Controller_tb_behav -key {Behavioral:sim_1:Functional:FC_Controller_tb} -tclbatch {FC_Controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source FC_Controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FC_Controller_tb_behav' loaded.
add_wave {{/FC_Controller_tb/DUT/valid_prop}}
/FC_Controller_tb/DUT/valid_prop
add_wave {{/FC_Controller_tb/DUT/S2P_unit/valid}}
/FC_Controller_tb/DUT/S2P_unit/valid
add_wave {{/FC_Controller_tb/DUT/S2P_unit/parallel_port}}
/FC_Controller_tb/DUT/S2P_unit/parallel_port
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FC_Controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FC_Controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_S2P
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FC_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Non_Linear/ReLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller_tb
WARNING: [VRFC 10-3507] macro 'in_layer_width' redefined [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v:6]
WARNING: [VRFC 10-3507] macro 'out_layer_width' redefined [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v:8]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
"xelab -wto 9f988655eccc4e0ba639b324308ef61d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FC_Controller_tb_behav xil_defaultlib.FC_Controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 9f988655eccc4e0ba639b324308ef61d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FC_Controller_tb_behav xil_defaultlib.FC_Controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axis_last' is not connected on this instance [D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/TB/Non_Linear/FC_Controller_tb.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" Line 1. Module AXI_FC_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" Line 1. Module AXIS_S2P(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXI_FC_Controller.v" Line 1. Module AXI_FC_Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/AXIS_S2P.v" Line 1. Module AXIS_S2P(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Sources/Layers/fc/FC_Module.v" Line 4. Module FC_Module(IN_LAYER_WIDTH=4,OUT_LAYER_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AXIS_S2P(DATA_WIDTH=4)
Compiling module xil_defaultlib.FC_Module(IN_LAYER_WIDTH=4,OUT_L...
Compiling module xil_defaultlib.AXI_FC_Controller
Compiling module xil_defaultlib.FC_Controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FC_Controller_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/ReconHardware/FPGA_Files/RTL_CNN/Projects/fc_layer/fc_layer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FC_Controller_tb_behav -key {Behavioral:sim_1:Functional:FC_Controller_tb} -tclbatch {FC_Controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source FC_Controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FC_Controller_tb_behav' loaded.
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  2 11:32:52 2021...
