# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v
