
COMPONENT cellFirModule1
PORT(
  clk: IN STD_LOGIC;
  CE : IN STD_LOGIC;
  Rst : IN STD_LOGIC;
  H_mirr1 : IN SIGNED (15 DOWNTO 0);
  x_mirr1 : IN SIGNED (15 DOWNTO 0);
  Y : OUT SIGNED (15 DOWNTO 0);
  xPipe : OUT SIGNED (15 DOWNTO 0);
  HPipeES : OUT SIGNED (15 DOWNTO 0);
  xPipeES : OUT SIGNED (15 DOWNTO 0)
);
END COMPONENT;

