<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.03.23.22:41:19"
 outputDirectory="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_SYS_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_SYS_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_SYS_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_TRDB_D5M_PIXCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_TRDB_D5M_PIXCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_TRDB_D5M_PIXCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_sys" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_sys_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_trdb_d5m_pixclk" kind="clock" start="0">
   <property name="clockRate" value="10000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_trdb_d5m_pixclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface
     name="cmos_sensor_acquisition_0_cmos_sensor_input_irq"
     kind="interrupt"
     start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="clk_trdb_d5m_pixclk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="cmos_sensor_acquisition_0_cmos_sensor_input_irq_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface name="i2c" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="i2c_scl" direction="bidir" role="scl" width="1" />
   <port name="i2c_sda" direction="bidir" role="sda" width="1" />
  </interface>
  <interface name="i2c_interrupt_sender" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port
       name="i2c_interrupt_sender_irq"
       direction="output"
       role="irq"
       width="1" />
  </interface>
  <interface name="master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="writeWaitTime" value="0" />
   <port name="master_address" direction="output" role="address" width="32" />
   <port name="master_write" direction="output" role="write" width="1" />
   <port
       name="master_byteenable"
       direction="output"
       role="byteenable"
       width="4" />
   <port
       name="master_writedata"
       direction="output"
       role="writedata"
       width="32" />
   <port
       name="master_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="master_burstcount"
       direction="output"
       role="burstcount"
       width="5" />
  </interface>
  <interface name="msgdma_csr_irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="trdb_d5m.slave" />
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="msgdma_csr_irq_irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="128" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="4" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="slave_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="slave_readdata" direction="output" role="readdata" width="32" />
   <port
       name="slave_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port name="slave_burstcount" direction="input" role="burstcount" width="1" />
   <port name="slave_writedata" direction="input" role="writedata" width="32" />
   <port name="slave_address" direction="input" role="address" width="7" />
   <port name="slave_write" direction="input" role="write" width="1" />
   <port name="slave_read" direction="input" role="read" width="1" />
   <port name="slave_byteenable" direction="input" role="byteenable" width="4" />
   <port
       name="slave_debugaccess"
       direction="input"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="trdb_d5m_d" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="trdb_d5m_d_frame_valid"
       direction="input"
       role="frame_valid"
       width="1" />
   <port
       name="trdb_d5m_d_line_valid"
       direction="input"
       role="line_valid"
       width="1" />
   <port name="trdb_d5m_d_data" direction="input" role="data" width="12" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="trdb_d5m:1.0:AUTO_CLK_SYS_CLOCK_DOMAIN=-1,AUTO_CLK_SYS_CLOCK_RATE=-1,AUTO_CLK_SYS_RESET_DOMAIN=-1,AUTO_CLK_TRDB_D5M_PIXCLK_CLOCK_DOMAIN=-1,AUTO_CLK_TRDB_D5M_PIXCLK_CLOCK_RATE=-1,AUTO_CLK_TRDB_D5M_PIXCLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1616564463,AUTO_MASTER_ADDRESS_MAP=,AUTO_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_UNIQUE_ID=(cmos_sensor_acquisition:15.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,CLK_IN_CLOCK_FREQUENCY=10000000,CLK_OUT_CLOCK_FREQUENCY=50000000,CMOS_SENSOR_INPUT_DEBAYER_ENABLE=true,CMOS_SENSOR_INPUT_DEVICE_FAMILY=Cyclone V,CMOS_SENSOR_INPUT_FIFO_DEPTH=32,CMOS_SENSOR_INPUT_MAX_HEIGHT=1944,CMOS_SENSOR_INPUT_MAX_WIDTH=2592,CMOS_SENSOR_INPUT_OUTPUT_WIDTH=16,CMOS_SENSOR_INPUT_PACKER_ENABLE=false,CMOS_SENSOR_INPUT_PIX_DEPTH=12,CMOS_SENSOR_INPUT_SAMPLE_EDGE=FALLING,DC_FIFO_DEPTH=16,DC_FIFO_WIDTH=32,MSGDMA_BURST_ENABLE=1,MSGDMA_DATA_FIFO_DEPTH=64,MSGDMA_DATA_WIDTH=32,MSGDMA_DESCRIPTOR_FIFO_DEPTH=8,MSGDMA_MAX_BURST_COUNT=16,MSGDMA_MAX_BYTE=8388608(clock_source:18.1:clockFrequency=10000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(cmos_sensor_input:15.1:DEBAYER_ENABLE=true,DEVICE_FAMILY=Cyclone V,FIFO_DEPTH=32,MAX_HEIGHT=1944,MAX_WIDTH=2592,OUTPUT_WIDTH=16,PACKER_ENABLE=false,PIX_DEPTH=12,SAMPLE_EDGE=FALLING)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=4,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=3)(altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=6,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=6,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=6,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=8,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=8,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=24,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon:18.1:arbitrationPriority=1,baseAddress=0x0030,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:))(i2c:15.1:)(altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=7,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=7,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=7,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=10000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0040,defaultConnection=false)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="trdb_d5m"
   kind="trdb_d5m"
   version="1.0"
   name="trdb_d5m">
  <parameter name="AUTO_CLK_SYS_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_TRDB_D5M_PIXCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1616564463" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_CLK_TRDB_D5M_PIXCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_TRDB_D5M_PIXCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_CLK_SYS_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_SYS_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_MASTER_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/trdb_d5m.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_constants.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_synchronizer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_sampler.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_debayer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_packer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_msgdma_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/i2c_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/i2c_clkgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/i2c_interface.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_acquisition/cmos_sensor_acquisition_hw.tcl" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_input/cmos_sensor_input_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/i2c/i2c_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 0 starting:trdb_d5m "trdb_d5m"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0.m0 and mm_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cmos_sensor_acquisition_0_avalon_slave_translator.avalon_anti_slave_0 and cmos_sensor_acquisition_0.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces i2c_0_avalon_slave_translator.avalon_anti_slave_0 and i2c_0.avalon_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>13</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>16</b> modules, <b>55</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>17</b> modules, <b>59</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>18</b> modules, <b>62</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>23</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>25</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>25</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>28</b> modules, <b>106</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug" culprit="trdb_d5m"><![CDATA["<b>trdb_d5m</b>" reuses <b>cmos_sensor_acquisition</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m"><![CDATA["<b>trdb_d5m</b>" reuses <b>i2c</b> "<b>submodules/i2c_interface</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m"><![CDATA["<b>trdb_d5m</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m"><![CDATA["<b>trdb_d5m</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/trdb_d5m_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m"><![CDATA["<b>trdb_d5m</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 4 starting:cmos_sensor_acquisition "submodules/trdb_d5m_cmos_sensor_acquisition_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0.m0 and mm_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cmos_sensor_input_0_avalon_slave_translator.avalon_anti_slave_0 and cmos_sensor_input_0.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_csr_translator.avalon_anti_slave_0 and msgdma_0.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_descriptor_slave_translator.avalon_anti_slave_0 and msgdma_0.descriptor_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>22</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>23</b> modules, <b>80</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>30</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>32</b> modules, <b>100</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>34</b> modules, <b>110</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>34</b> modules, <b>111</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>38</b> modules, <b>149</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>7</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:2/0.065s/0.066s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>8</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>27</b> connections]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>cmos_sensor_input</b> "<b>submodules/cmos_sensor_input</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_msgdma</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_msgdma_0</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>trdb_d5m</b>" instantiated <b>cmos_sensor_acquisition</b> "<b>cmos_sensor_acquisition_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 30 starting:cmos_sensor_input "submodules/cmos_sensor_input"</message>
   <message level="Info" culprit="cmos_sensor_input_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>cmos_sensor_input</b> "<b>cmos_sensor_input_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 29 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 10 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>trdb_d5m</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 27 starting:altera_msgdma "submodules/trdb_d5m_cmos_sensor_acquisition_0_msgdma_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="msgdma_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 37 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 36 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 28 starting:altera_mm_interconnect "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.021s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>36</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 58 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 57 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="cmos_sensor_acquisition_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cmos_sensor_acquisition_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 55 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 54 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cmos_sensor_acquisition_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cmos_sensor_acquisition_0_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 53 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 23 starting:altera_merlin_router "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 22 starting:altera_merlin_router "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 20 starting:altera_merlin_router "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 47 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 18 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 17 starting:altera_merlin_multiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 14 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 13 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 11 starting:altera_merlin_multiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 39 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="i2c_0_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>i2c_0_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 8 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 37 starting:altera_avalon_st_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 2 starting:error_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 4 starting:altera_avalon_st_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 0 starting:error_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 59 starting:altera_avalon_st_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 4 starting:data_format_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 3 starting:timing_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 31 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>trdb_d5m</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 11 starting:i2c "submodules/i2c_interface"</message>
   <message level="Info" culprit="i2c_0"><![CDATA["<b>trdb_d5m</b>" instantiated <b>i2c</b> "<b>i2c_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 10 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>trdb_d5m</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 9 starting:altera_mm_interconnect "submodules/trdb_d5m_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.025s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>26</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>trdb_d5m</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 58 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 57 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="cmos_sensor_acquisition_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cmos_sensor_acquisition_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 55 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 54 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cmos_sensor_acquisition_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cmos_sensor_acquisition_0_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 53 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 50 starting:altera_merlin_router "submodules/trdb_d5m_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 49 starting:altera_merlin_router "submodules/trdb_d5m_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 48 starting:altera_merlin_router "submodules/trdb_d5m_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 47 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 46 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="i2c_0_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>i2c_0_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 45 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 44 starting:altera_merlin_multiplexer "submodules/trdb_d5m_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 42 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 40 starting:altera_merlin_multiplexer "submodules/trdb_d5m_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 39 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="i2c_0_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>i2c_0_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 37 starting:altera_avalon_st_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 2 starting:error_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 37 starting:altera_avalon_st_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 1 starting:error_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 31 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>trdb_d5m</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="cmos_sensor_acquisition:15.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,CLK_IN_CLOCK_FREQUENCY=10000000,CLK_OUT_CLOCK_FREQUENCY=50000000,CMOS_SENSOR_INPUT_DEBAYER_ENABLE=true,CMOS_SENSOR_INPUT_DEVICE_FAMILY=Cyclone V,CMOS_SENSOR_INPUT_FIFO_DEPTH=32,CMOS_SENSOR_INPUT_MAX_HEIGHT=1944,CMOS_SENSOR_INPUT_MAX_WIDTH=2592,CMOS_SENSOR_INPUT_OUTPUT_WIDTH=16,CMOS_SENSOR_INPUT_PACKER_ENABLE=false,CMOS_SENSOR_INPUT_PIX_DEPTH=12,CMOS_SENSOR_INPUT_SAMPLE_EDGE=FALLING,DC_FIFO_DEPTH=16,DC_FIFO_WIDTH=32,MSGDMA_BURST_ENABLE=1,MSGDMA_DATA_FIFO_DEPTH=64,MSGDMA_DATA_WIDTH=32,MSGDMA_DESCRIPTOR_FIFO_DEPTH=8,MSGDMA_MAX_BURST_COUNT=16,MSGDMA_MAX_BYTE=8388608(clock_source:18.1:clockFrequency=10000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(cmos_sensor_input:15.1:DEBAYER_ENABLE=true,DEVICE_FAMILY=Cyclone V,FIFO_DEPTH=32,MAX_HEIGHT=1944,MAX_WIDTH=2592,OUTPUT_WIDTH=16,PACKER_ENABLE=false,PIX_DEPTH=12,SAMPLE_EDGE=FALLING)(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=4,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=3)(altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=6,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=6,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=0,PIPELINE_RESPONSE=0,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=6,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=8,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=8,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=24,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon:18.1:arbitrationPriority=1,baseAddress=0x0030,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0"
   kind="cmos_sensor_acquisition"
   version="15.1"
   name="trdb_d5m_cmos_sensor_acquisition_0">
  <parameter name="CMOS_SENSOR_INPUT_DEBAYER_ENABLE" value="true" />
  <parameter name="MSGDMA_DESCRIPTOR_FIFO_DEPTH" value="8" />
  <parameter name="CLK_IN_CLOCK_FREQUENCY" value="10000000" />
  <parameter name="MSGDMA_DATA_FIFO_DEPTH" value="64" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CMOS_SENSOR_INPUT_MAX_WIDTH" value="2592" />
  <parameter name="MSGDMA_BURST_ENABLE" value="1" />
  <parameter name="DC_FIFO_DEPTH" value="16" />
  <parameter name="MSGDMA_MAX_BURST_COUNT" value="16" />
  <parameter name="CMOS_SENSOR_INPUT_OUTPUT_WIDTH" value="16" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="MSGDMA_DATA_WIDTH" value="32" />
  <parameter name="CLK_OUT_CLOCK_FREQUENCY" value="50000000" />
  <parameter name="CMOS_SENSOR_INPUT_PIX_DEPTH" value="12" />
  <parameter name="CMOS_SENSOR_INPUT_FIFO_DEPTH" value="32" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="CMOS_SENSOR_INPUT_SAMPLE_EDGE" value="FALLING" />
  <parameter name="CMOS_SENSOR_INPUT_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DC_FIFO_WIDTH" value="32" />
  <parameter name="CMOS_SENSOR_INPUT_PACKER_ENABLE" value="false" />
  <parameter name="MSGDMA_MAX_BYTE" value="8388608" />
  <parameter name="CMOS_SENSOR_INPUT_MAX_HEIGHT" value="1944" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_constants.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_synchronizer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_sampler.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_debayer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_packer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_msgdma_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_acquisition/cmos_sensor_acquisition_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_input/cmos_sensor_input_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="trdb_d5m" as="cmos_sensor_acquisition_0" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 4 starting:cmos_sensor_acquisition "submodules/trdb_d5m_cmos_sensor_acquisition_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0.m0 and mm_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cmos_sensor_input_0_avalon_slave_translator.avalon_anti_slave_0 and cmos_sensor_input_0.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_csr_translator.avalon_anti_slave_0 and msgdma_0.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_descriptor_slave_translator.avalon_anti_slave_0 and msgdma_0.descriptor_slave</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>22</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>23</b> modules, <b>80</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>30</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>32</b> modules, <b>100</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>34</b> modules, <b>110</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>34</b> modules, <b>111</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>38</b> modules, <b>149</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>20</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>7</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:2/0.065s/0.066s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>8</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>27</b> connections]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>cmos_sensor_input</b> "<b>submodules/cmos_sensor_input</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_msgdma</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_msgdma_0</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="cmos_sensor_acquisition_0"><![CDATA["<b>trdb_d5m</b>" instantiated <b>cmos_sensor_acquisition</b> "<b>cmos_sensor_acquisition_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 30 starting:cmos_sensor_input "submodules/cmos_sensor_input"</message>
   <message level="Info" culprit="cmos_sensor_input_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>cmos_sensor_input</b> "<b>cmos_sensor_input_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 29 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 10 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>trdb_d5m</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 27 starting:altera_msgdma "submodules/trdb_d5m_cmos_sensor_acquisition_0_msgdma_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="msgdma_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 37 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 36 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 28 starting:altera_mm_interconnect "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.021s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>36</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 58 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 57 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="cmos_sensor_acquisition_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cmos_sensor_acquisition_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 55 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 54 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cmos_sensor_acquisition_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cmos_sensor_acquisition_0_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 53 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 23 starting:altera_merlin_router "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 22 starting:altera_merlin_router "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 20 starting:altera_merlin_router "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 47 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 18 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 17 starting:altera_merlin_multiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 14 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 13 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 11 starting:altera_merlin_multiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 39 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="i2c_0_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>i2c_0_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 8 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 37 starting:altera_avalon_st_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 2 starting:error_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 4 starting:altera_avalon_st_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 0 starting:error_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 59 starting:altera_avalon_st_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 4 starting:data_format_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 3 starting:timing_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 31 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>trdb_d5m</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="i2c:15.1:"
   instancePathKey="trdb_d5m:.:i2c_0"
   kind="i2c"
   version="15.1"
   name="i2c_interface">
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/i2c_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/i2c_clkgen.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/i2c_interface.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/i2c/i2c_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="trdb_d5m" as="i2c_0" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 11 starting:i2c "submodules/i2c_interface"</message>
   <message level="Info" culprit="i2c_0"><![CDATA["<b>trdb_d5m</b>" instantiated <b>i2c</b> "<b>i2c_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=7,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=7,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=7,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0"
   instancePathKey="trdb_d5m:.:mm_bridge_0"
   kind="altera_avalon_mm_bridge"
   version="18.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="trdb_d5m" as="mm_bridge_0" />
  <instantiator instantiator="trdb_d5m_cmos_sensor_acquisition_0" as="mm_bridge_0" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 10 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>trdb_d5m</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {cmos_sensor_acquisition_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_DATA_W} {8};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_DATA_W} {8};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {57};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {55};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {51};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {42};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {46};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;i2c_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000044&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {cmos_sensor_acquisition_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {55};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {53};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BEGIN_BURST} {60};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_PROTECTION_H} {67};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_PROTECTION_L} {65};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {52};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {52};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {51};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ADDR_H} {42};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_READ} {46};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_SRC_ID_H} {62};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_SRC_ID_L} {62};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DEST_ID_H} {63};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DEST_ID_L} {63};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ST_DATA_W} {77};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {78};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {49};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {47};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {46};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {45};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_LOCK} {20};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BEGIN_BURST} {33};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_PROTECTION_H} {40};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_PROTECTION_L} {38};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {25};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_POSTED} {17};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_WRITE} {18};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_READ} {19};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DATA_H} {7};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_SRC_ID_H} {35};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_SRC_ID_L} {35};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DEST_ID_H} {36};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DEST_ID_L} {36};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ID} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {i2c_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {51};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40 };set_instance_parameter_value {router} {END_ADDRESS} {0x40 0x44 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {42};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {67};set_instance_parameter_value {router} {PKT_PROTECTION_L} {65};set_instance_parameter_value {router} {PKT_DEST_ID_H} {63};set_instance_parameter_value {router} {PKT_DEST_ID_L} {63};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {router} {PKT_TRANS_READ} {46};set_instance_parameter_value {router} {ST_DATA_W} {77};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {42};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {67};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {65};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {63};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {63};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {46};set_instance_parameter_value {router_001} {ST_DATA_W} {77};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {15};set_instance_parameter_value {router_002} {PKT_ADDR_L} {9};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {40};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {38};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {36};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {36};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {18};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {19};set_instance_parameter_value {router_002} {ST_DATA_W} {50};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {63};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {62};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {62};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {51};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {64};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {77};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {i2c_0_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {33};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {30};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {29};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {25};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {18};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_TRANS_READ} {19};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {22};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {77};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {77};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {77};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {77};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {77};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {77};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {i2c_0_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {18};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {25};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {46};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {45};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {21};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {30};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {29};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {47};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {49};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {42};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {51};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {49};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {55};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {53};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {57};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {56};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {77};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {i2c_0_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {42};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {51};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {49};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {45};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {52};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {52};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {55};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {53};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {57};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {56};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {77};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {46};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {45};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {21};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {30};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {29};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {47};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {49};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sysclk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sysclk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {sysclk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.m0} {cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent.m0/cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent.m0/cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent.m0/cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.rf_source} {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.out} {cmos_sensor_acquisition_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.rdata_fifo_src} {cmos_sensor_acquisition_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {cmos_sensor_acquisition_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/cmos_sensor_acquisition_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {i2c_0_avalon_slave_agent.m0} {i2c_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_0_avalon_slave_agent.m0/i2c_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_0_avalon_slave_agent.m0/i2c_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_0_avalon_slave_agent.m0/i2c_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_0_avalon_slave_agent.rf_source} {i2c_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_0_avalon_slave_agent_rsp_fifo.out} {i2c_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {i2c_0_avalon_slave_agent.rdata_fifo_src} {i2c_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cmos_sensor_acquisition_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {i2c_0_avalon_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {i2c_0_avalon_slave_burst_adapter.source0} {i2c_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_burst_adapter.source0/i2c_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {router_002.src} {i2c_0_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/i2c_0_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {i2c_0_avalon_slave_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {i2c_0_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/i2c_0_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {i2c_0_avalon_slave_cmd_width_adapter.src} {i2c_0_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_cmd_width_adapter.src/i2c_0_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmos_sensor_acquisition_0_avalon_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmos_sensor_acquisition_0_avalon_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_avalon_slave_translator.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_translator.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_avalon_slave_agent.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_agent.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_burst_adapter.cr0} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge.clk} {clock};add_interface {sysclk_clk} {clock} {slave};set_interface_property {sysclk_clk} {EXPORT_OF} {sysclk_clk_clock_bridge.in_clk};add_interface {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge_in_reset} {EXPORT_OF} {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {cmos_sensor_acquisition_0_avalon_slave} {avalon} {master};set_interface_property {cmos_sensor_acquisition_0_avalon_slave} {EXPORT_OF} {cmos_sensor_acquisition_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {i2c_0_avalon_slave} {avalon} {master};set_interface_property {i2c_0_avalon_slave} {EXPORT_OF} {i2c_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cmos_sensor_acquisition_0.avalon_slave} {0};set_module_assignment {interconnect_id.i2c_0.avalon_slave} {1};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=7,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=7,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=7,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;i2c_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000044&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=58,PKT_ADDR_SIDEBAND_L=58,PKT_BEGIN_BURST=60,PKT_BURSTWRAP_H=52,PKT_BURSTWRAP_L=52,PKT_BURST_SIZE_H=55,PKT_BURST_SIZE_L=53,PKT_BURST_TYPE_H=57,PKT_BURST_TYPE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=51,PKT_BYTE_CNT_L=49,PKT_CACHE_H=71,PKT_CACHE_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=59,PKT_DATA_SIDEBAND_L=59,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_ORI_BURST_SIZE_H=76,PKT_ORI_BURST_SIZE_L=74,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_QOS_H=61,PKT_QOS_L=61,PKT_RESPONSE_STATUS_H=73,PKT_RESPONSE_STATUS_L=72,PKT_SRC_ID_H=62,PKT_SRC_ID_L=62,PKT_THREAD_ID_H=64,PKT_THREAD_ID_L=64,PKT_TRANS_COMPRESSED_READ=43,PKT_TRANS_EXCLUSIVE=48,PKT_TRANS_LOCK=47,PKT_TRANS_POSTED=44,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=77,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_BEGIN_BURST=60,PKT_BURSTWRAP_H=52,PKT_BURSTWRAP_L=52,PKT_BURST_SIZE_H=55,PKT_BURST_SIZE_L=53,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=51,PKT_BYTE_CNT_L=49,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_ORI_BURST_SIZE_H=76,PKT_ORI_BURST_SIZE_L=74,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_RESPONSE_STATUS_H=73,PKT_RESPONSE_STATUS_L=72,PKT_SRC_ID_H=62,PKT_SRC_ID_L=62,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=43,PKT_TRANS_LOCK=47,PKT_TRANS_POSTED=44,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=77,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=78,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=1,MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),PKT_ADDR_H=15,PKT_ADDR_L=9,PKT_BEGIN_BURST=33,PKT_BURSTWRAP_H=25,PKT_BURSTWRAP_L=25,PKT_BURST_SIZE_H=28,PKT_BURST_SIZE_L=26,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=24,PKT_BYTE_CNT_L=22,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DEST_ID_H=36,PKT_DEST_ID_L=36,PKT_ORI_BURST_SIZE_H=49,PKT_ORI_BURST_SIZE_L=47,PKT_PROTECTION_H=40,PKT_PROTECTION_L=38,PKT_RESPONSE_STATUS_H=46,PKT_RESPONSE_STATUS_L=45,PKT_SRC_ID_H=35,PKT_SRC_ID_L=35,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=16,PKT_TRANS_LOCK=20,PKT_TRANS_POSTED=17,PKT_TRANS_READ=19,PKT_TRANS_WRITE=18,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=50,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=51,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x40,0x44,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x40:both:1:0:0:1,1:10:0x40:0x44:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40,ST_CHANNEL_W=2,ST_DATA_W=77,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=77,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=15,PKT_ADDR_L=9,PKT_DEST_ID_H=36,PKT_DEST_ID_L=36,PKT_PROTECTION_H=40,PKT_PROTECTION_L=38,PKT_TRANS_READ=19,PKT_TRANS_WRITE=18,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=50,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=51,PKT_BYTE_CNT_L=49,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_SRC_ID_H=62,PKT_SRC_ID_L=62,PKT_THREAD_ID_H=64,PKT_THREAD_ID_L=64,PKT_TRANS_POSTED=44,PKT_TRANS_WRITE=45,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=77,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=25,OUT_BYTE_CNT_H=22,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=15,PKT_ADDR_L=9,PKT_BEGIN_BURST=33,PKT_BURSTWRAP_H=25,PKT_BURSTWRAP_L=25,PKT_BURST_SIZE_H=28,PKT_BURST_SIZE_L=26,PKT_BURST_TYPE_H=30,PKT_BURST_TYPE_L=29,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=24,PKT_BYTE_CNT_L=22,PKT_TRANS_COMPRESSED_READ=16,PKT_TRANS_READ=19,PKT_TRANS_WRITE=18,ST_CHANNEL_W=2,ST_DATA_W=50)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=77,VALID_WIDTH=2)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=47,ST_CHANNEL_W=2,ST_DATA_W=77,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=47,ST_CHANNEL_W=2,ST_DATA_W=77,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=77,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=77,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=47,ST_CHANNEL_W=2,ST_DATA_W=77,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),IN_PKT_ADDR_H=15,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=25,IN_PKT_BURSTWRAP_L=25,IN_PKT_BURST_SIZE_H=28,IN_PKT_BURST_SIZE_L=26,IN_PKT_BURST_TYPE_H=30,IN_PKT_BURST_TYPE_L=29,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=24,IN_PKT_BYTE_CNT_L=22,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=49,IN_PKT_ORI_BURST_SIZE_L=47,IN_PKT_RESPONSE_STATUS_H=46,IN_PKT_RESPONSE_STATUS_L=45,IN_PKT_TRANS_COMPRESSED_READ=16,IN_PKT_TRANS_EXCLUSIVE=21,IN_PKT_TRANS_WRITE=18,IN_ST_DATA_W=50,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=42,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=55,OUT_PKT_BURST_SIZE_L=53,OUT_PKT_BURST_TYPE_H=57,OUT_PKT_BURST_TYPE_L=56,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=51,OUT_PKT_BYTE_CNT_L=49,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=76,OUT_PKT_ORI_BURST_SIZE_L=74,OUT_PKT_RESPONSE_STATUS_H=73,OUT_PKT_RESPONSE_STATUS_L=72,OUT_PKT_TRANS_COMPRESSED_READ=43,OUT_PKT_TRANS_EXCLUSIVE=48,OUT_ST_DATA_W=77,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=42,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=52,IN_PKT_BURSTWRAP_L=52,IN_PKT_BURST_SIZE_H=55,IN_PKT_BURST_SIZE_L=53,IN_PKT_BURST_TYPE_H=57,IN_PKT_BURST_TYPE_L=56,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=51,IN_PKT_BYTE_CNT_L=49,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=76,IN_PKT_ORI_BURST_SIZE_L=74,IN_PKT_RESPONSE_STATUS_H=73,IN_PKT_RESPONSE_STATUS_L=72,IN_PKT_TRANS_COMPRESSED_READ=43,IN_PKT_TRANS_EXCLUSIVE=48,IN_PKT_TRANS_WRITE=45,IN_ST_DATA_W=77,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=15,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=28,OUT_PKT_BURST_SIZE_L=26,OUT_PKT_BURST_TYPE_H=30,OUT_PKT_BURST_TYPE_L=29,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=24,OUT_PKT_BYTE_CNT_L=22,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=49,OUT_PKT_ORI_BURST_SIZE_L=47,OUT_PKT_RESPONSE_STATUS_H=46,OUT_PKT_RESPONSE_STATUS_L=45,OUT_PKT_TRANS_COMPRESSED_READ=16,OUT_PKT_TRANS_EXCLUSIVE=21,OUT_ST_DATA_W=50,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="trdb_d5m:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="trdb_d5m_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {cmos_sensor_acquisition_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_DATA_W} {8};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_DATA_W} {8};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_ADDRESS_W} {7};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {57};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {55};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {51};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {42};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {46};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;i2c_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000044&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {cmos_sensor_acquisition_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {55};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {53};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BEGIN_BURST} {60};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_PROTECTION_H} {67};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_PROTECTION_L} {65};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {52};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {52};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {51};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ADDR_H} {42};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_TRANS_READ} {46};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_SRC_ID_H} {62};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_SRC_ID_L} {62};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DEST_ID_H} {63};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_DEST_ID_L} {63};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ST_DATA_W} {77};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {78};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {49};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {47};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {46};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {45};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_LOCK} {20};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BEGIN_BURST} {33};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_PROTECTION_H} {40};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_PROTECTION_L} {38};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {25};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_POSTED} {17};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_WRITE} {18};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_TRANS_READ} {19};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DATA_H} {7};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_SRC_ID_H} {35};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_SRC_ID_L} {35};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DEST_ID_H} {36};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_DEST_ID_L} {36};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ID} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {i2c_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {51};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40 };set_instance_parameter_value {router} {END_ADDRESS} {0x40 0x44 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {42};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {67};set_instance_parameter_value {router} {PKT_PROTECTION_L} {65};set_instance_parameter_value {router} {PKT_DEST_ID_H} {63};set_instance_parameter_value {router} {PKT_DEST_ID_L} {63};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {router} {PKT_TRANS_READ} {46};set_instance_parameter_value {router} {ST_DATA_W} {77};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {42};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {67};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {65};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {63};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {63};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {46};set_instance_parameter_value {router_001} {ST_DATA_W} {77};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {15};set_instance_parameter_value {router_002} {PKT_ADDR_L} {9};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {40};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {38};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {36};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {36};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {18};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {19};set_instance_parameter_value {router_002} {ST_DATA_W} {50};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {63};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {62};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {62};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {51};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {64};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {77};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {i2c_0_avalon_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BEGIN_BURST} {33};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_H} {30};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURST_TYPE_L} {29};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_BURSTWRAP_L} {25};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_TRANS_WRITE} {18};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PKT_TRANS_READ} {19};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_BYTE_CNT_H} {22};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {OUT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {i2c_0_avalon_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {77};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {77};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {77};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {77};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {77};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {77};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};add_instance {i2c_0_avalon_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {18};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {25};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {25};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {46};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {45};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {21};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {30};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {29};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {47};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {49};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {42};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {51};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {49};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {55};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {53};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {57};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {56};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_ST_DATA_W} {77};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {i2c_0_avalon_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {i2c_0_avalon_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {42};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {51};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {49};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {45};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {52};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {52};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {55};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {53};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {73};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {72};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {57};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {56};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {74};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {76};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_ST_DATA_W} {77};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {15};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {24};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {22};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {16};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {28};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {26};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {46};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {45};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {21};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {30};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {29};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {47};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {49};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_ST_DATA_W} {50};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {i2c_0_avalon_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sysclk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sysclk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {sysclk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.m0} {cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent.m0/cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent.m0/cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cmos_sensor_acquisition_0_avalon_slave_agent.m0/cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.rf_source} {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.out} {cmos_sensor_acquisition_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.rdata_fifo_src} {cmos_sensor_acquisition_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {cmos_sensor_acquisition_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/cmos_sensor_acquisition_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {i2c_0_avalon_slave_agent.m0} {i2c_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_0_avalon_slave_agent.m0/i2c_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_0_avalon_slave_agent.m0/i2c_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_0_avalon_slave_agent.m0/i2c_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_0_avalon_slave_agent.rf_source} {i2c_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_0_avalon_slave_agent_rsp_fifo.out} {i2c_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {i2c_0_avalon_slave_agent.rdata_fifo_src} {i2c_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {cmos_sensor_acquisition_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cmos_sensor_acquisition_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {i2c_0_avalon_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {i2c_0_avalon_slave_burst_adapter.source0} {i2c_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_burst_adapter.source0/i2c_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {router_002.src} {i2c_0_avalon_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/i2c_0_avalon_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {i2c_0_avalon_slave_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {i2c_0_avalon_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/i2c_0_avalon_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {i2c_0_avalon_slave_cmd_width_adapter.src} {i2c_0_avalon_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {i2c_0_avalon_slave_cmd_width_adapter.src/i2c_0_avalon_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmos_sensor_acquisition_0_avalon_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmos_sensor_acquisition_0_avalon_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {i2c_0_avalon_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_avalon_slave_translator.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_translator.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_avalon_slave_agent.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_agent.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_burst_adapter.cr0} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_rsp_width_adapter.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {i2c_0_avalon_slave_cmd_width_adapter.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {sysclk_clk_clock_bridge.out_clk} {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge.clk} {clock};add_interface {sysclk_clk} {clock} {slave};set_interface_property {sysclk_clk} {EXPORT_OF} {sysclk_clk_clock_bridge.in_clk};add_interface {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge_in_reset} {EXPORT_OF} {cmos_sensor_acquisition_0_clk_out_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {cmos_sensor_acquisition_0_avalon_slave} {avalon} {master};set_interface_property {cmos_sensor_acquisition_0_avalon_slave} {EXPORT_OF} {cmos_sensor_acquisition_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {i2c_0_avalon_slave} {avalon} {master};set_interface_property {i2c_0_avalon_slave} {EXPORT_OF} {i2c_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cmos_sensor_acquisition_0.avalon_slave} {0};set_module_assignment {interconnect_id.i2c_0.avalon_slave} {1};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="trdb_d5m" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 9 starting:altera_mm_interconnect "submodules/trdb_d5m_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.025s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.014s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>26</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>trdb_d5m</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 58 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 57 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="cmos_sensor_acquisition_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cmos_sensor_acquisition_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 55 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 54 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cmos_sensor_acquisition_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cmos_sensor_acquisition_0_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 53 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 50 starting:altera_merlin_router "submodules/trdb_d5m_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 49 starting:altera_merlin_router "submodules/trdb_d5m_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 48 starting:altera_merlin_router "submodules/trdb_d5m_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 47 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 46 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="i2c_0_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>i2c_0_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 45 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 44 starting:altera_merlin_multiplexer "submodules/trdb_d5m_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 42 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 40 starting:altera_merlin_multiplexer "submodules/trdb_d5m_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 39 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="i2c_0_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>i2c_0_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 37 starting:altera_avalon_st_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 2 starting:error_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 37 starting:altera_avalon_st_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 1 starting:error_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="trdb_d5m:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="trdb_d5m" as="rst_controller" />
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0"
     as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 31 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>trdb_d5m</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="cmos_sensor_input:15.1:DEBAYER_ENABLE=true,DEVICE_FAMILY=Cyclone V,FIFO_DEPTH=32,MAX_HEIGHT=1944,MAX_WIDTH=2592,OUTPUT_WIDTH=16,PACKER_ENABLE=false,PIX_DEPTH=12,SAMPLE_EDGE=FALLING"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:cmos_sensor_input_0"
   kind="cmos_sensor_input"
   version="15.1"
   name="cmos_sensor_input">
  <parameter name="SAMPLE_EDGE" value="FALLING" />
  <parameter name="FIFO_DEPTH" value="32" />
  <parameter name="MAX_WIDTH" value="2592" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DEBAYER_ENABLE" value="true" />
  <parameter name="MAX_HEIGHT" value="1944" />
  <parameter name="PACKER_ENABLE" value="false" />
  <parameter name="PIX_DEPTH" value="12" />
  <parameter name="OUTPUT_WIDTH" value="16" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_constants.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_mm_slave.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_synchronizer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_sampler.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_sc_fifo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_debayer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_packer.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input_avalon_st_source.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/cmos_sensor_input.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/hdl/cmos_sensor_input/cmos_sensor_input_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0"
     as="cmos_sensor_input_0" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 30 starting:cmos_sensor_input "submodules/cmos_sensor_input"</message>
   <message level="Info" culprit="cmos_sensor_input_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>cmos_sensor_input</b> "<b>cmos_sensor_input_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=4,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=3"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:dc_fifo_0"
   kind="altera_avalon_dc_fifo"
   version="18.1"
   name="altera_avalon_dc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="trdb_d5m_cmos_sensor_acquisition_0" as="dc_fifo_0" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 29 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=8,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=8,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=24,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:msgdma_0"
   kind="altera_msgdma"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_msgdma_0">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="8388608" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DATA_FIFO_DEPTH" value="64" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="8" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_MM_READ_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="16" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_msgdma_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="trdb_d5m_cmos_sensor_acquisition_0" as="msgdma_0" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 27 starting:altera_msgdma "submodules/trdb_d5m_cmos_sensor_acquisition_0_msgdma_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="msgdma_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 37 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 36 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {cmos_sensor_input_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {57};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {80};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;msgdma_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;msgdma_0_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {cmos_sensor_input_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ST_DATA_W} {80};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_csr_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_csr_agent} {ST_DATA_W} {80};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_0_csr_agent} {ID} {1};set_instance_parameter_value {msgdma_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {184};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_H} {164};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_L} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_LOCK} {154};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BEGIN_BURST} {169};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_H} {178};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_L} {176};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_H} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_L} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_H} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_L} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_H} {149};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {150};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_POSTED} {151};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_WRITE} {152};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_READ} {153};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_H} {172};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_L} {171};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_H} {174};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_L} {173};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_DATA_W} {188};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ID} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {189};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 2 0 };set_instance_parameter_value {router} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both write both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20 0x30 };set_instance_parameter_value {router} {END_ADDRESS} {0x20 0x30 0x40 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {41};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router} {PKT_TRANS_READ} {45};set_instance_parameter_value {router} {ST_DATA_W} {80};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {41};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_001} {ST_DATA_W} {80};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {41};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_002} {ST_DATA_W} {80};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {149};set_instance_parameter_value {router_003} {PKT_ADDR_L} {144};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {178};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {176};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {174};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {173};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {152};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {153};set_instance_parameter_value {router_003} {ST_DATA_W} {188};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {66};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {65};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {67};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {67};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {80};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {80};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {80};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {80};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {80};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {80};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {80};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {80};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {80};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {msgdma_0_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {41};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {48};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {44};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {80};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {149};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {150};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {164};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {184};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {155};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {166};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {165};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {188};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_0_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {149};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {150};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {152};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {164};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {184};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {155};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {166};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {165};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {188};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {41};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {48};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {80};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {80};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {80};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {80};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {80};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cmos_sensor_input_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_in_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_in_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {10000000};set_instance_parameter_value {clk_in_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {cmos_sensor_input_0_avalon_slave_agent.m0} {cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cmos_sensor_input_0_avalon_slave_agent.m0/cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cmos_sensor_input_0_avalon_slave_agent.m0/cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cmos_sensor_input_0_avalon_slave_agent.m0/cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cmos_sensor_input_0_avalon_slave_agent.rf_source} {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.out} {cmos_sensor_input_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {cmos_sensor_input_0_avalon_slave_agent.rdata_fifo_src} {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.out} {cmos_sensor_input_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {cmos_sensor_input_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/cmos_sensor_input_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_0_csr_agent.m0} {msgdma_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_csr_agent.rf_source} {msgdma_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_csr_agent_rsp_fifo.out} {msgdma_0_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_csr_agent.rdata_fifo_src} {msgdma_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {msgdma_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/msgdma_0_csr_agent.cp} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_agent.m0} {msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_descriptor_slave_agent.rf_source} {msgdma_0_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent_rsp_fifo.out} {msgdma_0_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent.rdata_fifo_src} {msgdma_0_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {cmos_sensor_input_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cmos_sensor_input_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {msgdma_0_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {cmd_mux_002.src} {msgdma_0_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/msgdma_0_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_cmd_width_adapter.src} {msgdma_0_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_cmd_width_adapter.src/msgdma_0_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {router_003.src} {msgdma_0_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/msgdma_0_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_csr_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_csr_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_translator.reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_agent.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_csr_translator.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_translator.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_csr_agent.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_translator.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_agent.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_reset_reset_bridge.clk} {clock};add_interface {clk_in_clk} {clock} {slave};set_interface_property {clk_in_clk} {EXPORT_OF} {clk_in_clk_clock_bridge.in_clk};add_interface {clk_out_clk} {clock} {slave};set_interface_property {clk_out_clk} {EXPORT_OF} {clk_out_clk_clock_bridge.in_clk};add_interface {cmos_sensor_input_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cmos_sensor_input_0_reset_reset_bridge_in_reset} {EXPORT_OF} {cmos_sensor_input_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {cmos_sensor_input_0_avalon_slave} {avalon} {master};set_interface_property {cmos_sensor_input_0_avalon_slave} {EXPORT_OF} {cmos_sensor_input_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {msgdma_0_csr} {avalon} {master};set_interface_property {msgdma_0_csr} {EXPORT_OF} {msgdma_0_csr_translator.avalon_anti_slave_0};add_interface {msgdma_0_descriptor_slave} {avalon} {master};set_interface_property {msgdma_0_descriptor_slave} {EXPORT_OF} {msgdma_0_descriptor_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cmos_sensor_input_0.avalon_slave} {0};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};set_module_assignment {interconnect_id.msgdma_0.csr} {1};set_module_assignment {interconnect_id.msgdma_0.descriptor_slave} {2};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=10000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=6,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;msgdma_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;msgdma_0_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=59,PKT_ADDR_SIDEBAND_L=59,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BURST_TYPE_H=58,PKT_BURST_TYPE_L=57,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=48,PKT_CACHE_H=74,PKT_CACHE_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=60,PKT_DATA_SIDEBAND_L=60,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_ORI_BURST_SIZE_H=79,PKT_ORI_BURST_SIZE_L=77,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_QOS_H=62,PKT_QOS_L=62,PKT_RESPONSE_STATUS_H=76,PKT_RESPONSE_STATUS_L=75,PKT_SRC_ID_H=64,PKT_SRC_ID_L=63,PKT_THREAD_ID_H=67,PKT_THREAD_ID_L=67,PKT_TRANS_COMPRESSED_READ=42,PKT_TRANS_EXCLUSIVE=47,PKT_TRANS_LOCK=46,PKT_TRANS_POSTED=43,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=80,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=48,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_ORI_BURST_SIZE_H=79,PKT_ORI_BURST_SIZE_L=77,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_RESPONSE_STATUS_H=76,PKT_RESPONSE_STATUS_L=75,PKT_SRC_ID_H=64,PKT_SRC_ID_L=63,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=42,PKT_TRANS_LOCK=46,PKT_TRANS_POSTED=43,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=80,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=81,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=48,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_ORI_BURST_SIZE_H=79,PKT_ORI_BURST_SIZE_L=77,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_RESPONSE_STATUS_H=76,PKT_RESPONSE_STATUS_L=75,PKT_SRC_ID_H=64,PKT_SRC_ID_L=63,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=42,PKT_TRANS_LOCK=46,PKT_TRANS_POSTED=43,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=80,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=81,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0),PKT_ADDR_H=149,PKT_ADDR_L=144,PKT_BEGIN_BURST=169,PKT_BURSTWRAP_H=161,PKT_BURSTWRAP_L=161,PKT_BURST_SIZE_H=164,PKT_BURST_SIZE_L=162,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=160,PKT_BYTE_CNT_L=156,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=174,PKT_DEST_ID_L=173,PKT_ORI_BURST_SIZE_H=187,PKT_ORI_BURST_SIZE_L=185,PKT_PROTECTION_H=178,PKT_PROTECTION_L=176,PKT_RESPONSE_STATUS_H=184,PKT_RESPONSE_STATUS_L=183,PKT_SRC_ID_H=172,PKT_SRC_ID_L=171,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=150,PKT_TRANS_LOCK=154,PKT_TRANS_POSTED=151,PKT_TRANS_READ=153,PKT_TRANS_WRITE=152,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=188,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=189,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=010,100,001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,0,END_ADDRESS=0x20,0x30,0x40,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=1:010:0x0:0x20:both:1:0:0:1,2:100:0x20:0x30:write:1:0:0:1,0:001:0x30:0x40:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,ST_CHANNEL_W=3,ST_DATA_W=80,TYPE_OF_TRANSACTION=both,write,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=80,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=80,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=149,PKT_ADDR_L=144,PKT_DEST_ID_H=174,PKT_DEST_ID_L=173,PKT_PROTECTION_H=178,PKT_PROTECTION_L=176,PKT_TRANS_READ=153,PKT_TRANS_WRITE=152,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=188,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=48,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_SRC_ID_H=64,PKT_SRC_ID_L=63,PKT_THREAD_ID_H=67,PKT_THREAD_ID_L=67,PKT_TRANS_POSTED=43,PKT_TRANS_WRITE=44,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=80,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=3)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=46,ST_CHANNEL_W=3,ST_DATA_W=80,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=46,ST_CHANNEL_W=3,ST_DATA_W=80,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=46,ST_CHANNEL_W=3,ST_DATA_W=80,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=10000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=46,ST_CHANNEL_W=3,ST_DATA_W=80,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=41,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=53,IN_PKT_BURSTWRAP_L=53,IN_PKT_BURST_SIZE_H=56,IN_PKT_BURST_SIZE_L=54,IN_PKT_BURST_TYPE_H=58,IN_PKT_BURST_TYPE_L=57,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=52,IN_PKT_BYTE_CNT_L=48,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=79,IN_PKT_ORI_BURST_SIZE_L=77,IN_PKT_RESPONSE_STATUS_H=76,IN_PKT_RESPONSE_STATUS_L=75,IN_PKT_TRANS_COMPRESSED_READ=42,IN_PKT_TRANS_EXCLUSIVE=47,IN_PKT_TRANS_WRITE=44,IN_ST_DATA_W=80,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=149,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=164,OUT_PKT_BURST_SIZE_L=162,OUT_PKT_BURST_TYPE_H=166,OUT_PKT_BURST_TYPE_L=165,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=160,OUT_PKT_BYTE_CNT_L=156,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=187,OUT_PKT_ORI_BURST_SIZE_L=185,OUT_PKT_RESPONSE_STATUS_H=184,OUT_PKT_RESPONSE_STATUS_L=183,OUT_PKT_TRANS_COMPRESSED_READ=150,OUT_PKT_TRANS_EXCLUSIVE=155,OUT_ST_DATA_W=188,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=3)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=149,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=161,IN_PKT_BURSTWRAP_L=161,IN_PKT_BURST_SIZE_H=164,IN_PKT_BURST_SIZE_L=162,IN_PKT_BURST_TYPE_H=166,IN_PKT_BURST_TYPE_L=165,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=160,IN_PKT_BYTE_CNT_L=156,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=187,IN_PKT_ORI_BURST_SIZE_L=185,IN_PKT_RESPONSE_STATUS_H=184,IN_PKT_RESPONSE_STATUS_L=183,IN_PKT_TRANS_COMPRESSED_READ=150,IN_PKT_TRANS_EXCLUSIVE=155,IN_PKT_TRANS_WRITE=152,IN_ST_DATA_W=188,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=41,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=56,OUT_PKT_BURST_SIZE_L=54,OUT_PKT_BURST_TYPE_H=58,OUT_PKT_BURST_TYPE_L=57,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=52,OUT_PKT_BYTE_CNT_L=48,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=79,OUT_PKT_ORI_BURST_SIZE_L=77,OUT_PKT_RESPONSE_STATUS_H=76,OUT_PKT_RESPONSE_STATUS_L=75,OUT_PKT_TRANS_COMPRESSED_READ=42,OUT_PKT_TRANS_EXCLUSIVE=47,OUT_ST_DATA_W=80,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=3)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=10000000,BITS_PER_SYMBOL=80,CHANNEL_WIDTH=3,DATA_WIDTH=80,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=10000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=80,CHANNEL_WIDTH=3,DATA_WIDTH=80,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=10000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=10000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {cmos_sensor_input_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESS_W} {6};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {62};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {58};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {57};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {71};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {80};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;msgdma_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;msgdma_0_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {cmos_sensor_input_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ST_DATA_W} {80};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ID} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_H} {70};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_L} {68};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_H} {41};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_READ} {45};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_H} {64};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_H} {66};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_L} {65};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_csr_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_csr_agent} {ST_DATA_W} {80};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_0_csr_agent} {ID} {1};set_instance_parameter_value {msgdma_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {81};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {184};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_H} {164};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_L} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_LOCK} {154};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BEGIN_BURST} {169};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_H} {178};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_L} {176};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_H} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_L} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_H} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_L} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_H} {149};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {150};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_POSTED} {151};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_WRITE} {152};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_READ} {153};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_H} {172};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_L} {171};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_H} {174};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_L} {173};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_DATA_W} {188};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ID} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {189};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 2 0 };set_instance_parameter_value {router} {CHANNEL_ID} {010 100 001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both write both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20 0x30 };set_instance_parameter_value {router} {END_ADDRESS} {0x20 0x30 0x40 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {41};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router} {PKT_TRANS_READ} {45};set_instance_parameter_value {router} {ST_DATA_W} {80};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {41};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_001} {ST_DATA_W} {80};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {41};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {70};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {68};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {66};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {65};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {45};set_instance_parameter_value {router_002} {ST_DATA_W} {80};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {149};set_instance_parameter_value {router_003} {PKT_ADDR_L} {144};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {178};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {176};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {174};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {173};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {152};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {153};set_instance_parameter_value {router_003} {ST_DATA_W} {188};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {66};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {65};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {64};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {63};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {48};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {43};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {44};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {67};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {67};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {80};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {80};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {80};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {80};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {80};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {80};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {80};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {80};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {80};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {46};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};add_instance {msgdma_0_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {41};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {48};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {44};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {80};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {149};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {150};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {164};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {184};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {155};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {166};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {165};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {188};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_0_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {149};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {150};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {152};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {164};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {184};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {155};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {166};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {165};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {188};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {41};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {48};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {42};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {76};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {75};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {47};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {77};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {79};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {80};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {80};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {80};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {80};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {80};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {cmos_sensor_input_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cmos_sensor_input_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_in_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_in_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {10000000};set_instance_parameter_value {clk_in_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {cmos_sensor_input_0_avalon_slave_agent.m0} {cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cmos_sensor_input_0_avalon_slave_agent.m0/cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cmos_sensor_input_0_avalon_slave_agent.m0/cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cmos_sensor_input_0_avalon_slave_agent.m0/cmos_sensor_input_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cmos_sensor_input_0_avalon_slave_agent.rf_source} {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.out} {cmos_sensor_input_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {cmos_sensor_input_0_avalon_slave_agent.rdata_fifo_src} {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.out} {cmos_sensor_input_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {cmos_sensor_input_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/cmos_sensor_input_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_0_csr_agent.m0} {msgdma_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_csr_agent.rf_source} {msgdma_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_csr_agent_rsp_fifo.out} {msgdma_0_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_csr_agent.rdata_fifo_src} {msgdma_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {msgdma_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/msgdma_0_csr_agent.cp} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_agent.m0} {msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_descriptor_slave_agent.rf_source} {msgdma_0_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent_rsp_fifo.out} {msgdma_0_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent.rdata_fifo_src} {msgdma_0_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {cmos_sensor_input_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cmos_sensor_input_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {msgdma_0_csr_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_csr_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {cmd_mux_002.src} {msgdma_0_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/msgdma_0_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_cmd_width_adapter.src} {msgdma_0_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_cmd_width_adapter.src/msgdma_0_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {router_003.src} {msgdma_0_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/msgdma_0_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_csr_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_csr_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {msgdma_0_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_translator.reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_agent.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {cmos_sensor_input_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_csr_translator.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_translator.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_csr_agent.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_out_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_translator.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_agent.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_avalon_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_in_clk_clock_bridge.out_clk} {cmos_sensor_input_0_reset_reset_bridge.clk} {clock};add_interface {clk_in_clk} {clock} {slave};set_interface_property {clk_in_clk} {EXPORT_OF} {clk_in_clk_clock_bridge.in_clk};add_interface {clk_out_clk} {clock} {slave};set_interface_property {clk_out_clk} {EXPORT_OF} {clk_out_clk_clock_bridge.in_clk};add_interface {cmos_sensor_input_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cmos_sensor_input_0_reset_reset_bridge_in_reset} {EXPORT_OF} {cmos_sensor_input_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {cmos_sensor_input_0_avalon_slave} {avalon} {master};set_interface_property {cmos_sensor_input_0_avalon_slave} {EXPORT_OF} {cmos_sensor_input_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {msgdma_0_csr} {avalon} {master};set_interface_property {msgdma_0_csr} {EXPORT_OF} {msgdma_0_csr_translator.avalon_anti_slave_0};add_interface {msgdma_0_descriptor_slave} {avalon} {master};set_interface_property {msgdma_0_descriptor_slave} {EXPORT_OF} {msgdma_0_descriptor_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cmos_sensor_input_0.avalon_slave} {0};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};set_module_assignment {interconnect_id.msgdma_0.csr} {1};set_module_assignment {interconnect_id.msgdma_0.descriptor_slave} {2};" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0"
     as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 28 starting:altera_mm_interconnect "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>33</b> modules, <b>103</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.021s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>36</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 58 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 57 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="cmos_sensor_acquisition_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cmos_sensor_acquisition_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 55 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 54 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cmos_sensor_acquisition_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cmos_sensor_acquisition_0_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 53 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 23 starting:altera_merlin_router "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 22 starting:altera_merlin_router "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 20 starting:altera_merlin_router "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 47 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 18 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 17 starting:altera_merlin_multiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 14 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 13 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 11 starting:altera_merlin_multiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 39 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="i2c_0_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>i2c_0_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 8 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 37 starting:altera_avalon_st_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 2 starting:error_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 4 starting:altera_avalon_st_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 0 starting:error_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=16,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=1,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=2,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,outSymbolsPerBeat=4,outUseEmpty=false,outUseEmptyPort=NO)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=1,inSymbolsPerBeat=2,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(clock:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="16" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0"
     as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 59 starting:altera_avalon_st_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>cmos_sensor_acquisition_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 4 starting:data_format_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 3 starting:timing_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=7,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:mm_bridge_0_m0_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_mm_interconnect_0"
     as="mm_bridge_0_m0_translator" />
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="mm_bridge_0_m0_translator" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 58 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_bridge_0_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_bridge_0_m0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=7,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:cmos_sensor_acquisition_0_avalon_slave_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_mm_interconnect_0"
     as="cmos_sensor_acquisition_0_avalon_slave_translator,i2c_0_avalon_slave_translator" />
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="cmos_sensor_input_0_avalon_slave_translator,msgdma_0_csr_translator,msgdma_0_descriptor_slave_translator" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 57 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message
       level="Info"
       culprit="cmos_sensor_acquisition_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cmos_sensor_acquisition_0_avalon_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cmos_sensor_acquisition_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;i2c_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000044&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=58,PKT_ADDR_SIDEBAND_L=58,PKT_BEGIN_BURST=60,PKT_BURSTWRAP_H=52,PKT_BURSTWRAP_L=52,PKT_BURST_SIZE_H=55,PKT_BURST_SIZE_L=53,PKT_BURST_TYPE_H=57,PKT_BURST_TYPE_L=56,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=51,PKT_BYTE_CNT_L=49,PKT_CACHE_H=71,PKT_CACHE_L=68,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=59,PKT_DATA_SIDEBAND_L=59,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_ORI_BURST_SIZE_H=76,PKT_ORI_BURST_SIZE_L=74,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_QOS_H=61,PKT_QOS_L=61,PKT_RESPONSE_STATUS_H=73,PKT_RESPONSE_STATUS_L=72,PKT_SRC_ID_H=62,PKT_SRC_ID_L=62,PKT_THREAD_ID_H=64,PKT_THREAD_ID_L=64,PKT_TRANS_COMPRESSED_READ=43,PKT_TRANS_EXCLUSIVE=48,PKT_TRANS_LOCK=47,PKT_TRANS_POSTED=44,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=77,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:mm_bridge_0_m0_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="trdb_d5m_mm_interconnect_0" as="mm_bridge_0_m0_agent" />
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="mm_bridge_0_m0_agent" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 55 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="mm_bridge_0_m0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>mm_bridge_0_m0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_BEGIN_BURST=60,PKT_BURSTWRAP_H=52,PKT_BURSTWRAP_L=52,PKT_BURST_SIZE_H=55,PKT_BURST_SIZE_L=53,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=51,PKT_BYTE_CNT_L=49,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_ORI_BURST_SIZE_H=76,PKT_ORI_BURST_SIZE_L=74,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_RESPONSE_STATUS_H=73,PKT_RESPONSE_STATUS_L=72,PKT_SRC_ID_H=62,PKT_SRC_ID_L=62,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=43,PKT_TRANS_LOCK=47,PKT_TRANS_POSTED=44,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=77,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:cmos_sensor_acquisition_0_avalon_slave_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_mm_interconnect_0"
     as="cmos_sensor_acquisition_0_avalon_slave_agent,i2c_0_avalon_slave_agent" />
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="cmos_sensor_input_0_avalon_slave_agent,msgdma_0_csr_agent,msgdma_0_descriptor_slave_agent" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 54 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="cmos_sensor_acquisition_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cmos_sensor_acquisition_0_avalon_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=78,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_mm_interconnect_0"
     as="cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo,i2c_0_avalon_slave_agent_rsp_fifo" />
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="cmos_sensor_input_0_avalon_slave_agent_rsp_fifo,cmos_sensor_input_0_avalon_slave_agent_rdata_fifo,msgdma_0_csr_agent_rsp_fifo,msgdma_0_descriptor_slave_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 53 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cmos_sensor_acquisition_0_avalon_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x40,0x44,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x40:both:1:0:0:1,1:10:0x40:0x44:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40,ST_CHANNEL_W=2,ST_DATA_W=77,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="trdb_d5m_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="46" />
  <parameter name="START_ADDRESS" value="0x0,0x40" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x40:both:1:0:0:1,1:10:0x40:0x44:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="42" />
  <parameter name="PKT_DEST_ID_H" value="63" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="63" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="77" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="67" />
  <parameter name="END_ADDRESS" value="0x40,0x44" />
  <parameter name="PKT_PROTECTION_L" value="65" />
  <parameter name="PKT_TRANS_WRITE" value="45" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="trdb_d5m_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 50 starting:altera_merlin_router "submodules/trdb_d5m_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=42,PKT_ADDR_L=36,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_PROTECTION_H=67,PKT_PROTECTION_L=65,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=77,TYPE_OF_TRANSACTION=both"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="trdb_d5m_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="46" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="42" />
  <parameter name="PKT_DEST_ID_H" value="63" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="63" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="77" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="67" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="65" />
  <parameter name="PKT_TRANS_WRITE" value="45" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="trdb_d5m_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 49 starting:altera_merlin_router "submodules/trdb_d5m_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),NON_SECURED_TAG=1,PKT_ADDR_H=15,PKT_ADDR_L=9,PKT_DEST_ID_H=36,PKT_DEST_ID_L=36,PKT_PROTECTION_H=40,PKT_PROTECTION_L=38,PKT_TRANS_READ=19,PKT_TRANS_WRITE=18,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=50,TYPE_OF_TRANSACTION=both"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="18.1"
   name="trdb_d5m_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="19" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="15" />
  <parameter name="PKT_DEST_ID_H" value="36" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="36" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="50" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="40" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="38" />
  <parameter name="PKT_TRANS_WRITE" value="18" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="trdb_d5m_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 48 starting:altera_merlin_router "submodules/trdb_d5m_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=51,PKT_BYTE_CNT_L=49,PKT_DEST_ID_H=63,PKT_DEST_ID_L=63,PKT_SRC_ID_H=62,PKT_SRC_ID_L=62,PKT_THREAD_ID_H=64,PKT_THREAD_ID_L=64,PKT_TRANS_POSTED=44,PKT_TRANS_WRITE=45,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=77,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:mm_bridge_0_m0_limiter"
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="trdb_d5m_mm_interconnect_0" as="mm_bridge_0_m0_limiter" />
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="mm_bridge_0_m0_limiter" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 47 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=25,OUT_BYTE_CNT_H=22,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=15,PKT_ADDR_L=9,PKT_BEGIN_BURST=33,PKT_BURSTWRAP_H=25,PKT_BURSTWRAP_L=25,PKT_BURST_SIZE_H=28,PKT_BURST_SIZE_L=26,PKT_BURST_TYPE_H=30,PKT_BURST_TYPE_L=29,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=24,PKT_BYTE_CNT_L=22,PKT_TRANS_COMPRESSED_READ=16,PKT_TRANS_READ=19,PKT_TRANS_WRITE=18,ST_CHANNEL_W=2,ST_DATA_W=50"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:i2c_0_avalon_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="16" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_mm_interconnect_0"
     as="i2c_0_avalon_slave_burst_adapter" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 46 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="i2c_0_avalon_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>i2c_0_avalon_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=77,VALID_WIDTH=2"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="trdb_d5m_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="77" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="trdb_d5m_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 45 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=47,ST_CHANNEL_W=2,ST_DATA_W=77,USE_EXTERNAL_ARB=0"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="trdb_d5m_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="77" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="47" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="trdb_d5m_mm_interconnect_0" as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 44 starting:altera_merlin_multiplexer "submodules/trdb_d5m_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=77,VALID_WIDTH=1"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="trdb_d5m_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="77" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 42 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=47,ST_CHANNEL_W=2,ST_DATA_W=77,USE_EXTERNAL_ARB=0"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="trdb_d5m_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="77" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="47" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="trdb_d5m_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 40 starting:altera_merlin_multiplexer "submodules/trdb_d5m_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0),IN_PKT_ADDR_H=15,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=25,IN_PKT_BURSTWRAP_L=25,IN_PKT_BURST_SIZE_H=28,IN_PKT_BURST_SIZE_L=26,IN_PKT_BURST_TYPE_H=30,IN_PKT_BURST_TYPE_L=29,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=24,IN_PKT_BYTE_CNT_L=22,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=49,IN_PKT_ORI_BURST_SIZE_L=47,IN_PKT_RESPONSE_STATUS_H=46,IN_PKT_RESPONSE_STATUS_L=45,IN_PKT_TRANS_COMPRESSED_READ=16,IN_PKT_TRANS_EXCLUSIVE=21,IN_PKT_TRANS_WRITE=18,IN_ST_DATA_W=50,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=42,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=55,OUT_PKT_BURST_SIZE_L=53,OUT_PKT_BURST_TYPE_H=57,OUT_PKT_BURST_TYPE_L=56,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=51,OUT_PKT_BYTE_CNT_L=49,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=76,OUT_PKT_ORI_BURST_SIZE_L=74,OUT_PKT_RESPONSE_STATUS_H=73,OUT_PKT_RESPONSE_STATUS_L=72,OUT_PKT_TRANS_COMPRESSED_READ=43,OUT_PKT_TRANS_EXCLUSIVE=48,OUT_ST_DATA_W=77,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:i2c_0_avalon_slave_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="18.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="76" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="74" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="49" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(76:74) response_status(73:72) cache(71:68) protection(67:65) thread_id(64) dest_id(63) src_id(62) qos(61) begin_burst(60) data_sideband(59) addr_sideband(58) burst_type(57:56) burst_size(55:53) burstwrap(52) byte_cnt(51:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(49:47) response_status(46:45) cache(44:41) protection(40:38) thread_id(37) dest_id(36) src_id(35) qos(34) begin_burst(33) data_sideband(32) addr_sideband(31) burst_type(30:29) burst_size(28:26) burstwrap(25) byte_cnt(24:22) trans_exclusive(21) trans_lock(20) trans_read(19) trans_write(18) trans_posted(17) trans_compressed_read(16) addr(15:9) byteen(8) data(7:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="47" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_mm_interconnect_0"
     as="i2c_0_avalon_slave_rsp_width_adapter,i2c_0_avalon_slave_cmd_width_adapter" />
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="msgdma_0_descriptor_slave_cmd_width_adapter,msgdma_0_descriptor_slave_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 39 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="i2c_0_avalon_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>i2c_0_avalon_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="trdb_d5m_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="trdb_d5m_mm_interconnect_0" as="avalon_st_adapter" />
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 37 starting:altera_avalon_st_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 2 starting:error_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=10,inChannelWidth=0,inDataWidth=10,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=10,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="trdb_d5m_mm_interconnect_0_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="10" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="trdb_d5m_mm_interconnect_0" as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 37 starting:altera_avalon_st_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>error_adapter</b> "<b>submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 1 starting:error_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="modular_sgdma_dispatcher:18.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=8,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=16,MAX_BYTE=8388608,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:msgdma_0:.:dispatcher_internal"
   kind="modular_sgdma_dispatcher"
   version="18.1"
   name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PREFETCHER_USE_CASE" value="0" />
  <parameter name="MODE" value="2" />
  <parameter name="DATA_FIFO_DEPTH" value="64" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="DESCRIPTOR_WIDTH" value="128" />
  <parameter name="DESCRIPTOR_INTERFACE" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="8" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="16" />
  <parameter name="MAX_BYTE" value="8388608" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT" value="16" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_msgdma_0"
     as="dispatcher_internal" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 37 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=32,AUTO_ADDRESS_WIDTH=32,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=16,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=24,MAX_BURST_COUNT=16,MAX_BURST_COUNT_WIDTH=5,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:msgdma_0:.:write_mstr_internal"
   kind="dma_write_master"
   version="18.1"
   name="write_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_msgdma_0"
     as="write_mstr_internal" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 36 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=010,100,001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,0,END_ADDRESS=0x20,0x30,0x40,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=1:010:0x0:0x20:both:1:0:0:1,2:100:0x20:0x30:write:1:0:0:1,0:001:0x30:0x40:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,ST_CHANNEL_W=3,ST_DATA_W=80,TYPE_OF_TRANSACTION=both,write,both"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="45" />
  <parameter name="START_ADDRESS" value="0x0,0x20,0x30" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:010:0x0:0x20:both:1:0:0:1,2:100:0x20:0x30:write:1:0:0:1,0:001:0x30:0x40:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="41" />
  <parameter name="PKT_DEST_ID_H" value="66" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="65" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="010,100,001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,write,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="70" />
  <parameter name="END_ADDRESS" value="0x20,0x30,0x40" />
  <parameter name="PKT_PROTECTION_L" value="68" />
  <parameter name="PKT_TRANS_WRITE" value="44" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="router" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 23 starting:altera_merlin_router "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=41,PKT_ADDR_L=36,PKT_DEST_ID_H=66,PKT_DEST_ID_L=65,PKT_PROTECTION_H=70,PKT_PROTECTION_L=68,PKT_TRANS_READ=45,PKT_TRANS_WRITE=44,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=80,TYPE_OF_TRANSACTION=both"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="45" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="41" />
  <parameter name="PKT_DEST_ID_H" value="66" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="65" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="70" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="68" />
  <parameter name="PKT_TRANS_WRITE" value="44" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 22 starting:altera_merlin_router "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=149,PKT_ADDR_L=144,PKT_DEST_ID_H=174,PKT_DEST_ID_L=173,PKT_PROTECTION_H=178,PKT_PROTECTION_L=176,PKT_TRANS_READ=153,PKT_TRANS_WRITE=152,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=188,TYPE_OF_TRANSACTION=both"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="153" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="149" />
  <parameter name="PKT_DEST_ID_H" value="174" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="173" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(187:185) response_status(184:183) cache(182:179) protection(178:176) thread_id(175) dest_id(174:173) src_id(172:171) qos(170) begin_burst(169) data_sideband(168) addr_sideband(167) burst_type(166:165) burst_size(164:162) burstwrap(161) byte_cnt(160:156) trans_exclusive(155) trans_lock(154) trans_read(153) trans_write(152) trans_posted(151) trans_compressed_read(150) addr(149:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="188" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="178" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="176" />
  <parameter name="PKT_TRANS_WRITE" value="152" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="router_003" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 20 starting:altera_merlin_router "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=3"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 18 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=46,ST_CHANNEL_W=3,ST_DATA_W=80,USE_EXTERNAL_ARB=0"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="46" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 17 starting:altera_merlin_multiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=10000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=1"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="10000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 14 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=80,VALID_WIDTH=1"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="rsp_demux_001,rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 13 starting:altera_merlin_demultiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=46,ST_CHANNEL_W=3,ST_DATA_W=80,USE_EXTERNAL_ARB=0"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(79:77) response_status(76:75) cache(74:71) protection(70:68) thread_id(67) dest_id(66:65) src_id(64:63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:48) trans_exclusive(47) trans_lock(46) trans_read(45) trans_write(44) trans_posted(43) trans_compressed_read(42) addr(41:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="80" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="46" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 11 starting:altera_merlin_multiplexer "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=10000000,BITS_PER_SYMBOL=80,CHANNEL_WIDTH=3,DATA_WIDTH=80,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="18.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="10000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="80" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="3" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 8 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=130,inChannelWidth=0,inDataWidth=130,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=130,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:avalon_st_adapter_002"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="130" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="130" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0"
     as="avalon_st_adapter_002" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 4 starting:altera_avalon_st_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_002"><![CDATA["<b>avalon_st_adapter_002</b>" reuses <b>error_adapter</b> "<b>submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_002</b>"]]></message>
   <message level="Debug" culprit="trdb_d5m">queue size: 0 starting:error_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=2,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,outSymbolsPerBeat=4,outUseEmpty=false,outUseEmptyPort=NO"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:avalon_st_adapter:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="NO" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="2" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="4" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_state_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0_data_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 4 starting:data_format_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=1,inSymbolsPerBeat=2,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:avalon_st_adapter:.:timing_adapter_0"
   kind="timing_adapter"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="2" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="1" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter"
     as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 3 starting:timing_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 2 starting:error_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="trdb_d5m:.:mm_interconnect_0:.:avalon_st_adapter_001:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_mm_interconnect_0_avalon_st_adapter_001"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 1 starting:error_adapter "submodules/trdb_d5m_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="trdb_d5m:.:cmos_sensor_acquisition_0:.:mm_interconnect_0:.:avalon_st_adapter_002:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/mudit/Google Drive/UBC/20W/Term 2/cpen_391/Project/hardware/rtl/d5m/new_d5m/TRDB_D5M-master/DE1-SoC/hw/quartus/trdb_d5m/synthesis/submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="trdb_d5m">queue size: 0 starting:error_adapter "submodules/trdb_d5m_cmos_sensor_acquisition_0_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_002</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
