
l151.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000015dc  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001718  08001718  00011718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001734  08001734  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001734  08001734  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001734  08001734  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001734  08001734  00011734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001738  08001738  00011738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800173c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001748  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001748  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003ba2  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000f73  00000000  00000000  00023bd7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000498  00000000  00000000  00024b50  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000400  00000000  00000000  00024fe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00012ac5  00000000  00000000  000253e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000049e1  00000000  00000000  00037ead  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000733ea  00000000  00000000  0003c88e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000afc78  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000106c  00000000  00000000  000afcf4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000000c 	.word	0x2000000c
 8000158:	00000000 	.word	0x00000000
 800015c:	08001700 	.word	0x08001700

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000010 	.word	0x20000010
 8000178:	08001700 	.word	0x08001700

0800017c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800017c:	b580      	push	{r7, lr}
 800017e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000180:	f000 f9b1 	bl	80004e6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000184:	f000 f81c 	bl	80001c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000188:	f000 f864 	bl	8000254 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800018c:	2201      	movs	r2, #1
 800018e:	2102      	movs	r1, #2
 8000190:	480a      	ldr	r0, [pc, #40]	; (80001bc <main+0x40>)
 8000192:	f000 fce1 	bl	8000b58 <HAL_GPIO_WritePin>
  	  HAL_Delay (5000);
 8000196:	f241 3088 	movw	r0, #5000	; 0x1388
 800019a:	f000 fa13 	bl	80005c4 <HAL_Delay>
  	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800019e:	2200      	movs	r2, #0
 80001a0:	2102      	movs	r1, #2
 80001a2:	4806      	ldr	r0, [pc, #24]	; (80001bc <main+0x40>)
 80001a4:	f000 fcd8 	bl	8000b58 <HAL_GPIO_WritePin>
  HAL_SuspendTick();
 80001a8:	f000 fa2e 	bl	8000608 <HAL_SuspendTick>
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80001ac:	2101      	movs	r1, #1
 80001ae:	2000      	movs	r0, #0
 80001b0:	f000 fd02 	bl	8000bb8 <HAL_PWR_EnterSLEEPMode>
  HAL_ResumeTick();
 80001b4:	f000 fa36 	bl	8000624 <HAL_ResumeTick>
 
 

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001b8:	e7fe      	b.n	80001b8 <main+0x3c>
 80001ba:	bf00      	nop
 80001bc:	40020800 	.word	0x40020800

080001c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b092      	sub	sp, #72	; 0x48
 80001c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c6:	f107 0314 	add.w	r3, r7, #20
 80001ca:	2234      	movs	r2, #52	; 0x34
 80001cc:	2100      	movs	r1, #0
 80001ce:	4618      	mov	r0, r3
 80001d0:	f001 fa8e 	bl	80016f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d4:	463b      	mov	r3, r7
 80001d6:	2200      	movs	r2, #0
 80001d8:	601a      	str	r2, [r3, #0]
 80001da:	605a      	str	r2, [r3, #4]
 80001dc:	609a      	str	r2, [r3, #8]
 80001de:	60da      	str	r2, [r3, #12]
 80001e0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80001e2:	4b1b      	ldr	r3, [pc, #108]	; (8000250 <SystemClock_Config+0x90>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80001ea:	4a19      	ldr	r2, [pc, #100]	; (8000250 <SystemClock_Config+0x90>)
 80001ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80001f0:	6013      	str	r3, [r2, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001f2:	2301      	movs	r3, #1
 80001f4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001f6:	2301      	movs	r3, #1
 80001f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001fa:	2300      	movs	r3, #0
 80001fc:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001fe:	f107 0314 	add.w	r3, r7, #20
 8000202:	4618      	mov	r0, r3
 8000204:	f000 fcfe 	bl	8000c04 <HAL_RCC_OscConfig>
 8000208:	4603      	mov	r3, r0
 800020a:	2b00      	cmp	r3, #0
 800020c:	d001      	beq.n	8000212 <SystemClock_Config+0x52>
  {
    Error_Handler();
 800020e:	f000 f8ab 	bl	8000368 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000212:	230f      	movs	r3, #15
 8000214:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000216:	2302      	movs	r3, #2
 8000218:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800021a:	2300      	movs	r3, #0
 800021c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800021e:	2300      	movs	r3, #0
 8000220:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000222:	2300      	movs	r3, #0
 8000224:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000226:	463b      	mov	r3, r7
 8000228:	2100      	movs	r1, #0
 800022a:	4618      	mov	r0, r3
 800022c:	f001 f81a 	bl	8001264 <HAL_RCC_ClockConfig>
 8000230:	4603      	mov	r3, r0
 8000232:	2b00      	cmp	r3, #0
 8000234:	d001      	beq.n	800023a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000236:	f000 f897 	bl	8000368 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 800023a:	2200      	movs	r2, #0
 800023c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8000240:	2000      	movs	r0, #0
 8000242:	f001 f943 	bl	80014cc <HAL_RCC_MCOConfig>
}
 8000246:	bf00      	nop
 8000248:	3748      	adds	r7, #72	; 0x48
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	40007000 	.word	0x40007000

08000254 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b088      	sub	sp, #32
 8000258:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800025a:	f107 030c 	add.w	r3, r7, #12
 800025e:	2200      	movs	r2, #0
 8000260:	601a      	str	r2, [r3, #0]
 8000262:	605a      	str	r2, [r3, #4]
 8000264:	609a      	str	r2, [r3, #8]
 8000266:	60da      	str	r2, [r3, #12]
 8000268:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800026a:	4b30      	ldr	r3, [pc, #192]	; (800032c <MX_GPIO_Init+0xd8>)
 800026c:	69db      	ldr	r3, [r3, #28]
 800026e:	4a2f      	ldr	r2, [pc, #188]	; (800032c <MX_GPIO_Init+0xd8>)
 8000270:	f043 0304 	orr.w	r3, r3, #4
 8000274:	61d3      	str	r3, [r2, #28]
 8000276:	4b2d      	ldr	r3, [pc, #180]	; (800032c <MX_GPIO_Init+0xd8>)
 8000278:	69db      	ldr	r3, [r3, #28]
 800027a:	f003 0304 	and.w	r3, r3, #4
 800027e:	60bb      	str	r3, [r7, #8]
 8000280:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000282:	4b2a      	ldr	r3, [pc, #168]	; (800032c <MX_GPIO_Init+0xd8>)
 8000284:	69db      	ldr	r3, [r3, #28]
 8000286:	4a29      	ldr	r2, [pc, #164]	; (800032c <MX_GPIO_Init+0xd8>)
 8000288:	f043 0320 	orr.w	r3, r3, #32
 800028c:	61d3      	str	r3, [r2, #28]
 800028e:	4b27      	ldr	r3, [pc, #156]	; (800032c <MX_GPIO_Init+0xd8>)
 8000290:	69db      	ldr	r3, [r3, #28]
 8000292:	f003 0320 	and.w	r3, r3, #32
 8000296:	607b      	str	r3, [r7, #4]
 8000298:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800029a:	4b24      	ldr	r3, [pc, #144]	; (800032c <MX_GPIO_Init+0xd8>)
 800029c:	69db      	ldr	r3, [r3, #28]
 800029e:	4a23      	ldr	r2, [pc, #140]	; (800032c <MX_GPIO_Init+0xd8>)
 80002a0:	f043 0301 	orr.w	r3, r3, #1
 80002a4:	61d3      	str	r3, [r2, #28]
 80002a6:	4b21      	ldr	r3, [pc, #132]	; (800032c <MX_GPIO_Init+0xd8>)
 80002a8:	69db      	ldr	r3, [r3, #28]
 80002aa:	f003 0301 	and.w	r3, r3, #1
 80002ae:	603b      	str	r3, [r7, #0]
 80002b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80002b2:	2200      	movs	r2, #0
 80002b4:	2103      	movs	r1, #3
 80002b6:	481e      	ldr	r0, [pc, #120]	; (8000330 <MX_GPIO_Init+0xdc>)
 80002b8:	f000 fc4e 	bl	8000b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80002bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80002c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002c2:	4b1c      	ldr	r3, [pc, #112]	; (8000334 <MX_GPIO_Init+0xe0>)
 80002c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002c6:	2300      	movs	r3, #0
 80002c8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002ca:	f107 030c 	add.w	r3, r7, #12
 80002ce:	4619      	mov	r1, r3
 80002d0:	4817      	ldr	r0, [pc, #92]	; (8000330 <MX_GPIO_Init+0xdc>)
 80002d2:	f000 fac3 	bl	800085c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80002d6:	2303      	movs	r3, #3
 80002d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002da:	2301      	movs	r3, #1
 80002dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002de:	2300      	movs	r3, #0
 80002e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002e2:	2300      	movs	r3, #0
 80002e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002e6:	f107 030c 	add.w	r3, r7, #12
 80002ea:	4619      	mov	r1, r3
 80002ec:	4810      	ldr	r0, [pc, #64]	; (8000330 <MX_GPIO_Init+0xdc>)
 80002ee:	f000 fab5 	bl	800085c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80002f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80002f8:	2302      	movs	r3, #2
 80002fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002fc:	2300      	movs	r3, #0
 80002fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000300:	2303      	movs	r3, #3
 8000302:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000304:	2300      	movs	r3, #0
 8000306:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000308:	f107 030c 	add.w	r3, r7, #12
 800030c:	4619      	mov	r1, r3
 800030e:	480a      	ldr	r0, [pc, #40]	; (8000338 <MX_GPIO_Init+0xe4>)
 8000310:	f000 faa4 	bl	800085c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000314:	2200      	movs	r2, #0
 8000316:	2100      	movs	r1, #0
 8000318:	2028      	movs	r0, #40	; 0x28
 800031a:	f000 fa68 	bl	80007ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800031e:	2028      	movs	r0, #40	; 0x28
 8000320:	f000 fa81 	bl	8000826 <HAL_NVIC_EnableIRQ>

}
 8000324:	bf00      	nop
 8000326:	3720      	adds	r7, #32
 8000328:	46bd      	mov	sp, r7
 800032a:	bd80      	pop	{r7, pc}
 800032c:	40023800 	.word	0x40023800
 8000330:	40020800 	.word	0x40020800
 8000334:	10110000 	.word	0x10110000
 8000338:	40020000 	.word	0x40020000

0800033c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin== GPIO_PIN_13) {
 8000346:	88fb      	ldrh	r3, [r7, #6]
 8000348:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800034c:	d105      	bne.n	800035a <HAL_GPIO_EXTI_Callback+0x1e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800034e:	2201      	movs	r2, #1
 8000350:	2102      	movs	r1, #2
 8000352:	4804      	ldr	r0, [pc, #16]	; (8000364 <HAL_GPIO_EXTI_Callback+0x28>)
 8000354:	f000 fc00 	bl	8000b58 <HAL_GPIO_WritePin>
//	else if(GPIO_Pin== GPIO_PIN_2){
//		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
//	} else{
//	__NOP();
//	}
}
 8000358:	e000      	b.n	800035c <HAL_GPIO_EXTI_Callback+0x20>
		__NOP();
 800035a:	bf00      	nop
}
 800035c:	bf00      	nop
 800035e:	3708      	adds	r7, #8
 8000360:	46bd      	mov	sp, r7
 8000362:	bd80      	pop	{r7, pc}
 8000364:	40020800 	.word	0x40020800

08000368 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800036c:	bf00      	nop
 800036e:	46bd      	mov	sp, r7
 8000370:	bc80      	pop	{r7}
 8000372:	4770      	bx	lr

08000374 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000374:	b480      	push	{r7}
 8000376:	b085      	sub	sp, #20
 8000378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800037a:	4b14      	ldr	r3, [pc, #80]	; (80003cc <HAL_MspInit+0x58>)
 800037c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800037e:	4a13      	ldr	r2, [pc, #76]	; (80003cc <HAL_MspInit+0x58>)
 8000380:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000384:	6253      	str	r3, [r2, #36]	; 0x24
 8000386:	4b11      	ldr	r3, [pc, #68]	; (80003cc <HAL_MspInit+0x58>)
 8000388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800038a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800038e:	60fb      	str	r3, [r7, #12]
 8000390:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000392:	4b0e      	ldr	r3, [pc, #56]	; (80003cc <HAL_MspInit+0x58>)
 8000394:	6a1b      	ldr	r3, [r3, #32]
 8000396:	4a0d      	ldr	r2, [pc, #52]	; (80003cc <HAL_MspInit+0x58>)
 8000398:	f043 0301 	orr.w	r3, r3, #1
 800039c:	6213      	str	r3, [r2, #32]
 800039e:	4b0b      	ldr	r3, [pc, #44]	; (80003cc <HAL_MspInit+0x58>)
 80003a0:	6a1b      	ldr	r3, [r3, #32]
 80003a2:	f003 0301 	and.w	r3, r3, #1
 80003a6:	60bb      	str	r3, [r7, #8]
 80003a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003aa:	4b08      	ldr	r3, [pc, #32]	; (80003cc <HAL_MspInit+0x58>)
 80003ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003ae:	4a07      	ldr	r2, [pc, #28]	; (80003cc <HAL_MspInit+0x58>)
 80003b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003b4:	6253      	str	r3, [r2, #36]	; 0x24
 80003b6:	4b05      	ldr	r3, [pc, #20]	; (80003cc <HAL_MspInit+0x58>)
 80003b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003be:	607b      	str	r3, [r7, #4]
 80003c0:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003c2:	bf00      	nop
 80003c4:	3714      	adds	r7, #20
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bc80      	pop	{r7}
 80003ca:	4770      	bx	lr
 80003cc:	40023800 	.word	0x40023800

080003d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80003d4:	bf00      	nop
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bc80      	pop	{r7}
 80003da:	4770      	bx	lr

080003dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003e0:	e7fe      	b.n	80003e0 <HardFault_Handler+0x4>

080003e2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003e2:	b480      	push	{r7}
 80003e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003e6:	e7fe      	b.n	80003e6 <MemManage_Handler+0x4>

080003e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003ec:	e7fe      	b.n	80003ec <BusFault_Handler+0x4>

080003ee <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003ee:	b480      	push	{r7}
 80003f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003f2:	e7fe      	b.n	80003f2 <UsageFault_Handler+0x4>

080003f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bc80      	pop	{r7}
 80003fe:	4770      	bx	lr

08000400 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000404:	bf00      	nop
 8000406:	46bd      	mov	sp, r7
 8000408:	bc80      	pop	{r7}
 800040a:	4770      	bx	lr

0800040c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000410:	bf00      	nop
 8000412:	46bd      	mov	sp, r7
 8000414:	bc80      	pop	{r7}
 8000416:	4770      	bx	lr

08000418 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800041c:	f000 f8b6 	bl	800058c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000420:	bf00      	nop
 8000422:	bd80      	pop	{r7, pc}

08000424 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000428:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800042c:	f000 fbac 	bl	8000b88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000430:	bf00      	nop
 8000432:	bd80      	pop	{r7, pc}

08000434 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8000438:	4b15      	ldr	r3, [pc, #84]	; (8000490 <SystemInit+0x5c>)
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	4a14      	ldr	r2, [pc, #80]	; (8000490 <SystemInit+0x5c>)
 800043e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000442:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8000444:	4b12      	ldr	r3, [pc, #72]	; (8000490 <SystemInit+0x5c>)
 8000446:	689a      	ldr	r2, [r3, #8]
 8000448:	4911      	ldr	r1, [pc, #68]	; (8000490 <SystemInit+0x5c>)
 800044a:	4b12      	ldr	r3, [pc, #72]	; (8000494 <SystemInit+0x60>)
 800044c:	4013      	ands	r3, r2
 800044e:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000450:	4b0f      	ldr	r3, [pc, #60]	; (8000490 <SystemInit+0x5c>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a0e      	ldr	r2, [pc, #56]	; (8000490 <SystemInit+0x5c>)
 8000456:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800045a:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 800045e:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000460:	4b0b      	ldr	r3, [pc, #44]	; (8000490 <SystemInit+0x5c>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4a0a      	ldr	r2, [pc, #40]	; (8000490 <SystemInit+0x5c>)
 8000466:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800046a:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 800046c:	4b08      	ldr	r3, [pc, #32]	; (8000490 <SystemInit+0x5c>)
 800046e:	689b      	ldr	r3, [r3, #8]
 8000470:	4a07      	ldr	r2, [pc, #28]	; (8000490 <SystemInit+0x5c>)
 8000472:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8000476:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000478:	4b05      	ldr	r3, [pc, #20]	; (8000490 <SystemInit+0x5c>)
 800047a:	2200      	movs	r2, #0
 800047c:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800047e:	4b06      	ldr	r3, [pc, #24]	; (8000498 <SystemInit+0x64>)
 8000480:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000484:	609a      	str	r2, [r3, #8]
#endif
}
 8000486:	bf00      	nop
 8000488:	46bd      	mov	sp, r7
 800048a:	bc80      	pop	{r7}
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop
 8000490:	40023800 	.word	0x40023800
 8000494:	88ffc00c 	.word	0x88ffc00c
 8000498:	e000ed00 	.word	0xe000ed00

0800049c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800049c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800049e:	e003      	b.n	80004a8 <LoopCopyDataInit>

080004a0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80004a0:	4b0b      	ldr	r3, [pc, #44]	; (80004d0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80004a2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80004a4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80004a6:	3104      	adds	r1, #4

080004a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80004a8:	480a      	ldr	r0, [pc, #40]	; (80004d4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80004aa:	4b0b      	ldr	r3, [pc, #44]	; (80004d8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80004ac:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80004ae:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80004b0:	d3f6      	bcc.n	80004a0 <CopyDataInit>
  ldr r2, =_sbss
 80004b2:	4a0a      	ldr	r2, [pc, #40]	; (80004dc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80004b4:	e002      	b.n	80004bc <LoopFillZerobss>

080004b6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80004b6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80004b8:	f842 3b04 	str.w	r3, [r2], #4

080004bc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80004bc:	4b08      	ldr	r3, [pc, #32]	; (80004e0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80004be:	429a      	cmp	r2, r3
  bcc FillZerobss
 80004c0:	d3f9      	bcc.n	80004b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80004c2:	f7ff ffb7 	bl	8000434 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004c6:	f001 f8ef 	bl	80016a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004ca:	f7ff fe57 	bl	800017c <main>
  bx lr
 80004ce:	4770      	bx	lr
  ldr r3, =_sidata
 80004d0:	0800173c 	.word	0x0800173c
  ldr r0, =_sdata
 80004d4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80004d8:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80004dc:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80004e0:	2000002c 	.word	0x2000002c

080004e4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004e4:	e7fe      	b.n	80004e4 <ADC1_IRQHandler>

080004e6 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e6:	b580      	push	{r7, lr}
 80004e8:	b082      	sub	sp, #8
 80004ea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004ec:	2300      	movs	r3, #0
 80004ee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f0:	2003      	movs	r0, #3
 80004f2:	f000 f971 	bl	80007d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004f6:	2000      	movs	r0, #0
 80004f8:	f000 f80e 	bl	8000518 <HAL_InitTick>
 80004fc:	4603      	mov	r3, r0
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d002      	beq.n	8000508 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000502:	2301      	movs	r3, #1
 8000504:	71fb      	strb	r3, [r7, #7]
 8000506:	e001      	b.n	800050c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000508:	f7ff ff34 	bl	8000374 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800050c:	79fb      	ldrb	r3, [r7, #7]
}
 800050e:	4618      	mov	r0, r3
 8000510:	3708      	adds	r7, #8
 8000512:	46bd      	mov	sp, r7
 8000514:	bd80      	pop	{r7, pc}
	...

08000518 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000520:	2300      	movs	r3, #0
 8000522:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000524:	4b16      	ldr	r3, [pc, #88]	; (8000580 <HAL_InitTick+0x68>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	2b00      	cmp	r3, #0
 800052a:	d022      	beq.n	8000572 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800052c:	4b15      	ldr	r3, [pc, #84]	; (8000584 <HAL_InitTick+0x6c>)
 800052e:	681a      	ldr	r2, [r3, #0]
 8000530:	4b13      	ldr	r3, [pc, #76]	; (8000580 <HAL_InitTick+0x68>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000538:	fbb1 f3f3 	udiv	r3, r1, r3
 800053c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000540:	4618      	mov	r0, r3
 8000542:	f000 f97e 	bl	8000842 <HAL_SYSTICK_Config>
 8000546:	4603      	mov	r3, r0
 8000548:	2b00      	cmp	r3, #0
 800054a:	d10f      	bne.n	800056c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	2b0f      	cmp	r3, #15
 8000550:	d809      	bhi.n	8000566 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000552:	2200      	movs	r2, #0
 8000554:	6879      	ldr	r1, [r7, #4]
 8000556:	f04f 30ff 	mov.w	r0, #4294967295
 800055a:	f000 f948 	bl	80007ee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800055e:	4a0a      	ldr	r2, [pc, #40]	; (8000588 <HAL_InitTick+0x70>)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	6013      	str	r3, [r2, #0]
 8000564:	e007      	b.n	8000576 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000566:	2301      	movs	r3, #1
 8000568:	73fb      	strb	r3, [r7, #15]
 800056a:	e004      	b.n	8000576 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800056c:	2301      	movs	r3, #1
 800056e:	73fb      	strb	r3, [r7, #15]
 8000570:	e001      	b.n	8000576 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000572:	2301      	movs	r3, #1
 8000574:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000576:	7bfb      	ldrb	r3, [r7, #15]
}
 8000578:	4618      	mov	r0, r3
 800057a:	3710      	adds	r7, #16
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	20000008 	.word	0x20000008
 8000584:	20000000 	.word	0x20000000
 8000588:	20000004 	.word	0x20000004

0800058c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000590:	4b05      	ldr	r3, [pc, #20]	; (80005a8 <HAL_IncTick+0x1c>)
 8000592:	681a      	ldr	r2, [r3, #0]
 8000594:	4b05      	ldr	r3, [pc, #20]	; (80005ac <HAL_IncTick+0x20>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4413      	add	r3, r2
 800059a:	4a03      	ldr	r2, [pc, #12]	; (80005a8 <HAL_IncTick+0x1c>)
 800059c:	6013      	str	r3, [r2, #0]
}
 800059e:	bf00      	nop
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	20000028 	.word	0x20000028
 80005ac:	20000008 	.word	0x20000008

080005b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  return uwTick;
 80005b4:	4b02      	ldr	r3, [pc, #8]	; (80005c0 <HAL_GetTick+0x10>)
 80005b6:	681b      	ldr	r3, [r3, #0]
}
 80005b8:	4618      	mov	r0, r3
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bc80      	pop	{r7}
 80005be:	4770      	bx	lr
 80005c0:	20000028 	.word	0x20000028

080005c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b084      	sub	sp, #16
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005cc:	f7ff fff0 	bl	80005b0 <HAL_GetTick>
 80005d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005dc:	d004      	beq.n	80005e8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80005de:	4b09      	ldr	r3, [pc, #36]	; (8000604 <HAL_Delay+0x40>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	68fa      	ldr	r2, [r7, #12]
 80005e4:	4413      	add	r3, r2
 80005e6:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005e8:	bf00      	nop
 80005ea:	f7ff ffe1 	bl	80005b0 <HAL_GetTick>
 80005ee:	4602      	mov	r2, r0
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	1ad3      	subs	r3, r2, r3
 80005f4:	68fa      	ldr	r2, [r7, #12]
 80005f6:	429a      	cmp	r2, r3
 80005f8:	d8f7      	bhi.n	80005ea <HAL_Delay+0x26>
  {
  }
}
 80005fa:	bf00      	nop
 80005fc:	3710      	adds	r7, #16
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	20000008 	.word	0x20000008

08000608 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 800060c:	4b04      	ldr	r3, [pc, #16]	; (8000620 <HAL_SuspendTick+0x18>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a03      	ldr	r2, [pc, #12]	; (8000620 <HAL_SuspendTick+0x18>)
 8000612:	f023 0302 	bic.w	r3, r3, #2
 8000616:	6013      	str	r3, [r2, #0]
}
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	bc80      	pop	{r7}
 800061e:	4770      	bx	lr
 8000620:	e000e010 	.word	0xe000e010

08000624 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8000628:	4b04      	ldr	r3, [pc, #16]	; (800063c <HAL_ResumeTick+0x18>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a03      	ldr	r2, [pc, #12]	; (800063c <HAL_ResumeTick+0x18>)
 800062e:	f043 0302 	orr.w	r3, r3, #2
 8000632:	6013      	str	r3, [r2, #0]
}
 8000634:	bf00      	nop
 8000636:	46bd      	mov	sp, r7
 8000638:	bc80      	pop	{r7}
 800063a:	4770      	bx	lr
 800063c:	e000e010 	.word	0xe000e010

08000640 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	f003 0307 	and.w	r3, r3, #7
 800064e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000650:	4b0c      	ldr	r3, [pc, #48]	; (8000684 <__NVIC_SetPriorityGrouping+0x44>)
 8000652:	68db      	ldr	r3, [r3, #12]
 8000654:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000656:	68ba      	ldr	r2, [r7, #8]
 8000658:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800065c:	4013      	ands	r3, r2
 800065e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000668:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800066c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000670:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000672:	4a04      	ldr	r2, [pc, #16]	; (8000684 <__NVIC_SetPriorityGrouping+0x44>)
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	60d3      	str	r3, [r2, #12]
}
 8000678:	bf00      	nop
 800067a:	3714      	adds	r7, #20
 800067c:	46bd      	mov	sp, r7
 800067e:	bc80      	pop	{r7}
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	e000ed00 	.word	0xe000ed00

08000688 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800068c:	4b04      	ldr	r3, [pc, #16]	; (80006a0 <__NVIC_GetPriorityGrouping+0x18>)
 800068e:	68db      	ldr	r3, [r3, #12]
 8000690:	0a1b      	lsrs	r3, r3, #8
 8000692:	f003 0307 	and.w	r3, r3, #7
}
 8000696:	4618      	mov	r0, r3
 8000698:	46bd      	mov	sp, r7
 800069a:	bc80      	pop	{r7}
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	e000ed00 	.word	0xe000ed00

080006a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	4603      	mov	r3, r0
 80006ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	db0b      	blt.n	80006ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006b6:	79fb      	ldrb	r3, [r7, #7]
 80006b8:	f003 021f 	and.w	r2, r3, #31
 80006bc:	4906      	ldr	r1, [pc, #24]	; (80006d8 <__NVIC_EnableIRQ+0x34>)
 80006be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006c2:	095b      	lsrs	r3, r3, #5
 80006c4:	2001      	movs	r0, #1
 80006c6:	fa00 f202 	lsl.w	r2, r0, r2
 80006ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bc80      	pop	{r7}
 80006d6:	4770      	bx	lr
 80006d8:	e000e100 	.word	0xe000e100

080006dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	6039      	str	r1, [r7, #0]
 80006e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	db0a      	blt.n	8000706 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	b2da      	uxtb	r2, r3
 80006f4:	490c      	ldr	r1, [pc, #48]	; (8000728 <__NVIC_SetPriority+0x4c>)
 80006f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fa:	0112      	lsls	r2, r2, #4
 80006fc:	b2d2      	uxtb	r2, r2
 80006fe:	440b      	add	r3, r1
 8000700:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000704:	e00a      	b.n	800071c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000706:	683b      	ldr	r3, [r7, #0]
 8000708:	b2da      	uxtb	r2, r3
 800070a:	4908      	ldr	r1, [pc, #32]	; (800072c <__NVIC_SetPriority+0x50>)
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	f003 030f 	and.w	r3, r3, #15
 8000712:	3b04      	subs	r3, #4
 8000714:	0112      	lsls	r2, r2, #4
 8000716:	b2d2      	uxtb	r2, r2
 8000718:	440b      	add	r3, r1
 800071a:	761a      	strb	r2, [r3, #24]
}
 800071c:	bf00      	nop
 800071e:	370c      	adds	r7, #12
 8000720:	46bd      	mov	sp, r7
 8000722:	bc80      	pop	{r7}
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	e000e100 	.word	0xe000e100
 800072c:	e000ed00 	.word	0xe000ed00

08000730 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000730:	b480      	push	{r7}
 8000732:	b089      	sub	sp, #36	; 0x24
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	f003 0307 	and.w	r3, r3, #7
 8000742:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000744:	69fb      	ldr	r3, [r7, #28]
 8000746:	f1c3 0307 	rsb	r3, r3, #7
 800074a:	2b04      	cmp	r3, #4
 800074c:	bf28      	it	cs
 800074e:	2304      	movcs	r3, #4
 8000750:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	3304      	adds	r3, #4
 8000756:	2b06      	cmp	r3, #6
 8000758:	d902      	bls.n	8000760 <NVIC_EncodePriority+0x30>
 800075a:	69fb      	ldr	r3, [r7, #28]
 800075c:	3b03      	subs	r3, #3
 800075e:	e000      	b.n	8000762 <NVIC_EncodePriority+0x32>
 8000760:	2300      	movs	r3, #0
 8000762:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000764:	f04f 32ff 	mov.w	r2, #4294967295
 8000768:	69bb      	ldr	r3, [r7, #24]
 800076a:	fa02 f303 	lsl.w	r3, r2, r3
 800076e:	43da      	mvns	r2, r3
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	401a      	ands	r2, r3
 8000774:	697b      	ldr	r3, [r7, #20]
 8000776:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000778:	f04f 31ff 	mov.w	r1, #4294967295
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	fa01 f303 	lsl.w	r3, r1, r3
 8000782:	43d9      	mvns	r1, r3
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000788:	4313      	orrs	r3, r2
         );
}
 800078a:	4618      	mov	r0, r3
 800078c:	3724      	adds	r7, #36	; 0x24
 800078e:	46bd      	mov	sp, r7
 8000790:	bc80      	pop	{r7}
 8000792:	4770      	bx	lr

08000794 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	3b01      	subs	r3, #1
 80007a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007a4:	d301      	bcc.n	80007aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007a6:	2301      	movs	r3, #1
 80007a8:	e00f      	b.n	80007ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007aa:	4a0a      	ldr	r2, [pc, #40]	; (80007d4 <SysTick_Config+0x40>)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	3b01      	subs	r3, #1
 80007b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007b2:	210f      	movs	r1, #15
 80007b4:	f04f 30ff 	mov.w	r0, #4294967295
 80007b8:	f7ff ff90 	bl	80006dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007bc:	4b05      	ldr	r3, [pc, #20]	; (80007d4 <SysTick_Config+0x40>)
 80007be:	2200      	movs	r2, #0
 80007c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007c2:	4b04      	ldr	r3, [pc, #16]	; (80007d4 <SysTick_Config+0x40>)
 80007c4:	2207      	movs	r2, #7
 80007c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007c8:	2300      	movs	r3, #0
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	e000e010 	.word	0xe000e010

080007d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f7ff ff2d 	bl	8000640 <__NVIC_SetPriorityGrouping>
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}

080007ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007ee:	b580      	push	{r7, lr}
 80007f0:	b086      	sub	sp, #24
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	4603      	mov	r3, r0
 80007f6:	60b9      	str	r1, [r7, #8]
 80007f8:	607a      	str	r2, [r7, #4]
 80007fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007fc:	2300      	movs	r3, #0
 80007fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000800:	f7ff ff42 	bl	8000688 <__NVIC_GetPriorityGrouping>
 8000804:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000806:	687a      	ldr	r2, [r7, #4]
 8000808:	68b9      	ldr	r1, [r7, #8]
 800080a:	6978      	ldr	r0, [r7, #20]
 800080c:	f7ff ff90 	bl	8000730 <NVIC_EncodePriority>
 8000810:	4602      	mov	r2, r0
 8000812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000816:	4611      	mov	r1, r2
 8000818:	4618      	mov	r0, r3
 800081a:	f7ff ff5f 	bl	80006dc <__NVIC_SetPriority>
}
 800081e:	bf00      	nop
 8000820:	3718      	adds	r7, #24
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}

08000826 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000826:	b580      	push	{r7, lr}
 8000828:	b082      	sub	sp, #8
 800082a:	af00      	add	r7, sp, #0
 800082c:	4603      	mov	r3, r0
 800082e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000834:	4618      	mov	r0, r3
 8000836:	f7ff ff35 	bl	80006a4 <__NVIC_EnableIRQ>
}
 800083a:	bf00      	nop
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}

08000842 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000842:	b580      	push	{r7, lr}
 8000844:	b082      	sub	sp, #8
 8000846:	af00      	add	r7, sp, #0
 8000848:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800084a:	6878      	ldr	r0, [r7, #4]
 800084c:	f7ff ffa2 	bl	8000794 <SysTick_Config>
 8000850:	4603      	mov	r3, r0
}
 8000852:	4618      	mov	r0, r3
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
	...

0800085c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 800085c:	b480      	push	{r7}
 800085e:	b087      	sub	sp, #28
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
 8000864:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000866:	2300      	movs	r3, #0
 8000868:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800086a:	2300      	movs	r3, #0
 800086c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800086e:	2300      	movs	r3, #0
 8000870:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000872:	e154      	b.n	8000b1e <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	681a      	ldr	r2, [r3, #0]
 8000878:	2101      	movs	r1, #1
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	fa01 f303 	lsl.w	r3, r1, r3
 8000880:	4013      	ands	r3, r2
 8000882:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	f000 8146 	beq.w	8000b18 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	2b02      	cmp	r3, #2
 8000892:	d003      	beq.n	800089c <HAL_GPIO_Init+0x40>
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	2b12      	cmp	r3, #18
 800089a:	d123      	bne.n	80008e4 <HAL_GPIO_Init+0x88>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	08da      	lsrs	r2, r3, #3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	3208      	adds	r2, #8
 80008a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008a8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 80008aa:	697b      	ldr	r3, [r7, #20]
 80008ac:	f003 0307 	and.w	r3, r3, #7
 80008b0:	009b      	lsls	r3, r3, #2
 80008b2:	220f      	movs	r2, #15
 80008b4:	fa02 f303 	lsl.w	r3, r2, r3
 80008b8:	43db      	mvns	r3, r3
 80008ba:	693a      	ldr	r2, [r7, #16]
 80008bc:	4013      	ands	r3, r2
 80008be:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	691a      	ldr	r2, [r3, #16]
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	f003 0307 	and.w	r3, r3, #7
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	fa02 f303 	lsl.w	r3, r2, r3
 80008d0:	693a      	ldr	r2, [r7, #16]
 80008d2:	4313      	orrs	r3, r2
 80008d4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	08da      	lsrs	r2, r3, #3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	3208      	adds	r2, #8
 80008de:	6939      	ldr	r1, [r7, #16]
 80008e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	005b      	lsls	r3, r3, #1
 80008ee:	2203      	movs	r2, #3
 80008f0:	fa02 f303 	lsl.w	r3, r2, r3
 80008f4:	43db      	mvns	r3, r3
 80008f6:	693a      	ldr	r2, [r7, #16]
 80008f8:	4013      	ands	r3, r2
 80008fa:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	f003 0203 	and.w	r2, r3, #3
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	005b      	lsls	r3, r3, #1
 8000908:	fa02 f303 	lsl.w	r3, r2, r3
 800090c:	693a      	ldr	r2, [r7, #16]
 800090e:	4313      	orrs	r3, r2
 8000910:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	693a      	ldr	r2, [r7, #16]
 8000916:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	2b01      	cmp	r3, #1
 800091e:	d00b      	beq.n	8000938 <HAL_GPIO_Init+0xdc>
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	2b02      	cmp	r3, #2
 8000926:	d007      	beq.n	8000938 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800092c:	2b11      	cmp	r3, #17
 800092e:	d003      	beq.n	8000938 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	2b12      	cmp	r3, #18
 8000936:	d130      	bne.n	800099a <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	689b      	ldr	r3, [r3, #8]
 800093c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800093e:	697b      	ldr	r3, [r7, #20]
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	2203      	movs	r2, #3
 8000944:	fa02 f303 	lsl.w	r3, r2, r3
 8000948:	43db      	mvns	r3, r3
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	4013      	ands	r3, r2
 800094e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	68da      	ldr	r2, [r3, #12]
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	fa02 f303 	lsl.w	r3, r2, r3
 800095c:	693a      	ldr	r2, [r7, #16]
 800095e:	4313      	orrs	r3, r2
 8000960:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	693a      	ldr	r2, [r7, #16]
 8000966:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	685b      	ldr	r3, [r3, #4]
 800096c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800096e:	2201      	movs	r2, #1
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	fa02 f303 	lsl.w	r3, r2, r3
 8000976:	43db      	mvns	r3, r3
 8000978:	693a      	ldr	r2, [r7, #16]
 800097a:	4013      	ands	r3, r2
 800097c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	091b      	lsrs	r3, r3, #4
 8000984:	f003 0201 	and.w	r2, r3, #1
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	fa02 f303 	lsl.w	r3, r2, r3
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	4313      	orrs	r3, r2
 8000992:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	68db      	ldr	r3, [r3, #12]
 800099e:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	2203      	movs	r2, #3
 80009a6:	fa02 f303 	lsl.w	r3, r2, r3
 80009aa:	43db      	mvns	r3, r3
 80009ac:	693a      	ldr	r2, [r7, #16]
 80009ae:	4013      	ands	r3, r2
 80009b0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	689a      	ldr	r2, [r3, #8]
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	fa02 f303 	lsl.w	r3, r2, r3
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	f000 80a0 	beq.w	8000b18 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d8:	4b57      	ldr	r3, [pc, #348]	; (8000b38 <HAL_GPIO_Init+0x2dc>)
 80009da:	6a1b      	ldr	r3, [r3, #32]
 80009dc:	4a56      	ldr	r2, [pc, #344]	; (8000b38 <HAL_GPIO_Init+0x2dc>)
 80009de:	f043 0301 	orr.w	r3, r3, #1
 80009e2:	6213      	str	r3, [r2, #32]
 80009e4:	4b54      	ldr	r3, [pc, #336]	; (8000b38 <HAL_GPIO_Init+0x2dc>)
 80009e6:	6a1b      	ldr	r3, [r3, #32]
 80009e8:	f003 0301 	and.w	r3, r3, #1
 80009ec:	60bb      	str	r3, [r7, #8]
 80009ee:	68bb      	ldr	r3, [r7, #8]
        
        temp = SYSCFG->EXTICR[position >> 2];
 80009f0:	4a52      	ldr	r2, [pc, #328]	; (8000b3c <HAL_GPIO_Init+0x2e0>)
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	089b      	lsrs	r3, r3, #2
 80009f6:	3302      	adds	r3, #2
 80009f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009fc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	f003 0303 	and.w	r3, r3, #3
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	220f      	movs	r2, #15
 8000a08:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0c:	43db      	mvns	r3, r3
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4013      	ands	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	4a4a      	ldr	r2, [pc, #296]	; (8000b40 <HAL_GPIO_Init+0x2e4>)
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d019      	beq.n	8000a50 <HAL_GPIO_Init+0x1f4>
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a49      	ldr	r2, [pc, #292]	; (8000b44 <HAL_GPIO_Init+0x2e8>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d013      	beq.n	8000a4c <HAL_GPIO_Init+0x1f0>
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4a48      	ldr	r2, [pc, #288]	; (8000b48 <HAL_GPIO_Init+0x2ec>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d00d      	beq.n	8000a48 <HAL_GPIO_Init+0x1ec>
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	4a47      	ldr	r2, [pc, #284]	; (8000b4c <HAL_GPIO_Init+0x2f0>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d007      	beq.n	8000a44 <HAL_GPIO_Init+0x1e8>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	4a46      	ldr	r2, [pc, #280]	; (8000b50 <HAL_GPIO_Init+0x2f4>)
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d101      	bne.n	8000a40 <HAL_GPIO_Init+0x1e4>
 8000a3c:	2304      	movs	r3, #4
 8000a3e:	e008      	b.n	8000a52 <HAL_GPIO_Init+0x1f6>
 8000a40:	2305      	movs	r3, #5
 8000a42:	e006      	b.n	8000a52 <HAL_GPIO_Init+0x1f6>
 8000a44:	2303      	movs	r3, #3
 8000a46:	e004      	b.n	8000a52 <HAL_GPIO_Init+0x1f6>
 8000a48:	2302      	movs	r3, #2
 8000a4a:	e002      	b.n	8000a52 <HAL_GPIO_Init+0x1f6>
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	e000      	b.n	8000a52 <HAL_GPIO_Init+0x1f6>
 8000a50:	2300      	movs	r3, #0
 8000a52:	697a      	ldr	r2, [r7, #20]
 8000a54:	f002 0203 	and.w	r2, r2, #3
 8000a58:	0092      	lsls	r2, r2, #2
 8000a5a:	4093      	lsls	r3, r2
 8000a5c:	693a      	ldr	r2, [r7, #16]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000a62:	4936      	ldr	r1, [pc, #216]	; (8000b3c <HAL_GPIO_Init+0x2e0>)
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	089b      	lsrs	r3, r3, #2
 8000a68:	3302      	adds	r3, #2
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a70:	4b38      	ldr	r3, [pc, #224]	; (8000b54 <HAL_GPIO_Init+0x2f8>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	43db      	mvns	r3, r3
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d003      	beq.n	8000a94 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent); 
 8000a8c:	693a      	ldr	r2, [r7, #16]
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a94:	4a2f      	ldr	r2, [pc, #188]	; (8000b54 <HAL_GPIO_Init+0x2f8>)
 8000a96:	693b      	ldr	r3, [r7, #16]
 8000a98:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a9a:	4b2e      	ldr	r3, [pc, #184]	; (8000b54 <HAL_GPIO_Init+0x2f8>)
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	43db      	mvns	r3, r3
 8000aa4:	693a      	ldr	r2, [r7, #16]
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d003      	beq.n	8000abe <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent); 
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000abe:	4a25      	ldr	r2, [pc, #148]	; (8000b54 <HAL_GPIO_Init+0x2f8>)
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	6053      	str	r3, [r2, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ac4:	4b23      	ldr	r3, [pc, #140]	; (8000b54 <HAL_GPIO_Init+0x2f8>)
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	43db      	mvns	r3, r3
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d003      	beq.n	8000ae8 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent); 
 8000ae0:	693a      	ldr	r2, [r7, #16]
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ae8:	4a1a      	ldr	r2, [pc, #104]	; (8000b54 <HAL_GPIO_Init+0x2f8>)
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000aee:	4b19      	ldr	r3, [pc, #100]	; (8000b54 <HAL_GPIO_Init+0x2f8>)
 8000af0:	68db      	ldr	r3, [r3, #12]
 8000af2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	43db      	mvns	r3, r3
 8000af8:	693a      	ldr	r2, [r7, #16]
 8000afa:	4013      	ands	r3, r2
 8000afc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d003      	beq.n	8000b12 <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent); 
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b12:	4a10      	ldr	r2, [pc, #64]	; (8000b54 <HAL_GPIO_Init+0x2f8>)
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	fa22 f303 	lsr.w	r3, r2, r3
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	f47f aea3 	bne.w	8000874 <HAL_GPIO_Init+0x18>
  } 
}
 8000b2e:	bf00      	nop
 8000b30:	371c      	adds	r7, #28
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bc80      	pop	{r7}
 8000b36:	4770      	bx	lr
 8000b38:	40023800 	.word	0x40023800
 8000b3c:	40010000 	.word	0x40010000
 8000b40:	40020000 	.word	0x40020000
 8000b44:	40020400 	.word	0x40020400
 8000b48:	40020800 	.word	0x40020800
 8000b4c:	40020c00 	.word	0x40020c00
 8000b50:	40021000 	.word	0x40021000
 8000b54:	40010400 	.word	0x40010400

08000b58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	460b      	mov	r3, r1
 8000b62:	807b      	strh	r3, [r7, #2]
 8000b64:	4613      	mov	r3, r2
 8000b66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b68:	787b      	ldrb	r3, [r7, #1]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d003      	beq.n	8000b76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b6e:	887a      	ldrh	r2, [r7, #2]
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8000b74:	e003      	b.n	8000b7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8000b76:	887b      	ldrh	r3, [r7, #2]
 8000b78:	041a      	lsls	r2, r3, #16
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	619a      	str	r2, [r3, #24]
}
 8000b7e:	bf00      	nop
 8000b80:	370c      	adds	r7, #12
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr

08000b88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8000b92:	4b08      	ldr	r3, [pc, #32]	; (8000bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b94:	695a      	ldr	r2, [r3, #20]
 8000b96:	88fb      	ldrh	r3, [r7, #6]
 8000b98:	4013      	ands	r3, r2
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d006      	beq.n	8000bac <HAL_GPIO_EXTI_IRQHandler+0x24>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b9e:	4a05      	ldr	r2, [pc, #20]	; (8000bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ba0:	88fb      	ldrh	r3, [r7, #6]
 8000ba2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000ba4:	88fb      	ldrh	r3, [r7, #6]
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f7ff fbc8 	bl	800033c <HAL_GPIO_EXTI_Callback>
  }
}
 8000bac:	bf00      	nop
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	40010400 	.word	0x40010400

08000bb8 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Select the regulator state in Sleep mode: Set PDDS and LPSDSR bit according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPSDSR), Regulator);
 8000bc4:	4b0d      	ldr	r3, [pc, #52]	; (8000bfc <HAL_PWR_EnterSLEEPMode+0x44>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	f023 0203 	bic.w	r2, r3, #3
 8000bcc:	490b      	ldr	r1, [pc, #44]	; (8000bfc <HAL_PWR_EnterSLEEPMode+0x44>)
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	600b      	str	r3, [r1, #0]

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000bd4:	4b0a      	ldr	r3, [pc, #40]	; (8000c00 <HAL_PWR_EnterSLEEPMode+0x48>)
 8000bd6:	691b      	ldr	r3, [r3, #16]
 8000bd8:	4a09      	ldr	r2, [pc, #36]	; (8000c00 <HAL_PWR_EnterSLEEPMode+0x48>)
 8000bda:	f023 0304 	bic.w	r3, r3, #4
 8000bde:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8000be0:	78fb      	ldrb	r3, [r7, #3]
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d101      	bne.n	8000bea <HAL_PWR_EnterSLEEPMode+0x32>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8000be6:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8000be8:	e002      	b.n	8000bf0 <HAL_PWR_EnterSLEEPMode+0x38>
    __SEV();
 8000bea:	bf40      	sev
    __WFE();
 8000bec:	bf20      	wfe
    __WFE();
 8000bee:	bf20      	wfe
}
 8000bf0:	bf00      	nop
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bc80      	pop	{r7}
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	40007000 	.word	0x40007000
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b088      	sub	sp, #32
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d101      	bne.n	8000c16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c12:	2301      	movs	r3, #1
 8000c14:	e31d      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c16:	4b94      	ldr	r3, [pc, #592]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000c18:	689b      	ldr	r3, [r3, #8]
 8000c1a:	f003 030c 	and.w	r3, r3, #12
 8000c1e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c20:	4b91      	ldr	r3, [pc, #580]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000c22:	689b      	ldr	r3, [r3, #8]
 8000c24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c28:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f003 0301 	and.w	r3, r3, #1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d07b      	beq.n	8000d2e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c36:	69bb      	ldr	r3, [r7, #24]
 8000c38:	2b08      	cmp	r3, #8
 8000c3a:	d006      	beq.n	8000c4a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000c3c:	69bb      	ldr	r3, [r7, #24]
 8000c3e:	2b0c      	cmp	r3, #12
 8000c40:	d10f      	bne.n	8000c62 <HAL_RCC_OscConfig+0x5e>
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c48:	d10b      	bne.n	8000c62 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c4a:	4b87      	ldr	r3, [pc, #540]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d06a      	beq.n	8000d2c <HAL_RCC_OscConfig+0x128>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d166      	bne.n	8000d2c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	e2f7      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d106      	bne.n	8000c78 <HAL_RCC_OscConfig+0x74>
 8000c6a:	4b7f      	ldr	r3, [pc, #508]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a7e      	ldr	r2, [pc, #504]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000c70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c74:	6013      	str	r3, [r2, #0]
 8000c76:	e02d      	b.n	8000cd4 <HAL_RCC_OscConfig+0xd0>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d10c      	bne.n	8000c9a <HAL_RCC_OscConfig+0x96>
 8000c80:	4b79      	ldr	r3, [pc, #484]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a78      	ldr	r2, [pc, #480]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000c86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c8a:	6013      	str	r3, [r2, #0]
 8000c8c:	4b76      	ldr	r3, [pc, #472]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a75      	ldr	r2, [pc, #468]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000c92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c96:	6013      	str	r3, [r2, #0]
 8000c98:	e01c      	b.n	8000cd4 <HAL_RCC_OscConfig+0xd0>
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	2b05      	cmp	r3, #5
 8000ca0:	d10c      	bne.n	8000cbc <HAL_RCC_OscConfig+0xb8>
 8000ca2:	4b71      	ldr	r3, [pc, #452]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a70      	ldr	r2, [pc, #448]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000ca8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cac:	6013      	str	r3, [r2, #0]
 8000cae:	4b6e      	ldr	r3, [pc, #440]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a6d      	ldr	r2, [pc, #436]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000cb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cb8:	6013      	str	r3, [r2, #0]
 8000cba:	e00b      	b.n	8000cd4 <HAL_RCC_OscConfig+0xd0>
 8000cbc:	4b6a      	ldr	r3, [pc, #424]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a69      	ldr	r2, [pc, #420]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cc6:	6013      	str	r3, [r2, #0]
 8000cc8:	4b67      	ldr	r3, [pc, #412]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a66      	ldr	r2, [pc, #408]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000cce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d013      	beq.n	8000d04 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cdc:	f7ff fc68 	bl	80005b0 <HAL_GetTick>
 8000ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000ce2:	e008      	b.n	8000cf6 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ce4:	f7ff fc64 	bl	80005b0 <HAL_GetTick>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	693b      	ldr	r3, [r7, #16]
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	2b64      	cmp	r3, #100	; 0x64
 8000cf0:	d901      	bls.n	8000cf6 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	e2ad      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000cf6:	4b5c      	ldr	r3, [pc, #368]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d0f0      	beq.n	8000ce4 <HAL_RCC_OscConfig+0xe0>
 8000d02:	e014      	b.n	8000d2e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d04:	f7ff fc54 	bl	80005b0 <HAL_GetTick>
 8000d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000d0a:	e008      	b.n	8000d1e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d0c:	f7ff fc50 	bl	80005b0 <HAL_GetTick>
 8000d10:	4602      	mov	r2, r0
 8000d12:	693b      	ldr	r3, [r7, #16]
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	2b64      	cmp	r3, #100	; 0x64
 8000d18:	d901      	bls.n	8000d1e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	e299      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000d1e:	4b52      	ldr	r3, [pc, #328]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d1f0      	bne.n	8000d0c <HAL_RCC_OscConfig+0x108>
 8000d2a:	e000      	b.n	8000d2e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f003 0302 	and.w	r3, r3, #2
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d05a      	beq.n	8000df0 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	2b04      	cmp	r3, #4
 8000d3e:	d005      	beq.n	8000d4c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000d40:	69bb      	ldr	r3, [r7, #24]
 8000d42:	2b0c      	cmp	r3, #12
 8000d44:	d119      	bne.n	8000d7a <HAL_RCC_OscConfig+0x176>
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d116      	bne.n	8000d7a <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d4c:	4b46      	ldr	r3, [pc, #280]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f003 0302 	and.w	r3, r3, #2
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d005      	beq.n	8000d64 <HAL_RCC_OscConfig+0x160>
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d001      	beq.n	8000d64 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8000d60:	2301      	movs	r3, #1
 8000d62:	e276      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d64:	4b40      	ldr	r3, [pc, #256]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	691b      	ldr	r3, [r3, #16]
 8000d70:	021b      	lsls	r3, r3, #8
 8000d72:	493d      	ldr	r1, [pc, #244]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000d74:	4313      	orrs	r3, r2
 8000d76:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d78:	e03a      	b.n	8000df0 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	68db      	ldr	r3, [r3, #12]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d020      	beq.n	8000dc4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d82:	4b3a      	ldr	r3, [pc, #232]	; (8000e6c <HAL_RCC_OscConfig+0x268>)
 8000d84:	2201      	movs	r2, #1
 8000d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d88:	f7ff fc12 	bl	80005b0 <HAL_GetTick>
 8000d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000d8e:	e008      	b.n	8000da2 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d90:	f7ff fc0e 	bl	80005b0 <HAL_GetTick>
 8000d94:	4602      	mov	r2, r0
 8000d96:	693b      	ldr	r3, [r7, #16]
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	2b02      	cmp	r3, #2
 8000d9c:	d901      	bls.n	8000da2 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8000d9e:	2303      	movs	r3, #3
 8000da0:	e257      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000da2:	4b31      	ldr	r3, [pc, #196]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f003 0302 	and.w	r3, r3, #2
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d0f0      	beq.n	8000d90 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dae:	4b2e      	ldr	r3, [pc, #184]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000db0:	685b      	ldr	r3, [r3, #4]
 8000db2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	691b      	ldr	r3, [r3, #16]
 8000dba:	021b      	lsls	r3, r3, #8
 8000dbc:	492a      	ldr	r1, [pc, #168]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	604b      	str	r3, [r1, #4]
 8000dc2:	e015      	b.n	8000df0 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dc4:	4b29      	ldr	r3, [pc, #164]	; (8000e6c <HAL_RCC_OscConfig+0x268>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dca:	f7ff fbf1 	bl	80005b0 <HAL_GetTick>
 8000dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000dd0:	e008      	b.n	8000de4 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000dd2:	f7ff fbed 	bl	80005b0 <HAL_GetTick>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	693b      	ldr	r3, [r7, #16]
 8000dda:	1ad3      	subs	r3, r2, r3
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d901      	bls.n	8000de4 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8000de0:	2303      	movs	r3, #3
 8000de2:	e236      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000de4:	4b20      	ldr	r3, [pc, #128]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f003 0302 	and.w	r3, r3, #2
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d1f0      	bne.n	8000dd2 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f003 0310 	and.w	r3, r3, #16
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	f000 80b8 	beq.w	8000f6e <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8000dfe:	69bb      	ldr	r3, [r7, #24]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d170      	bne.n	8000ee6 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e04:	4b18      	ldr	r3, [pc, #96]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d005      	beq.n	8000e1c <HAL_RCC_OscConfig+0x218>
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	699b      	ldr	r3, [r3, #24]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d101      	bne.n	8000e1c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	e21a      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6a1a      	ldr	r2, [r3, #32]
 8000e20:	4b11      	ldr	r3, [pc, #68]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d921      	bls.n	8000e70 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6a1b      	ldr	r3, [r3, #32]
 8000e30:	4618      	mov	r0, r3
 8000e32:	f000 fbd9 	bl	80015e8 <RCC_SetFlashLatencyFromMSIRange>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	e208      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e40:	4b09      	ldr	r3, [pc, #36]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6a1b      	ldr	r3, [r3, #32]
 8000e4c:	4906      	ldr	r1, [pc, #24]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e52:	4b05      	ldr	r3, [pc, #20]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	69db      	ldr	r3, [r3, #28]
 8000e5e:	061b      	lsls	r3, r3, #24
 8000e60:	4901      	ldr	r1, [pc, #4]	; (8000e68 <HAL_RCC_OscConfig+0x264>)
 8000e62:	4313      	orrs	r3, r2
 8000e64:	604b      	str	r3, [r1, #4]
 8000e66:	e020      	b.n	8000eaa <HAL_RCC_OscConfig+0x2a6>
 8000e68:	40023800 	.word	0x40023800
 8000e6c:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e70:	4ba4      	ldr	r3, [pc, #656]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6a1b      	ldr	r3, [r3, #32]
 8000e7c:	49a1      	ldr	r1, [pc, #644]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e82:	4ba0      	ldr	r3, [pc, #640]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	69db      	ldr	r3, [r3, #28]
 8000e8e:	061b      	lsls	r3, r3, #24
 8000e90:	499c      	ldr	r1, [pc, #624]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000e92:	4313      	orrs	r3, r2
 8000e94:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6a1b      	ldr	r3, [r3, #32]
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f000 fba4 	bl	80015e8 <RCC_SetFlashLatencyFromMSIRange>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	e1d3      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6a1b      	ldr	r3, [r3, #32]
 8000eae:	0b5b      	lsrs	r3, r3, #13
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000eba:	4a92      	ldr	r2, [pc, #584]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000ebc:	6892      	ldr	r2, [r2, #8]
 8000ebe:	0912      	lsrs	r2, r2, #4
 8000ec0:	f002 020f 	and.w	r2, r2, #15
 8000ec4:	4990      	ldr	r1, [pc, #576]	; (8001108 <HAL_RCC_OscConfig+0x504>)
 8000ec6:	5c8a      	ldrb	r2, [r1, r2]
 8000ec8:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000eca:	4a90      	ldr	r2, [pc, #576]	; (800110c <HAL_RCC_OscConfig+0x508>)
 8000ecc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000ece:	4b90      	ldr	r3, [pc, #576]	; (8001110 <HAL_RCC_OscConfig+0x50c>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f7ff fb20 	bl	8000518 <HAL_InitTick>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000edc:	7bfb      	ldrb	r3, [r7, #15]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d045      	beq.n	8000f6e <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8000ee2:	7bfb      	ldrb	r3, [r7, #15]
 8000ee4:	e1b5      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	699b      	ldr	r3, [r3, #24]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d029      	beq.n	8000f42 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000eee:	4b89      	ldr	r3, [pc, #548]	; (8001114 <HAL_RCC_OscConfig+0x510>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef4:	f7ff fb5c 	bl	80005b0 <HAL_GetTick>
 8000ef8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000efa:	e008      	b.n	8000f0e <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000efc:	f7ff fb58 	bl	80005b0 <HAL_GetTick>
 8000f00:	4602      	mov	r2, r0
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	d901      	bls.n	8000f0e <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	e1a1      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000f0e:	4b7d      	ldr	r3, [pc, #500]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d0f0      	beq.n	8000efc <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f1a:	4b7a      	ldr	r3, [pc, #488]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6a1b      	ldr	r3, [r3, #32]
 8000f26:	4977      	ldr	r1, [pc, #476]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f2c:	4b75      	ldr	r3, [pc, #468]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	69db      	ldr	r3, [r3, #28]
 8000f38:	061b      	lsls	r3, r3, #24
 8000f3a:	4972      	ldr	r1, [pc, #456]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	604b      	str	r3, [r1, #4]
 8000f40:	e015      	b.n	8000f6e <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000f42:	4b74      	ldr	r3, [pc, #464]	; (8001114 <HAL_RCC_OscConfig+0x510>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f48:	f7ff fb32 	bl	80005b0 <HAL_GetTick>
 8000f4c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000f4e:	e008      	b.n	8000f62 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f50:	f7ff fb2e 	bl	80005b0 <HAL_GetTick>
 8000f54:	4602      	mov	r2, r0
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d901      	bls.n	8000f62 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	e177      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000f62:	4b68      	ldr	r3, [pc, #416]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d1f0      	bne.n	8000f50 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f003 0308 	and.w	r3, r3, #8
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d030      	beq.n	8000fdc <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	695b      	ldr	r3, [r3, #20]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d016      	beq.n	8000fb0 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f82:	4b65      	ldr	r3, [pc, #404]	; (8001118 <HAL_RCC_OscConfig+0x514>)
 8000f84:	2201      	movs	r2, #1
 8000f86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f88:	f7ff fb12 	bl	80005b0 <HAL_GetTick>
 8000f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000f8e:	e008      	b.n	8000fa2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f90:	f7ff fb0e 	bl	80005b0 <HAL_GetTick>
 8000f94:	4602      	mov	r2, r0
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d901      	bls.n	8000fa2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	e157      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000fa2:	4b58      	ldr	r3, [pc, #352]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fa6:	f003 0302 	and.w	r3, r3, #2
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d0f0      	beq.n	8000f90 <HAL_RCC_OscConfig+0x38c>
 8000fae:	e015      	b.n	8000fdc <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fb0:	4b59      	ldr	r3, [pc, #356]	; (8001118 <HAL_RCC_OscConfig+0x514>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fb6:	f7ff fafb 	bl	80005b0 <HAL_GetTick>
 8000fba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000fbc:	e008      	b.n	8000fd0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fbe:	f7ff faf7 	bl	80005b0 <HAL_GetTick>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d901      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	e140      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000fd0:	4b4c      	ldr	r3, [pc, #304]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fd4:	f003 0302 	and.w	r3, r3, #2
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d1f0      	bne.n	8000fbe <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f003 0304 	and.w	r3, r3, #4
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	f000 80b5 	beq.w	8001154 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fea:	2300      	movs	r3, #0
 8000fec:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fee:	4b45      	ldr	r3, [pc, #276]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d10d      	bne.n	8001016 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ffa:	4b42      	ldr	r3, [pc, #264]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8000ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ffe:	4a41      	ldr	r2, [pc, #260]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8001000:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001004:	6253      	str	r3, [r2, #36]	; 0x24
 8001006:	4b3f      	ldr	r3, [pc, #252]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8001008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800100a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800100e:	60bb      	str	r3, [r7, #8]
 8001010:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001012:	2301      	movs	r3, #1
 8001014:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001016:	4b41      	ldr	r3, [pc, #260]	; (800111c <HAL_RCC_OscConfig+0x518>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800101e:	2b00      	cmp	r3, #0
 8001020:	d118      	bne.n	8001054 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001022:	4b3e      	ldr	r3, [pc, #248]	; (800111c <HAL_RCC_OscConfig+0x518>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a3d      	ldr	r2, [pc, #244]	; (800111c <HAL_RCC_OscConfig+0x518>)
 8001028:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800102c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800102e:	f7ff fabf 	bl	80005b0 <HAL_GetTick>
 8001032:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001034:	e008      	b.n	8001048 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001036:	f7ff fabb 	bl	80005b0 <HAL_GetTick>
 800103a:	4602      	mov	r2, r0
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	2b64      	cmp	r3, #100	; 0x64
 8001042:	d901      	bls.n	8001048 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001044:	2303      	movs	r3, #3
 8001046:	e104      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001048:	4b34      	ldr	r3, [pc, #208]	; (800111c <HAL_RCC_OscConfig+0x518>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001050:	2b00      	cmp	r3, #0
 8001052:	d0f0      	beq.n	8001036 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d106      	bne.n	800106a <HAL_RCC_OscConfig+0x466>
 800105c:	4b29      	ldr	r3, [pc, #164]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 800105e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001060:	4a28      	ldr	r2, [pc, #160]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8001062:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001066:	6353      	str	r3, [r2, #52]	; 0x34
 8001068:	e02d      	b.n	80010c6 <HAL_RCC_OscConfig+0x4c2>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	689b      	ldr	r3, [r3, #8]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d10c      	bne.n	800108c <HAL_RCC_OscConfig+0x488>
 8001072:	4b24      	ldr	r3, [pc, #144]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8001074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001076:	4a23      	ldr	r2, [pc, #140]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8001078:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800107c:	6353      	str	r3, [r2, #52]	; 0x34
 800107e:	4b21      	ldr	r3, [pc, #132]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8001080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001082:	4a20      	ldr	r2, [pc, #128]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8001084:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001088:	6353      	str	r3, [r2, #52]	; 0x34
 800108a:	e01c      	b.n	80010c6 <HAL_RCC_OscConfig+0x4c2>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	2b05      	cmp	r3, #5
 8001092:	d10c      	bne.n	80010ae <HAL_RCC_OscConfig+0x4aa>
 8001094:	4b1b      	ldr	r3, [pc, #108]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 8001096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001098:	4a1a      	ldr	r2, [pc, #104]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 800109a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800109e:	6353      	str	r3, [r2, #52]	; 0x34
 80010a0:	4b18      	ldr	r3, [pc, #96]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 80010a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010a4:	4a17      	ldr	r2, [pc, #92]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 80010a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010aa:	6353      	str	r3, [r2, #52]	; 0x34
 80010ac:	e00b      	b.n	80010c6 <HAL_RCC_OscConfig+0x4c2>
 80010ae:	4b15      	ldr	r3, [pc, #84]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 80010b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010b2:	4a14      	ldr	r2, [pc, #80]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 80010b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010b8:	6353      	str	r3, [r2, #52]	; 0x34
 80010ba:	4b12      	ldr	r3, [pc, #72]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 80010bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010be:	4a11      	ldr	r2, [pc, #68]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 80010c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80010c4:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	689b      	ldr	r3, [r3, #8]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d015      	beq.n	80010fa <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ce:	f7ff fa6f 	bl	80005b0 <HAL_GetTick>
 80010d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80010d4:	e00a      	b.n	80010ec <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010d6:	f7ff fa6b 	bl	80005b0 <HAL_GetTick>
 80010da:	4602      	mov	r2, r0
 80010dc:	693b      	ldr	r3, [r7, #16]
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d901      	bls.n	80010ec <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80010e8:	2303      	movs	r3, #3
 80010ea:	e0b2      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80010ec:	4b05      	ldr	r3, [pc, #20]	; (8001104 <HAL_RCC_OscConfig+0x500>)
 80010ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d0ee      	beq.n	80010d6 <HAL_RCC_OscConfig+0x4d2>
 80010f8:	e023      	b.n	8001142 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010fa:	f7ff fa59 	bl	80005b0 <HAL_GetTick>
 80010fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001100:	e019      	b.n	8001136 <HAL_RCC_OscConfig+0x532>
 8001102:	bf00      	nop
 8001104:	40023800 	.word	0x40023800
 8001108:	08001724 	.word	0x08001724
 800110c:	20000000 	.word	0x20000000
 8001110:	20000004 	.word	0x20000004
 8001114:	42470020 	.word	0x42470020
 8001118:	42470680 	.word	0x42470680
 800111c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001120:	f7ff fa46 	bl	80005b0 <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	f241 3288 	movw	r2, #5000	; 0x1388
 800112e:	4293      	cmp	r3, r2
 8001130:	d901      	bls.n	8001136 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8001132:	2303      	movs	r3, #3
 8001134:	e08d      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001136:	4b49      	ldr	r3, [pc, #292]	; (800125c <HAL_RCC_OscConfig+0x658>)
 8001138:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800113a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800113e:	2b00      	cmp	r3, #0
 8001140:	d1ee      	bne.n	8001120 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001142:	7ffb      	ldrb	r3, [r7, #31]
 8001144:	2b01      	cmp	r3, #1
 8001146:	d105      	bne.n	8001154 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001148:	4b44      	ldr	r3, [pc, #272]	; (800125c <HAL_RCC_OscConfig+0x658>)
 800114a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800114c:	4a43      	ldr	r2, [pc, #268]	; (800125c <HAL_RCC_OscConfig+0x658>)
 800114e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001152:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001158:	2b00      	cmp	r3, #0
 800115a:	d079      	beq.n	8001250 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	2b0c      	cmp	r3, #12
 8001160:	d056      	beq.n	8001210 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001166:	2b02      	cmp	r3, #2
 8001168:	d13b      	bne.n	80011e2 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800116a:	4b3d      	ldr	r3, [pc, #244]	; (8001260 <HAL_RCC_OscConfig+0x65c>)
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001170:	f7ff fa1e 	bl	80005b0 <HAL_GetTick>
 8001174:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001178:	f7ff fa1a 	bl	80005b0 <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b02      	cmp	r3, #2
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e063      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800118a:	4b34      	ldr	r3, [pc, #208]	; (800125c <HAL_RCC_OscConfig+0x658>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1f0      	bne.n	8001178 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001196:	4b31      	ldr	r3, [pc, #196]	; (800125c <HAL_RCC_OscConfig+0x658>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011a6:	4319      	orrs	r1, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ac:	430b      	orrs	r3, r1
 80011ae:	492b      	ldr	r1, [pc, #172]	; (800125c <HAL_RCC_OscConfig+0x658>)
 80011b0:	4313      	orrs	r3, r2
 80011b2:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011b4:	4b2a      	ldr	r3, [pc, #168]	; (8001260 <HAL_RCC_OscConfig+0x65c>)
 80011b6:	2201      	movs	r2, #1
 80011b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ba:	f7ff f9f9 	bl	80005b0 <HAL_GetTick>
 80011be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80011c0:	e008      	b.n	80011d4 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011c2:	f7ff f9f5 	bl	80005b0 <HAL_GetTick>
 80011c6:	4602      	mov	r2, r0
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d901      	bls.n	80011d4 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80011d0:	2303      	movs	r3, #3
 80011d2:	e03e      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80011d4:	4b21      	ldr	r3, [pc, #132]	; (800125c <HAL_RCC_OscConfig+0x658>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d0f0      	beq.n	80011c2 <HAL_RCC_OscConfig+0x5be>
 80011e0:	e036      	b.n	8001250 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011e2:	4b1f      	ldr	r3, [pc, #124]	; (8001260 <HAL_RCC_OscConfig+0x65c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011e8:	f7ff f9e2 	bl	80005b0 <HAL_GetTick>
 80011ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80011ee:	e008      	b.n	8001202 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011f0:	f7ff f9de 	bl	80005b0 <HAL_GetTick>
 80011f4:	4602      	mov	r2, r0
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	d901      	bls.n	8001202 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80011fe:	2303      	movs	r3, #3
 8001200:	e027      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001202:	4b16      	ldr	r3, [pc, #88]	; (800125c <HAL_RCC_OscConfig+0x658>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d1f0      	bne.n	80011f0 <HAL_RCC_OscConfig+0x5ec>
 800120e:	e01f      	b.n	8001250 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001214:	2b01      	cmp	r3, #1
 8001216:	d101      	bne.n	800121c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e01a      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800121c:	4b0f      	ldr	r3, [pc, #60]	; (800125c <HAL_RCC_OscConfig+0x658>)
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800122c:	429a      	cmp	r2, r3
 800122e:	d10d      	bne.n	800124c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800123a:	429a      	cmp	r2, r3
 800123c:	d106      	bne.n	800124c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001248:	429a      	cmp	r2, r3
 800124a:	d001      	beq.n	8001250 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	e000      	b.n	8001252 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3720      	adds	r7, #32
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40023800 	.word	0x40023800
 8001260:	42470060 	.word	0x42470060

08001264 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d101      	bne.n	8001278 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e11a      	b.n	80014ae <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001278:	4b8f      	ldr	r3, [pc, #572]	; (80014b8 <HAL_RCC_ClockConfig+0x254>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 0301 	and.w	r3, r3, #1
 8001280:	683a      	ldr	r2, [r7, #0]
 8001282:	429a      	cmp	r2, r3
 8001284:	d919      	bls.n	80012ba <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d105      	bne.n	8001298 <HAL_RCC_ClockConfig+0x34>
 800128c:	4b8a      	ldr	r3, [pc, #552]	; (80014b8 <HAL_RCC_ClockConfig+0x254>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a89      	ldr	r2, [pc, #548]	; (80014b8 <HAL_RCC_ClockConfig+0x254>)
 8001292:	f043 0304 	orr.w	r3, r3, #4
 8001296:	6013      	str	r3, [r2, #0]
 8001298:	4b87      	ldr	r3, [pc, #540]	; (80014b8 <HAL_RCC_ClockConfig+0x254>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f023 0201 	bic.w	r2, r3, #1
 80012a0:	4985      	ldr	r1, [pc, #532]	; (80014b8 <HAL_RCC_ClockConfig+0x254>)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012a8:	4b83      	ldr	r3, [pc, #524]	; (80014b8 <HAL_RCC_ClockConfig+0x254>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 0301 	and.w	r3, r3, #1
 80012b0:	683a      	ldr	r2, [r7, #0]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d001      	beq.n	80012ba <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e0f9      	b.n	80014ae <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d008      	beq.n	80012d8 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012c6:	4b7d      	ldr	r3, [pc, #500]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	497a      	ldr	r1, [pc, #488]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 80012d4:	4313      	orrs	r3, r2
 80012d6:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 0301 	and.w	r3, r3, #1
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	f000 808e 	beq.w	8001402 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d107      	bne.n	80012fe <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80012ee:	4b73      	ldr	r3, [pc, #460]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d121      	bne.n	800133e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e0d7      	b.n	80014ae <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	2b03      	cmp	r3, #3
 8001304:	d107      	bne.n	8001316 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001306:	4b6d      	ldr	r3, [pc, #436]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d115      	bne.n	800133e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	e0cb      	b.n	80014ae <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d107      	bne.n	800132e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800131e:	4b67      	ldr	r3, [pc, #412]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d109      	bne.n	800133e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e0bf      	b.n	80014ae <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800132e:	4b63      	ldr	r3, [pc, #396]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001336:	2b00      	cmp	r3, #0
 8001338:	d101      	bne.n	800133e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e0b7      	b.n	80014ae <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800133e:	4b5f      	ldr	r3, [pc, #380]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	f023 0203 	bic.w	r2, r3, #3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	495c      	ldr	r1, [pc, #368]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 800134c:	4313      	orrs	r3, r2
 800134e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001350:	f7ff f92e 	bl	80005b0 <HAL_GetTick>
 8001354:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	2b02      	cmp	r3, #2
 800135c:	d112      	bne.n	8001384 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800135e:	e00a      	b.n	8001376 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001360:	f7ff f926 	bl	80005b0 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	f241 3288 	movw	r2, #5000	; 0x1388
 800136e:	4293      	cmp	r3, r2
 8001370:	d901      	bls.n	8001376 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e09b      	b.n	80014ae <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001376:	4b51      	ldr	r3, [pc, #324]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	f003 030c 	and.w	r3, r3, #12
 800137e:	2b08      	cmp	r3, #8
 8001380:	d1ee      	bne.n	8001360 <HAL_RCC_ClockConfig+0xfc>
 8001382:	e03e      	b.n	8001402 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	2b03      	cmp	r3, #3
 800138a:	d112      	bne.n	80013b2 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800138c:	e00a      	b.n	80013a4 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800138e:	f7ff f90f 	bl	80005b0 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	f241 3288 	movw	r2, #5000	; 0x1388
 800139c:	4293      	cmp	r3, r2
 800139e:	d901      	bls.n	80013a4 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80013a0:	2303      	movs	r3, #3
 80013a2:	e084      	b.n	80014ae <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013a4:	4b45      	ldr	r3, [pc, #276]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	f003 030c 	and.w	r3, r3, #12
 80013ac:	2b0c      	cmp	r3, #12
 80013ae:	d1ee      	bne.n	800138e <HAL_RCC_ClockConfig+0x12a>
 80013b0:	e027      	b.n	8001402 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d11d      	bne.n	80013f6 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80013ba:	e00a      	b.n	80013d2 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013bc:	f7ff f8f8 	bl	80005b0 <HAL_GetTick>
 80013c0:	4602      	mov	r2, r0
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d901      	bls.n	80013d2 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e06d      	b.n	80014ae <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80013d2:	4b3a      	ldr	r3, [pc, #232]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	f003 030c 	and.w	r3, r3, #12
 80013da:	2b04      	cmp	r3, #4
 80013dc:	d1ee      	bne.n	80013bc <HAL_RCC_ClockConfig+0x158>
 80013de:	e010      	b.n	8001402 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013e0:	f7ff f8e6 	bl	80005b0 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d901      	bls.n	80013f6 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e05b      	b.n	80014ae <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80013f6:	4b31      	ldr	r3, [pc, #196]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	f003 030c 	and.w	r3, r3, #12
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d1ee      	bne.n	80013e0 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001402:	4b2d      	ldr	r3, [pc, #180]	; (80014b8 <HAL_RCC_ClockConfig+0x254>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	683a      	ldr	r2, [r7, #0]
 800140c:	429a      	cmp	r2, r3
 800140e:	d219      	bcs.n	8001444 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d105      	bne.n	8001422 <HAL_RCC_ClockConfig+0x1be>
 8001416:	4b28      	ldr	r3, [pc, #160]	; (80014b8 <HAL_RCC_ClockConfig+0x254>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a27      	ldr	r2, [pc, #156]	; (80014b8 <HAL_RCC_ClockConfig+0x254>)
 800141c:	f043 0304 	orr.w	r3, r3, #4
 8001420:	6013      	str	r3, [r2, #0]
 8001422:	4b25      	ldr	r3, [pc, #148]	; (80014b8 <HAL_RCC_ClockConfig+0x254>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f023 0201 	bic.w	r2, r3, #1
 800142a:	4923      	ldr	r1, [pc, #140]	; (80014b8 <HAL_RCC_ClockConfig+0x254>)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	4313      	orrs	r3, r2
 8001430:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001432:	4b21      	ldr	r3, [pc, #132]	; (80014b8 <HAL_RCC_ClockConfig+0x254>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	429a      	cmp	r2, r3
 800143e:	d001      	beq.n	8001444 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	e034      	b.n	80014ae <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0304 	and.w	r3, r3, #4
 800144c:	2b00      	cmp	r3, #0
 800144e:	d008      	beq.n	8001462 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001450:	4b1a      	ldr	r3, [pc, #104]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	4917      	ldr	r1, [pc, #92]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 800145e:	4313      	orrs	r3, r2
 8001460:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0308 	and.w	r3, r3, #8
 800146a:	2b00      	cmp	r3, #0
 800146c:	d009      	beq.n	8001482 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800146e:	4b13      	ldr	r3, [pc, #76]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	691b      	ldr	r3, [r3, #16]
 800147a:	00db      	lsls	r3, r3, #3
 800147c:	490f      	ldr	r1, [pc, #60]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 800147e:	4313      	orrs	r3, r2
 8001480:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001482:	f000 f859 	bl	8001538 <HAL_RCC_GetSysClockFreq>
 8001486:	4601      	mov	r1, r0
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <HAL_RCC_ClockConfig+0x258>)
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	091b      	lsrs	r3, r3, #4
 800148e:	f003 030f 	and.w	r3, r3, #15
 8001492:	4a0b      	ldr	r2, [pc, #44]	; (80014c0 <HAL_RCC_ClockConfig+0x25c>)
 8001494:	5cd3      	ldrb	r3, [r2, r3]
 8001496:	fa21 f303 	lsr.w	r3, r1, r3
 800149a:	4a0a      	ldr	r2, [pc, #40]	; (80014c4 <HAL_RCC_ClockConfig+0x260>)
 800149c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800149e:	4b0a      	ldr	r3, [pc, #40]	; (80014c8 <HAL_RCC_ClockConfig+0x264>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff f838 	bl	8000518 <HAL_InitTick>
 80014a8:	4603      	mov	r3, r0
 80014aa:	72fb      	strb	r3, [r7, #11]

  return status;
 80014ac:	7afb      	ldrb	r3, [r7, #11]
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40023c00 	.word	0x40023c00
 80014bc:	40023800 	.word	0x40023800
 80014c0:	08001724 	.word	0x08001724
 80014c4:	20000000 	.word	0x20000000
 80014c8:	20000004 	.word	0x20000004

080014cc <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16 division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08a      	sub	sp, #40	; 0x28
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 80014d8:	2302      	movs	r3, #2
 80014da:	61bb      	str	r3, [r7, #24]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 80014dc:	2302      	movs	r3, #2
 80014de:	623b      	str	r3, [r7, #32]
  gpio.Pull      = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	61fb      	str	r3, [r7, #28]
  gpio.Pin       = MCO1_PIN;
 80014e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014e8:	617b      	str	r3, [r7, #20]
  gpio.Alternate = GPIO_AF0_MCO;
 80014ea:	2300      	movs	r3, #0
 80014ec:	627b      	str	r3, [r7, #36]	; 0x24

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 80014ee:	4b10      	ldr	r3, [pc, #64]	; (8001530 <HAL_RCC_MCOConfig+0x64>)
 80014f0:	69db      	ldr	r3, [r3, #28]
 80014f2:	4a0f      	ldr	r2, [pc, #60]	; (8001530 <HAL_RCC_MCOConfig+0x64>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	61d3      	str	r3, [r2, #28]
 80014fa:	4b0d      	ldr	r3, [pc, #52]	; (8001530 <HAL_RCC_MCOConfig+0x64>)
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	613b      	str	r3, [r7, #16]
 8001504:	693b      	ldr	r3, [r7, #16]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8001506:	f107 0314 	add.w	r3, r7, #20
 800150a:	4619      	mov	r1, r3
 800150c:	4809      	ldr	r0, [pc, #36]	; (8001534 <HAL_RCC_MCOConfig+0x68>)
 800150e:	f7ff f9a5 	bl	800085c <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8001512:	4b07      	ldr	r3, [pc, #28]	; (8001530 <HAL_RCC_MCOConfig+0x64>)
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	f023 42ee 	bic.w	r2, r3, #1996488704	; 0x77000000
 800151a:	68b9      	ldr	r1, [r7, #8]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	430b      	orrs	r3, r1
 8001520:	4903      	ldr	r1, [pc, #12]	; (8001530 <HAL_RCC_MCOConfig+0x64>)
 8001522:	4313      	orrs	r3, r2
 8001524:	608b      	str	r3, [r1, #8]
}
 8001526:	bf00      	nop
 8001528:	3728      	adds	r7, #40	; 0x28
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40023800 	.word	0x40023800
 8001534:	40020000 	.word	0x40020000

08001538 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001538:	b480      	push	{r7}
 800153a:	b087      	sub	sp, #28
 800153c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 800153e:	4b26      	ldr	r3, [pc, #152]	; (80015d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	f003 030c 	and.w	r3, r3, #12
 800154a:	2b08      	cmp	r3, #8
 800154c:	d006      	beq.n	800155c <HAL_RCC_GetSysClockFreq+0x24>
 800154e:	2b0c      	cmp	r3, #12
 8001550:	d007      	beq.n	8001562 <HAL_RCC_GetSysClockFreq+0x2a>
 8001552:	2b04      	cmp	r3, #4
 8001554:	d12c      	bne.n	80015b0 <HAL_RCC_GetSysClockFreq+0x78>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001556:	4b21      	ldr	r3, [pc, #132]	; (80015dc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001558:	613b      	str	r3, [r7, #16]
      break;
 800155a:	e037      	b.n	80015cc <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800155c:	4b20      	ldr	r3, [pc, #128]	; (80015e0 <HAL_RCC_GetSysClockFreq+0xa8>)
 800155e:	613b      	str	r3, [r7, #16]
      break;
 8001560:	e034      	b.n	80015cc <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	0c9b      	lsrs	r3, r3, #18
 8001566:	f003 030f 	and.w	r3, r3, #15
 800156a:	4a1e      	ldr	r2, [pc, #120]	; (80015e4 <HAL_RCC_GetSysClockFreq+0xac>)
 800156c:	5cd3      	ldrb	r3, [r2, r3]
 800156e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	0d9b      	lsrs	r3, r3, #22
 8001574:	f003 0303 	and.w	r3, r3, #3
 8001578:	3301      	adds	r3, #1
 800157a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800157c:	4b16      	ldr	r3, [pc, #88]	; (80015d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001584:	2b00      	cmp	r3, #0
 8001586:	d008      	beq.n	800159a <HAL_RCC_GetSysClockFreq+0x62>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	4a15      	ldr	r2, [pc, #84]	; (80015e0 <HAL_RCC_GetSysClockFreq+0xa8>)
 800158c:	fb02 f203 	mul.w	r2, r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	fbb2 f3f3 	udiv	r3, r2, r3
 8001596:	617b      	str	r3, [r7, #20]
 8001598:	e007      	b.n	80015aa <HAL_RCC_GetSysClockFreq+0x72>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE * pllm) / plld;
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	4a0f      	ldr	r2, [pc, #60]	; (80015dc <HAL_RCC_GetSysClockFreq+0xa4>)
 800159e:	fb02 f203 	mul.w	r2, r2, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	613b      	str	r3, [r7, #16]
      break;
 80015ae:	e00d      	b.n	80015cc <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80015b0:	4b09      	ldr	r3, [pc, #36]	; (80015d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	0b5b      	lsrs	r3, r3, #13
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	3301      	adds	r3, #1
 80015c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	613b      	str	r3, [r7, #16]
      break;
 80015ca:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015cc:	693b      	ldr	r3, [r7, #16]
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	371c      	adds	r7, #28
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bc80      	pop	{r7}
 80015d6:	4770      	bx	lr
 80015d8:	40023800 	.word	0x40023800
 80015dc:	00f42400 	.word	0x00f42400
 80015e0:	007a1200 	.word	0x007a1200
 80015e4:	08001718 	.word	0x08001718

080015e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b087      	sub	sp, #28
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80015f0:	2300      	movs	r3, #0
 80015f2:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80015f4:	4b29      	ldr	r3, [pc, #164]	; (800169c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d12c      	bne.n	800165a <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001600:	4b26      	ldr	r3, [pc, #152]	; (800169c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001604:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001608:	2b00      	cmp	r3, #0
 800160a:	d005      	beq.n	8001618 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800160c:	4b24      	ldr	r3, [pc, #144]	; (80016a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	e016      	b.n	8001646 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001618:	4b20      	ldr	r3, [pc, #128]	; (800169c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800161a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800161c:	4a1f      	ldr	r2, [pc, #124]	; (800169c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800161e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001622:	6253      	str	r3, [r2, #36]	; 0x24
 8001624:	4b1d      	ldr	r3, [pc, #116]	; (800169c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162c:	60fb      	str	r3, [r7, #12]
 800162e:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001630:	4b1b      	ldr	r3, [pc, #108]	; (80016a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001638:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800163a:	4b18      	ldr	r3, [pc, #96]	; (800169c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800163c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800163e:	4a17      	ldr	r2, [pc, #92]	; (800169c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001640:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001644:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800164c:	d105      	bne.n	800165a <RCC_SetFlashLatencyFromMSIRange+0x72>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001654:	d101      	bne.n	800165a <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8001656:	2301      	movs	r3, #1
 8001658:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d105      	bne.n	800166c <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001660:	4b10      	ldr	r3, [pc, #64]	; (80016a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a0f      	ldr	r2, [pc, #60]	; (80016a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001666:	f043 0304 	orr.w	r3, r3, #4
 800166a:	6013      	str	r3, [r2, #0]
 800166c:	4b0d      	ldr	r3, [pc, #52]	; (80016a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f023 0201 	bic.w	r2, r3, #1
 8001674:	490b      	ldr	r1, [pc, #44]	; (80016a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	4313      	orrs	r3, r2
 800167a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800167c:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 0301 	and.w	r3, r3, #1
 8001684:	693a      	ldr	r2, [r7, #16]
 8001686:	429a      	cmp	r2, r3
 8001688:	d001      	beq.n	800168e <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800168a:	2301      	movs	r3, #1
 800168c:	e000      	b.n	8001690 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800168e:	2300      	movs	r3, #0
}
 8001690:	4618      	mov	r0, r3
 8001692:	371c      	adds	r7, #28
 8001694:	46bd      	mov	sp, r7
 8001696:	bc80      	pop	{r7}
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	40023800 	.word	0x40023800
 80016a0:	40007000 	.word	0x40007000
 80016a4:	40023c00 	.word	0x40023c00

080016a8 <__libc_init_array>:
 80016a8:	b570      	push	{r4, r5, r6, lr}
 80016aa:	2500      	movs	r5, #0
 80016ac:	4e0c      	ldr	r6, [pc, #48]	; (80016e0 <__libc_init_array+0x38>)
 80016ae:	4c0d      	ldr	r4, [pc, #52]	; (80016e4 <__libc_init_array+0x3c>)
 80016b0:	1ba4      	subs	r4, r4, r6
 80016b2:	10a4      	asrs	r4, r4, #2
 80016b4:	42a5      	cmp	r5, r4
 80016b6:	d109      	bne.n	80016cc <__libc_init_array+0x24>
 80016b8:	f000 f822 	bl	8001700 <_init>
 80016bc:	2500      	movs	r5, #0
 80016be:	4e0a      	ldr	r6, [pc, #40]	; (80016e8 <__libc_init_array+0x40>)
 80016c0:	4c0a      	ldr	r4, [pc, #40]	; (80016ec <__libc_init_array+0x44>)
 80016c2:	1ba4      	subs	r4, r4, r6
 80016c4:	10a4      	asrs	r4, r4, #2
 80016c6:	42a5      	cmp	r5, r4
 80016c8:	d105      	bne.n	80016d6 <__libc_init_array+0x2e>
 80016ca:	bd70      	pop	{r4, r5, r6, pc}
 80016cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016d0:	4798      	blx	r3
 80016d2:	3501      	adds	r5, #1
 80016d4:	e7ee      	b.n	80016b4 <__libc_init_array+0xc>
 80016d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80016da:	4798      	blx	r3
 80016dc:	3501      	adds	r5, #1
 80016de:	e7f2      	b.n	80016c6 <__libc_init_array+0x1e>
 80016e0:	08001734 	.word	0x08001734
 80016e4:	08001734 	.word	0x08001734
 80016e8:	08001734 	.word	0x08001734
 80016ec:	08001738 	.word	0x08001738

080016f0 <memset>:
 80016f0:	4603      	mov	r3, r0
 80016f2:	4402      	add	r2, r0
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d100      	bne.n	80016fa <memset+0xa>
 80016f8:	4770      	bx	lr
 80016fa:	f803 1b01 	strb.w	r1, [r3], #1
 80016fe:	e7f9      	b.n	80016f4 <memset+0x4>

08001700 <_init>:
 8001700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001702:	bf00      	nop
 8001704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001706:	bc08      	pop	{r3}
 8001708:	469e      	mov	lr, r3
 800170a:	4770      	bx	lr

0800170c <_fini>:
 800170c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800170e:	bf00      	nop
 8001710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001712:	bc08      	pop	{r3}
 8001714:	469e      	mov	lr, r3
 8001716:	4770      	bx	lr
