NewProject(/home/teixeiro/igam/Asgard/pcores/idma_v1_00_a/devl/projnav/idma.ise)
SetProperty(Device Family, virtex2p)
SetProperty(Device, xc2vp7)
SetProperty(Package, fg456)
SetProperty(Speed Grade, -6)
SetProperty(Top-Level Module Type, HDL)
SetProperty(Synthesis Tool, XST (VHDL/Verilog))
SetProperty(Simulator, Modelsim (PE/SE) Mixed)
SetPreference(PathType, Absolute)
AddLibrary(idma_v1_00_a, /home/teixeiro/igam/Asgard/pcores, TRUE)
AddSource(/home/teixeiro/igam/Asgard/pcores/idma_v1_00_a/hdl/vhdl/idma.vhd, VHDL Module)
MoveToLibrary(/home/teixeiro/igam/Asgard/pcores/idma_v1_00_a/hdl/vhdl/idma.vhd, idma_v1_00_a)
AddSource(/home/teixeiro/igam/Asgard/pcores/idma_v1_00_a/hdl/vhdl/user_logic.vhd, VHDL Module)
MoveToLibrary(/home/teixeiro/igam/Asgard/pcores/idma_v1_00_a/hdl/vhdl/user_logic.vhd, idma_v1_00_a)
AddLibrary(proc_common_v1_00_b, /opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd, proc_common_v1_00_b)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd, proc_common_v1_00_b)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd, proc_common_v1_00_b)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd, proc_common_v1_00_b)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd, proc_common_v1_00_b)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/valid_be.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/valid_be.vhd, proc_common_v1_00_b)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd, proc_common_v1_00_b)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd, proc_common_v1_00_b)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd, proc_common_v1_00_b)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd, proc_common_v1_00_b)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd, proc_common_v1_00_b)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd, proc_common_v1_00_b)
AddLibrary(ipif_common_v1_00_e, /opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_pkg.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_pkg.vhd, ipif_common_v1_00_e)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_steer.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_steer.vhd, ipif_common_v1_00_e)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/interrupt_control.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/interrupt_control.vhd, ipif_common_v1_00_e)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_pkg.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_pkg.vhd, ipif_common_v1_00_e)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_cmp.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_cmp.vhd, ipif_common_v1_00_e)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ctrl_reg.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ctrl_reg.vhd, ipif_common_v1_00_e)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/burst_size_calc.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/burst_size_calc.vhd, ipif_common_v1_00_e)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg.vhd, ipif_common_v1_00_e)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_sim.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_sim.vhd, ipif_common_v1_00_e)
AddLibrary(dre_v1_00_a, /opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_support.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_support.vhd, dre_v1_00_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_64_top.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_64_top.vhd, dre_v1_00_a)
AddLibrary(plb_ipif_v2_01_a, /opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_top.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_top.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter_top.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter_top.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder_bit.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder_bit.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dpram_select.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dpram_select.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/srl16_fifo.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/srl16_fifo.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dly1_mux.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dly1_mux.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_dp_cntl.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_dp_cntl.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_rd.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_rd.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_top.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_top.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_wr_dre.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_wr_dre.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_dp_cntl.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_dp_cntl.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_top.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_top.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_brst.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/address_decoder.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/address_decoder.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/determinate_timer.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/determinate_timer.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachment.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_sesr_sear.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_sesr_sear.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_reset.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_reset.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_dma_sg.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_dma_sg.vhd, plb_ipif_v2_01_a)
AddSource(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd, VHDL Module)
MoveToLibrary(/opt/Xilinx/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd, plb_ipif_v2_01_a)
CloseProject()
