Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jun 13 21:46:00 2022
| Host         : DESKTOP-O8CIAUJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7vx485t-ffg1761
| Speed File   : -3  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.190        0.000                      0                  204        0.087        0.000                      0                  204        1.501        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_100MHz                     {0.000 3.501}        7.003           142.796         
  clk_out1_design_1_clk_wiz_0  {0.000 3.501}        7.003           142.796         
  clkfbout_design_1_clk_wiz_0  {0.000 3.501}        7.003           142.796         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                       1.501        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        3.190        0.000                      0                  204        0.087        0.000                      0                  204        2.951        0.000                       0                   130  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    5.654        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                       clkfbout_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 3.501 }
Period(ns):         7.003
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         7.003       6.066      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       7.003       92.997     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.501       1.501      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.501       1.501      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.501       1.502      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.501       1.502      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.951ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/icmp_ln1081_10_reg_9072_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.003ns  (clk_out1_design_1_clk_wiz_0 rise@7.003ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.761ns (19.939%)  route 3.056ns (80.061%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns = ( 5.816 - 7.003 ) 
    Source Clock Delay      (SCD):    -1.770ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.610     0.610 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.572    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.834 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.283    -3.551    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.471 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.701    -1.770    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X44Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.198    -1.572 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/Q
                         net (fo=24, routed)          0.781    -0.791    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg
    SLICE_X45Y21         LUT5 (Prop_lut5_I1_O)        0.120    -0.671 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2/O
                         net (fo=2, routed)           0.201    -0.470    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.043    -0.427 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9/O
                         net (fo=1, routed)           0.336    -0.091    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.043    -0.048 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4/O
                         net (fo=14, routed)          0.627     0.579    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I2_O)        0.050     0.629 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_1/O
                         net (fo=4, routed)           0.444     1.073    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_6_fu_3058_p3[0]
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.135     1.208 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4/O
                         net (fo=3, routed)           0.220     1.429    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.129     1.558 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/icmp_ln1081_10_reg_9072[0]_i_3/O
                         net (fo=2, routed)           0.446     2.003    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1143_fu_3620_p2
    SLICE_X42Y20         LUT5 (Prop_lut5_I1_O)        0.043     2.046 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/icmp_ln1081_10_reg_9072[0]_i_1/O
                         net (fo=1, routed)           0.000     2.046    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U_n_30
    SLICE_X42Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/icmp_ln1081_10_reg_9072_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.003     7.003 r  
    AU32                                              0.000     7.003 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     7.003    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     7.498 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     8.393    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461     1.932 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191     4.123    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.195 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.621     5.816    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X42Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/icmp_ln1081_10_reg_9072_reg[0]/C
                         clock pessimism             -0.579     5.238    
                         clock uncertainty           -0.067     5.171    
    SLICE_X42Y20         FDRE (Setup_fdre_C_D)        0.065     5.236    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/icmp_ln1081_10_reg_9072_reg[0]
  -------------------------------------------------------------------
                         required time                          5.236    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1143_reg_9068_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.003ns  (clk_out1_design_1_clk_wiz_0 rise@7.003ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.767ns (20.070%)  route 3.055ns (79.930%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns = ( 5.816 - 7.003 ) 
    Source Clock Delay      (SCD):    -1.770ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.610     0.610 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.572    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.834 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.283    -3.551    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.471 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.701    -1.770    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X44Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.198    -1.572 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/Q
                         net (fo=24, routed)          0.781    -0.791    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg
    SLICE_X45Y21         LUT5 (Prop_lut5_I1_O)        0.120    -0.671 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2/O
                         net (fo=2, routed)           0.201    -0.470    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.043    -0.427 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9/O
                         net (fo=1, routed)           0.336    -0.091    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.043    -0.048 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4/O
                         net (fo=14, routed)          0.627     0.579    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I2_O)        0.050     0.629 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_1/O
                         net (fo=4, routed)           0.444     1.073    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_6_fu_3058_p3[0]
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.135     1.208 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4/O
                         net (fo=3, routed)           0.220     1.429    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.129     1.558 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/icmp_ln1081_10_reg_9072[0]_i_3/O
                         net (fo=2, routed)           0.445     2.002    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1143_fu_3620_p2
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.049     2.051 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1143_reg_9068[0]_i_1/O
                         net (fo=1, routed)           0.000     2.051    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U_n_32
    SLICE_X42Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1143_reg_9068_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.003     7.003 r  
    AU32                                              0.000     7.003 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     7.003    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     7.498 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     8.393    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461     1.932 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191     4.123    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.195 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.621     5.816    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X42Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1143_reg_9068_reg[0]/C
                         clock pessimism             -0.579     5.238    
                         clock uncertainty           -0.067     5.171    
    SLICE_X42Y20         FDRE (Setup_fdre_C_D)        0.081     5.252    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1143_reg_9068_reg[0]
  -------------------------------------------------------------------
                         required time                          5.252    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1084_reg_9064_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.003ns  (clk_out1_design_1_clk_wiz_0 rise@7.003ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.761ns (20.512%)  route 2.949ns (79.488%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns = ( 5.816 - 7.003 ) 
    Source Clock Delay      (SCD):    -1.770ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.610     0.610 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.572    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.834 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.283    -3.551    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.471 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.701    -1.770    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X44Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.198    -1.572 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/Q
                         net (fo=24, routed)          0.781    -0.791    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg
    SLICE_X45Y21         LUT5 (Prop_lut5_I1_O)        0.120    -0.671 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2/O
                         net (fo=2, routed)           0.201    -0.470    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.043    -0.427 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9/O
                         net (fo=1, routed)           0.336    -0.091    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.043    -0.048 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4/O
                         net (fo=14, routed)          0.627     0.579    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I2_O)        0.050     0.629 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_1/O
                         net (fo=4, routed)           0.444     1.073    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_6_fu_3058_p3[0]
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.135     1.208 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4/O
                         net (fo=3, routed)           0.329     1.538    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4_n_0
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.129     1.667 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/icmp_ln1081_10_reg_9072[0]_i_4/O
                         net (fo=3, routed)           0.230     1.897    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1084_reg_90640
    SLICE_X42Y20         LUT3 (Prop_lut3_I1_O)        0.043     1.940 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1084_reg_9064[0]_i_1/O
                         net (fo=1, routed)           0.000     1.940    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U_n_31
    SLICE_X42Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1084_reg_9064_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.003     7.003 r  
    AU32                                              0.000     7.003 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     7.003    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     7.498 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     8.393    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461     1.932 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191     4.123    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.195 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.621     5.816    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X42Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1084_reg_9064_reg[0]/C
                         clock pessimism             -0.579     5.238    
                         clock uncertainty           -0.067     5.171    
    SLICE_X42Y20         FDRE (Setup_fdre_C_D)        0.064     5.235    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1084_reg_9064_reg[0]
  -------------------------------------------------------------------
                         required time                          5.235    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1014_reg_9060_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.003ns  (clk_out1_design_1_clk_wiz_0 rise@7.003ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.723ns (20.427%)  route 2.816ns (79.573%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns = ( 5.816 - 7.003 ) 
    Source Clock Delay      (SCD):    -1.770ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.610     0.610 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.572    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.834 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.283    -3.551    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.471 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.701    -1.770    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X44Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.198    -1.572 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/Q
                         net (fo=24, routed)          0.781    -0.791    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg
    SLICE_X45Y21         LUT5 (Prop_lut5_I1_O)        0.120    -0.671 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2/O
                         net (fo=2, routed)           0.201    -0.470    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.043    -0.427 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9/O
                         net (fo=1, routed)           0.336    -0.091    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.043    -0.048 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4/O
                         net (fo=14, routed)          0.627     0.579    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I2_O)        0.050     0.629 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_1/O
                         net (fo=4, routed)           0.444     1.073    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_6_fu_3058_p3[0]
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.135     1.208 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4/O
                         net (fo=3, routed)           0.329     1.538    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4_n_0
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.134     1.672 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_2/O
                         net (fo=1, routed)           0.097     1.769    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1014_fu_3596_p2
    SLICE_X43Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1014_reg_9060_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.003     7.003 r  
    AU32                                              0.000     7.003 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     7.003    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     7.498 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     8.393    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461     1.932 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191     4.123    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.195 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.621     5.816    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X43Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1014_reg_9060_reg[0]/C
                         clock pessimism             -0.579     5.238    
                         clock uncertainty           -0.067     5.171    
    SLICE_X43Y20         FDRE (Setup_fdre_C_D)       -0.105     5.066    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1014_reg_9060_reg[0]
  -------------------------------------------------------------------
                         required time                          5.066    
                         arrival time                          -1.769    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_68_reg_2080_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.003ns  (clk_out1_design_1_clk_wiz_0 rise@7.003ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.576ns (15.888%)  route 3.049ns (84.112%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 5.817 - 7.003 ) 
    Source Clock Delay      (SCD):    -1.770ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.610     0.610 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.572    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.834 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.283    -3.551    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.471 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.701    -1.770    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X44Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.198    -1.572 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/Q
                         net (fo=24, routed)          0.781    -0.791    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg
    SLICE_X45Y21         LUT5 (Prop_lut5_I1_O)        0.120    -0.671 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2/O
                         net (fo=2, routed)           0.201    -0.470    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.043    -0.427 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9/O
                         net (fo=1, routed)           0.336    -0.091    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.043    -0.048 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4/O
                         net (fo=14, routed)          0.526     0.478    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.043     0.521 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_71_reg_1789[0]_i_11/O
                         net (fo=1, routed)           0.521     1.042    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_71_reg_1789[0]_i_11_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.043     1.085 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_71_reg_1789[0]_i_10/O
                         net (fo=2, routed)           0.329     1.413    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_71_reg_1789[0]_i_10_n_0
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.043     1.456 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_68_reg_2080[0]_i_2/O
                         net (fo=1, routed)           0.356     1.812    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_68_reg_2080[0]_i_2_n_0
    SLICE_X42Y19         LUT5 (Prop_lut5_I0_O)        0.043     1.855 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_68_reg_2080[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U_n_34
    SLICE_X42Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_68_reg_2080_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.003     7.003 r  
    AU32                                              0.000     7.003 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     7.003    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     7.498 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     8.393    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461     1.932 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191     4.123    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.195 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     5.817    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X42Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_68_reg_2080_reg[0]/C
                         clock pessimism             -0.579     5.239    
                         clock uncertainty           -0.067     5.172    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.064     5.236    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_68_reg_2080_reg[0]
  -------------------------------------------------------------------
                         required time                          5.236    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_72_reg_1692_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.003ns  (clk_out1_design_1_clk_wiz_0 rise@7.003ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.616ns (18.882%)  route 2.646ns (81.118%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 5.817 - 7.003 ) 
    Source Clock Delay      (SCD):    -1.770ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.610     0.610 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.572    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.834 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.283    -3.551    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.471 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.701    -1.770    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X44Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.198    -1.572 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/Q
                         net (fo=24, routed)          0.781    -0.791    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg
    SLICE_X45Y21         LUT5 (Prop_lut5_I1_O)        0.120    -0.671 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2/O
                         net (fo=2, routed)           0.201    -0.470    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.043    -0.427 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9/O
                         net (fo=1, routed)           0.336    -0.091    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.043    -0.048 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4/O
                         net (fo=14, routed)          0.631     0.583    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I4_O)        0.043     0.626 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count011_V_fu_228[1]_i_2/O
                         net (fo=4, routed)           0.523     1.149    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count011_V_fu_228_reg[0][1]
    SLICE_X40Y19         LUT6 (Prop_lut6_I4_O)        0.126     1.275 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_72_reg_1692[0]_i_3/O
                         net (fo=1, routed)           0.174     1.449    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_72_reg_1692[0]_i_3_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.043     1.492 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_72_reg_1692[0]_i_1/O
                         net (fo=1, routed)           0.000     1.492    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U_n_35
    SLICE_X42Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_72_reg_1692_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.003     7.003 r  
    AU32                                              0.000     7.003 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     7.003    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     7.498 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     8.393    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461     1.932 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191     4.123    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.195 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     5.817    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X42Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_72_reg_1692_reg[0]/C
                         clock pessimism             -0.579     5.239    
                         clock uncertainty           -0.067     5.172    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.065     5.237    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_72_reg_1692_reg[0]
  -------------------------------------------------------------------
                         required time                          5.237    
                         arrival time                          -1.492    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count110_V_fu_248_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.003ns  (clk_out1_design_1_clk_wiz_0 rise@7.003ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.580ns (19.603%)  route 2.379ns (80.397%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 5.817 - 7.003 ) 
    Source Clock Delay      (SCD):    -1.770ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.610     0.610 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.572    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.834 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.283    -3.551    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.471 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.701    -1.770    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X44Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.198    -1.572 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/Q
                         net (fo=24, routed)          0.781    -0.791    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg
    SLICE_X45Y21         LUT5 (Prop_lut5_I1_O)        0.120    -0.671 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2/O
                         net (fo=2, routed)           0.201    -0.470    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.043    -0.427 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9/O
                         net (fo=1, routed)           0.336    -0.091    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.043    -0.048 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4/O
                         net (fo=14, routed)          0.471     0.423    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.049     0.472 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count110_V_fu_248[0]_i_2/O
                         net (fo=4, routed)           0.313     0.784    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count110_V_fu_248[0]_i_2_n_0
    SLICE_X40Y21         LUT2 (Prop_lut2_I0_O)        0.127     0.911 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count110_V_fu_248[0]_i_1/O
                         net (fo=2, routed)           0.277     1.188    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count110_V_6_fu_3346_p3[0]
    SLICE_X41Y21         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count110_V_fu_248_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.003     7.003 r  
    AU32                                              0.000     7.003 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     7.003    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     7.498 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     8.393    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461     1.932 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191     4.123    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.195 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     5.817    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X41Y21         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count110_V_fu_248_reg[0]/C
                         clock pessimism             -0.579     5.239    
                         clock uncertainty           -0.067     5.172    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)       -0.031     5.141    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count110_V_fu_248_reg[0]
  -------------------------------------------------------------------
                         required time                          5.141    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_fu_228_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.003ns  (clk_out1_design_1_clk_wiz_0 rise@7.003ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.447ns (16.619%)  route 2.243ns (83.381%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.184ns = ( 5.819 - 7.003 ) 
    Source Clock Delay      (SCD):    -1.770ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.610     0.610 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.572    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.834 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.283    -3.551    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.471 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.701    -1.770    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X44Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.198    -1.572 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/Q
                         net (fo=24, routed)          0.781    -0.791    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg
    SLICE_X45Y21         LUT5 (Prop_lut5_I1_O)        0.120    -0.671 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2/O
                         net (fo=2, routed)           0.201    -0.470    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.043    -0.427 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9/O
                         net (fo=1, routed)           0.336    -0.091    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.043    -0.048 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4/O
                         net (fo=14, routed)          0.631     0.583    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4_n_0
    SLICE_X40Y20         LUT4 (Prop_lut4_I2_O)        0.043     0.626 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count011_V_fu_228[0]_i_1/O
                         net (fo=1, routed)           0.293     0.919    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_6_fu_3174_p3[0]
    SLICE_X40Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_fu_228_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.003     7.003 r  
    AU32                                              0.000     7.003 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     7.003    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     7.498 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     8.393    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461     1.932 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191     4.123    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.195 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.624     5.819    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X40Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_fu_228_reg[0]/C
                         clock pessimism             -0.579     5.241    
                         clock uncertainty           -0.067     5.174    
    SLICE_X40Y20         FDRE (Setup_fdre_C_D)       -0.009     5.165    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_fu_228_reg[0]
  -------------------------------------------------------------------
                         required time                          5.165    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count000_V_fu_212_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.003ns  (clk_out1_design_1_clk_wiz_0 rise@7.003ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.447ns (16.719%)  route 2.227ns (83.281%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns = ( 5.817 - 7.003 ) 
    Source Clock Delay      (SCD):    -1.770ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.610     0.610 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.572    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.834 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.283    -3.551    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.471 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.701    -1.770    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X44Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.198    -1.572 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/Q
                         net (fo=24, routed)          0.781    -0.791    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg
    SLICE_X45Y21         LUT5 (Prop_lut5_I1_O)        0.120    -0.671 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2/O
                         net (fo=2, routed)           0.201    -0.470    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.043    -0.427 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9/O
                         net (fo=1, routed)           0.336    -0.091    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.043    -0.048 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4/O
                         net (fo=14, routed)          0.627     0.579    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4_n_0
    SLICE_X40Y21         LUT5 (Prop_lut5_I3_O)        0.043     0.622 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[1]_i_2/O
                         net (fo=4, routed)           0.281     0.903    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count000_V_6_fu_3058_p3[1]
    SLICE_X40Y21         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count000_V_fu_212_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.003     7.003 r  
    AU32                                              0.000     7.003 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     7.003    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     7.498 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     8.393    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461     1.932 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191     4.123    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.195 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622     5.817    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X40Y21         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count000_V_fu_212_reg[1]/C
                         clock pessimism             -0.579     5.239    
                         clock uncertainty           -0.067     5.172    
    SLICE_X40Y21         FDRE (Setup_fdre_C_D)       -0.009     5.163    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count000_V_fu_212_reg[1]
  -------------------------------------------------------------------
                         required time                          5.163    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_fu_228_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.003ns  (clk_out1_design_1_clk_wiz_0 rise@7.003ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.447ns (17.405%)  route 2.121ns (82.595%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.183ns = ( 5.820 - 7.003 ) 
    Source Clock Delay      (SCD):    -1.770ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.610     0.610 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.962     1.572    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -5.834 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.283    -3.551    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    -3.471 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.701    -1.770    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X44Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.198    -1.572 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/Q
                         net (fo=24, routed)          0.781    -0.791    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg
    SLICE_X45Y21         LUT5 (Prop_lut5_I1_O)        0.120    -0.671 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2/O
                         net (fo=2, routed)           0.201    -0.470    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_69_reg_1983[0]_i_2_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I4_O)        0.043    -0.427 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9/O
                         net (fo=1, routed)           0.336    -0.091    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_9_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I5_O)        0.043    -0.048 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4/O
                         net (fo=14, routed)          0.631     0.583    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I4_O)        0.043     0.626 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count011_V_fu_228[1]_i_2/O
                         net (fo=4, routed)           0.172     0.798    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_6_fu_3174_p3[1]
    SLICE_X40Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_fu_228_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      7.003     7.003 r  
    AU32                                              0.000     7.003 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     7.003    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     7.498 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     8.393    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461     1.932 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191     4.123    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.195 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.625     5.820    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X40Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_fu_228_reg[1]/C
                         clock pessimism             -0.579     5.242    
                         clock uncertainty           -0.067     5.175    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)       -0.084     5.091    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_fu_228_reg[1]
  -------------------------------------------------------------------
                         required time                          5.091    
                         arrival time                          -0.798    
  -------------------------------------------------------------------
                         slack                                  4.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.260%)  route 0.057ns (30.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.821    -0.632    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y16         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.100    -0.532 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.057    -0.475    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X40Y16         LUT5 (Prop_lut5_I1_O)        0.028    -0.447 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.447    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X40Y16         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.082    -0.552    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y16         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.068    -0.621    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.087    -0.534    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/prevState_V_0_6_fu_484_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/Bucket_V_1_fu_328_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.911%)  route 0.063ns (33.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.787    -0.666    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X44Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/prevState_V_0_6_fu_484_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.100    -0.566 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/prevState_V_0_6_fu_484_reg[5]/Q
                         net (fo=2, routed)           0.063    -0.503    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/flow_control_loop_pipe_sequential_init_U/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_prevState_V_0_6_out[0]
    SLICE_X45Y17         LUT5 (Prop_lut5_I1_O)        0.028    -0.475 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/flow_control_loop_pipe_sequential_init_U/Bucket_V_1_fu_328[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.475    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/flow_control_loop_pipe_sequential_init_U_n_0
    SLICE_X45Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/Bucket_V_1_fu_328_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.047    -0.587    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X45Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/Bucket_V_1_fu_328_reg[1]/C
                         clock pessimism             -0.067    -0.655    
    SLICE_X45Y17         FDRE (Hold_fdre_C_D)         0.060    -0.595    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/Bucket_V_1_fu_328_reg[1]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/p_Result_s_reg_1496_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.118ns (69.421%)  route 0.052ns (30.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.787    -0.666    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.118    -0.548 r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[0]/Q
                         net (fo=1, routed)           0.052    -0.496    design_1_i/TrellisBuilder_0/inst/p_Result_s_fu_865_p5__0[0]
    SLICE_X47Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Result_s_reg_1496_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.047    -0.587    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X47Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Result_s_reg_1496_reg[0]/C
                         clock pessimism             -0.067    -0.655    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.032    -0.623    design_1_i/TrellisBuilder_0/inst/p_Result_s_reg_1496_reg[0]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.821    -0.632    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y16         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.118    -0.514 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.459    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X40Y16         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.082    -0.552    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X40Y16         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.079    -0.632    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.042    -0.590    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.821    -0.632    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.118    -0.514 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.459    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X42Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.081    -0.553    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.078    -0.632    
    SLICE_X42Y15         FDRE (Hold_fdre_C_D)         0.042    -0.590    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/empty_fu_492_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/Bucket_V_reg_459_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.186%)  route 0.103ns (50.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.787    -0.666    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X44Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/empty_fu_492_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.100    -0.566 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/empty_fu_492_reg[5]/Q
                         net (fo=3, routed)           0.103    -0.463    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_p_out[5]
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/Bucket_V_reg_459_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.047    -0.587    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/Bucket_V_reg_459_reg[1]/C
                         clock pessimism             -0.066    -0.654    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.059    -0.595    design_1_i/TrellisBuilder_0/inst/Bucket_V_reg_459_reg[1]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/empty_fu_492_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/Bucket_V_reg_459_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.945%)  route 0.104ns (51.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.787    -0.666    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X44Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/empty_fu_492_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y17         FDRE (Prop_fdre_C_Q)         0.100    -0.566 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/empty_fu_492_reg[5]/Q
                         net (fo=3, routed)           0.104    -0.462    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_p_out[5]
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/Bucket_V_reg_459_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.047    -0.587    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/Bucket_V_reg_459_reg[0]/C
                         clock pessimism             -0.066    -0.654    
    SLICE_X46Y17         FDRE (Hold_fdre_C_D)         0.059    -0.595    design_1_i/TrellisBuilder_0/inst/Bucket_V_reg_459_reg[0]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.146ns (68.030%)  route 0.069ns (31.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.554ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.819    -0.634    design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X40Y18         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.118    -0.516 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.069    -0.447    design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt[3]
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.028    -0.419 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.419    design_1_i/rst_clk_wiz_100M/U0/SEQ/p_3_out[0]
    SLICE_X41Y18         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.080    -0.554    design_1_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X41Y18         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.068    -0.623    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.061    -0.562    design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.171ns (73.919%)  route 0.060ns (26.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.820    -0.633    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y17         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.107    -0.526 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.060    -0.466    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_2_in3_in
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.064    -0.402 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.402    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X40Y17         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.081    -0.553    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y17         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.079    -0.633    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.087    -0.546    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/TrellisBuilder_0/inst/p_Result_s_reg_1496_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.593%)  route 0.054ns (33.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.787    -0.666    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.107    -0.559 r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.505    design_1_i/TrellisBuilder_0/inst/p_Result_s_fu_865_p5__0[3]
    SLICE_X47Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Result_s_reg_1496_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.047    -0.587    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X47Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Result_s_reg_1496_reg[3]/C
                         clock pessimism             -0.067    -0.655    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.005    -0.650    design_1_i/TrellisBuilder_0/inst/p_Result_s_reg_1496_reg[3]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 3.501 }
Period(ns):         7.003
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.349         7.003       5.653      BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            0.937         7.003       6.066      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            0.750         7.003       6.253      SLICE_X43Y17     design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         7.003       6.253      SLICE_X44Y18     design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[5]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            0.750         7.003       6.253      SLICE_X44Y18     design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         7.003       6.253      SLICE_X47Y17     design_1_i/TrellisBuilder_0/inst/p_Result_s_reg_1496_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         7.003       6.253      SLICE_X47Y17     design_1_i/TrellisBuilder_0/inst/p_Result_s_reg_1496_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         7.003       6.253      SLICE_X47Y17     design_1_i/TrellisBuilder_0/inst/p_Result_s_reg_1496_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         7.003       6.253      SLICE_X46Y17     design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         7.003       6.253      SLICE_X46Y17     design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.003       206.357    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         3.501       2.951      SLICE_X42Y17     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.550         3.501       2.951      SLICE_X42Y17     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.400         3.501       3.101      SLICE_X43Y17     design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         3.501       3.101      SLICE_X43Y17     design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.501       3.101      SLICE_X44Y18     design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[5]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.501       3.101      SLICE_X44Y18     design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[5]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.501       3.101      SLICE_X44Y18     design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.501       3.101      SLICE_X44Y18     design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497_ap_start_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.502       3.102      SLICE_X47Y17     design_1_i/TrellisBuilder_0/inst/p_Result_s_reg_1496_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.501       3.101      SLICE_X47Y17     design_1_i/TrellisBuilder_0/inst/p_Result_s_reg_1496_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.550         3.501       2.951      SLICE_X42Y17     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         3.501       2.951      SLICE_X42Y17     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.501       3.151      SLICE_X46Y17     design_1_i/TrellisBuilder_0/inst/Bucket_V_reg_459_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.501       3.151      SLICE_X46Y17     design_1_i/TrellisBuilder_0/inst/Bucket_V_reg_459_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.501       3.151      SLICE_X46Y17     design_1_i/TrellisBuilder_0/inst/Bucket_V_reg_459_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.501       3.151      SLICE_X46Y17     design_1_i/TrellisBuilder_0/inst/Bucket_V_reg_459_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         3.501       3.151      SLICE_X43Y17     design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         3.501       3.151      SLICE_X43Y17     design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.501       3.151      SLICE_X43Y17     design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.501       3.151      SLICE_X43Y17     design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 3.501 }
Period(ns):         7.003
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.349         7.003       5.653      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         7.003       6.066      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         7.003       6.066      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       7.003       92.997     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       7.003       206.357    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.523ns  (logic 0.608ns (39.922%)  route 0.915ns (60.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    AV30                 IBUF (Prop_ibuf_I_O)         0.608     0.608 r  reset_rtl_0_IBUF_inst/O
                         net (fo=2, routed)           0.915     1.523    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X42Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     0.495 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     1.390    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461    -5.071 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191    -2.880    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.808 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.625    -1.183    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.147ns (19.359%)  route 0.611ns (80.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    AV30                 IBUF (Prop_ibuf_I_O)         0.147     0.147 r  reset_rtl_0_IBUF_inst/O
                         net (fo=2, routed)           0.611     0.758    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X42Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.081    -0.553    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X42Y15         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_ap_vld_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.541ns (66.775%)  route 0.767ns (33.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.046    -0.588    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X44Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.113    -0.475 r  design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.767     0.291    lopt
    AV35                 OBUF (Prop_obuf_I_O)         1.428     1.719 r  Outdecode_o_ap_vld_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.719    Outdecode_o_ap_vld_0
    AV35                                                              r  Outdecode_o_ap_vld_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.544ns (67.140%)  route 0.756ns (32.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.046    -0.588    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X46Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.147    -0.441 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[0]/Q
                         net (fo=2, routed)           0.756     0.314    Outdecode_o_0_OBUF[0]
    BB31                 OBUF (Prop_obuf_I_O)         1.397     1.711 r  Outdecode_o_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.711    Outdecode_o_0[0]
    BB31                                                              r  Outdecode_o_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.518ns (69.285%)  route 0.673ns (30.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.045    -0.589    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X47Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.124    -0.465 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[5]/Q
                         net (fo=2, routed)           0.673     0.208    Outdecode_o_0_OBUF[5]
    BA31                 OBUF (Prop_obuf_I_O)         1.394     1.602 r  Outdecode_o_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.602    Outdecode_o_0[5]
    BA31                                                              r  Outdecode_o_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.505ns (68.740%)  route 0.684ns (31.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.045    -0.589    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X47Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.124    -0.465 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[7]/Q
                         net (fo=2, routed)           0.684     0.219    Outdecode_o_0_OBUF[7]
    AY32                 OBUF (Prop_obuf_I_O)         1.381     1.600 r  Outdecode_o_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.600    Outdecode_o_0[7]
    AY32                                                              r  Outdecode_o_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.520ns (70.288%)  route 0.642ns (29.712%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.046    -0.588    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.124    -0.464 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[1]/Q
                         net (fo=2, routed)           0.642     0.178    Outdecode_o_0_OBUF[1]
    BA30                 OBUF (Prop_obuf_I_O)         1.396     1.573 r  Outdecode_o_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.573    Outdecode_o_0[1]
    BA30                                                              r  Outdecode_o_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.507ns (69.737%)  route 0.654ns (30.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.045    -0.589    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X47Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.124    -0.465 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[6]/Q
                         net (fo=2, routed)           0.654     0.188    Outdecode_o_0_OBUF[6]
    AY33                 OBUF (Prop_obuf_I_O)         1.383     1.571 r  Outdecode_o_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.571    Outdecode_o_0[6]
    AY33                                                              r  Outdecode_o_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.543ns (72.239%)  route 0.593ns (27.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.045    -0.589    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X46Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.147    -0.442 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[4]/Q
                         net (fo=2, routed)           0.593     0.151    Outdecode_o_0_OBUF[4]
    BA32                 OBUF (Prop_obuf_I_O)         1.396     1.547 r  Outdecode_o_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.547    Outdecode_o_0[4]
    BA32                                                              r  Outdecode_o_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.500ns (71.103%)  route 0.610ns (28.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.046    -0.588    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.124    -0.464 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[2]/Q
                         net (fo=2, routed)           0.610     0.145    Outdecode_o_0_OBUF[2]
    AY30                 OBUF (Prop_obuf_I_O)         1.376     1.521 r  Outdecode_o_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.521    Outdecode_o_0[2]
    AY30                                                              r  Outdecode_o_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.497ns (71.881%)  route 0.586ns (28.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.046    -0.588    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.124    -0.464 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[3]/Q
                         net (fo=2, routed)           0.586     0.121    Outdecode_o_0_OBUF[3]
    AW30                 OBUF (Prop_obuf_I_O)         1.373     1.495 r  Outdecode_o_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.495    Outdecode_o_0[3]
    AW30                                                              r  Outdecode_o_0[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.672ns  (logic 1.254ns (75.009%)  route 0.418ns (24.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.786    -0.667    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.100    -0.567 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[3]/Q
                         net (fo=2, routed)           0.418    -0.149    Outdecode_o_0_OBUF[3]
    AW30                 OBUF (Prop_obuf_I_O)         1.154     1.005 r  Outdecode_o_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.005    Outdecode_o_0[3]
    AW30                                                              r  Outdecode_o_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.256ns (73.949%)  route 0.443ns (26.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.786    -0.667    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.100    -0.567 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[2]/Q
                         net (fo=2, routed)           0.443    -0.124    Outdecode_o_0_OBUF[2]
    AY30                 OBUF (Prop_obuf_I_O)         1.156     1.032 r  Outdecode_o_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.032    Outdecode_o_0[2]
    AY30                                                              r  Outdecode_o_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.294ns (75.324%)  route 0.424ns (24.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.785    -0.668    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X46Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.118    -0.550 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[4]/Q
                         net (fo=2, routed)           0.424    -0.126    Outdecode_o_0_OBUF[4]
    BA32                 OBUF (Prop_obuf_I_O)         1.176     1.051 r  Outdecode_o_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.051    Outdecode_o_0[4]
    BA32                                                              r  Outdecode_o_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.263ns (72.719%)  route 0.474ns (27.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.785    -0.668    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X47Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.100    -0.568 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[6]/Q
                         net (fo=2, routed)           0.474    -0.094    Outdecode_o_0_OBUF[6]
    AY33                 OBUF (Prop_obuf_I_O)         1.163     1.069 r  Outdecode_o_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.069    Outdecode_o_0[6]
    AY33                                                              r  Outdecode_o_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.276ns (73.316%)  route 0.464ns (26.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.786    -0.667    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X47Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.100    -0.567 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[1]/Q
                         net (fo=2, routed)           0.464    -0.103    Outdecode_o_0_OBUF[1]
    BA30                 OBUF (Prop_obuf_I_O)         1.176     1.073 r  Outdecode_o_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.073    Outdecode_o_0[1]
    BA30                                                              r  Outdecode_o_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.261ns (71.719%)  route 0.497ns (28.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.785    -0.668    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X47Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.100    -0.568 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[7]/Q
                         net (fo=2, routed)           0.497    -0.071    Outdecode_o_0_OBUF[7]
    AY32                 OBUF (Prop_obuf_I_O)         1.161     1.091 r  Outdecode_o_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.091    Outdecode_o_0[7]
    AY32                                                              r  Outdecode_o_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.275ns (72.145%)  route 0.492ns (27.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.785    -0.668    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X47Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.100    -0.568 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[5]/Q
                         net (fo=2, routed)           0.492    -0.076    Outdecode_o_0_OBUF[5]
    BA31                 OBUF (Prop_obuf_I_O)         1.175     1.099 r  Outdecode_o_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.099    Outdecode_o_0[5]
    BA31                                                              r  Outdecode_o_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.295ns (69.565%)  route 0.567ns (30.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.786    -0.667    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/ap_clk
    SLICE_X46Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y18         FDRE (Prop_fdre_C_Q)         0.118    -0.549 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_569/p_Val2_s_fu_340_reg[0]/Q
                         net (fo=2, routed)           0.567     0.018    Outdecode_o_0_OBUF[0]
    BB31                 OBUF (Prop_obuf_I_O)         1.177     1.195 r  Outdecode_o_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.195    Outdecode_o_0[0]
    BB31                                                              r  Outdecode_o_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            Outdecode_o_ap_vld_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.290ns (69.074%)  route 0.578ns (30.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.651    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.261    -2.610 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.131    -1.479    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.453 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         0.786    -0.667    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X44Y18         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.091    -0.576 r  design_1_i/TrellisBuilder_0/inst/ap_CS_fsm_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.578     0.002    lopt
    AV35                 OBUF (Prop_obuf_I_O)         1.199     1.201 r  Outdecode_o_ap_vld_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.201    Outdecode_o_ap_vld_0
    AV35                                                              r  Outdecode_o_ap_vld_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 0.030ns (1.326%)  route 2.233ns (98.674%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      3.501     3.501 f  
    AU32                                              0.000     3.501 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     3.501    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     3.816 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.369    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.731     0.638 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.199     1.837    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.867 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.034     2.901    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@3.501ns period=7.003ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.889ns  (logic 0.072ns (1.851%)  route 3.817ns (98.149%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     0.495 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     1.390    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.461    -5.071 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.191    -2.880    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    -2.808 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.626    -1.182    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 In_EncodeStream_0[15]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1143_reg_9068_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.124ns  (logic 1.025ns (19.994%)  route 4.099ns (80.006%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR32                                              0.000     0.000 f  In_EncodeStream_0[15] (IN)
                         net (fo=0)                   0.000     0.000    In_EncodeStream_0[15]
    AR32                 IBUF (Prop_ibuf_I_O)         0.579     0.579 f  In_EncodeStream_0_IBUF[15]_inst/O
                         net (fo=3, routed)           1.924     2.502    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/In_EncodeStream[5]
    SLICE_X44Y20         LUT6 (Prop_lut6_I5_O)        0.043     2.545 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2/O
                         net (fo=3, routed)           0.628     3.174    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.043     3.217 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3/O
                         net (fo=29, routed)          0.438     3.655    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.047     3.702 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_1/O
                         net (fo=4, routed)           0.444     4.146    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_6_fu_3058_p3[0]
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.135     4.281 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4/O
                         net (fo=3, routed)           0.220     4.501    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.129     4.630 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/icmp_ln1081_10_reg_9072[0]_i_3/O
                         net (fo=2, routed)           0.445     5.075    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1143_fu_3620_p2
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.049     5.124 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1143_reg_9068[0]_i_1/O
                         net (fo=1, routed)           0.000     5.124    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U_n_32
    SLICE_X42Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1143_reg_9068_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     0.495 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     1.390    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461    -5.071 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191    -2.880    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.808 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.621    -1.187    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X42Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1143_reg_9068_reg[0]/C

Slack:                    inf
  Source:                 In_EncodeStream_0[15]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/icmp_ln1081_10_reg_9072_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 1.019ns (19.897%)  route 4.100ns (80.103%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR32                                              0.000     0.000 f  In_EncodeStream_0[15] (IN)
                         net (fo=0)                   0.000     0.000    In_EncodeStream_0[15]
    AR32                 IBUF (Prop_ibuf_I_O)         0.579     0.579 f  In_EncodeStream_0_IBUF[15]_inst/O
                         net (fo=3, routed)           1.924     2.502    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/In_EncodeStream[5]
    SLICE_X44Y20         LUT6 (Prop_lut6_I5_O)        0.043     2.545 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2/O
                         net (fo=3, routed)           0.628     3.174    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.043     3.217 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3/O
                         net (fo=29, routed)          0.438     3.655    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.047     3.702 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_1/O
                         net (fo=4, routed)           0.444     4.146    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_6_fu_3058_p3[0]
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.135     4.281 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4/O
                         net (fo=3, routed)           0.220     4.501    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.129     4.630 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/icmp_ln1081_10_reg_9072[0]_i_3/O
                         net (fo=2, routed)           0.446     5.076    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1143_fu_3620_p2
    SLICE_X42Y20         LUT5 (Prop_lut5_I1_O)        0.043     5.119 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/icmp_ln1081_10_reg_9072[0]_i_1/O
                         net (fo=1, routed)           0.000     5.119    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U_n_30
    SLICE_X42Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/icmp_ln1081_10_reg_9072_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     0.495 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     1.390    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461    -5.071 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191    -2.880    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.808 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.621    -1.187    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X42Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/icmp_ln1081_10_reg_9072_reg[0]/C

Slack:                    inf
  Source:                 In_EncodeStream_0[15]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1084_reg_9064_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.012ns  (logic 1.019ns (20.320%)  route 3.994ns (79.680%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR32                                              0.000     0.000 f  In_EncodeStream_0[15] (IN)
                         net (fo=0)                   0.000     0.000    In_EncodeStream_0[15]
    AR32                 IBUF (Prop_ibuf_I_O)         0.579     0.579 f  In_EncodeStream_0_IBUF[15]_inst/O
                         net (fo=3, routed)           1.924     2.502    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/In_EncodeStream[5]
    SLICE_X44Y20         LUT6 (Prop_lut6_I5_O)        0.043     2.545 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2/O
                         net (fo=3, routed)           0.628     3.174    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.043     3.217 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3/O
                         net (fo=29, routed)          0.438     3.655    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.047     3.702 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_1/O
                         net (fo=4, routed)           0.444     4.146    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_6_fu_3058_p3[0]
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.135     4.281 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4/O
                         net (fo=3, routed)           0.329     4.610    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4_n_0
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.129     4.739 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/icmp_ln1081_10_reg_9072[0]_i_4/O
                         net (fo=3, routed)           0.230     4.969    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1084_reg_90640
    SLICE_X42Y20         LUT3 (Prop_lut3_I1_O)        0.043     5.012 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1084_reg_9064[0]_i_1/O
                         net (fo=1, routed)           0.000     5.012    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U_n_31
    SLICE_X42Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1084_reg_9064_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     0.495 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     1.390    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461    -5.071 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191    -2.880    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.808 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.621    -1.187    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X42Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1084_reg_9064_reg[0]/C

Slack:                    inf
  Source:                 In_EncodeStream_0[15]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_68_reg_2080_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.007ns  (logic 0.837ns (16.708%)  route 4.170ns (83.292%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR32                                              0.000     0.000 f  In_EncodeStream_0[15] (IN)
                         net (fo=0)                   0.000     0.000    In_EncodeStream_0[15]
    AR32                 IBUF (Prop_ibuf_I_O)         0.579     0.579 f  In_EncodeStream_0_IBUF[15]_inst/O
                         net (fo=3, routed)           1.924     2.502    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/In_EncodeStream[5]
    SLICE_X44Y20         LUT6 (Prop_lut6_I5_O)        0.043     2.545 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2/O
                         net (fo=3, routed)           0.628     3.174    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.043     3.217 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3/O
                         net (fo=29, routed)          0.540     3.757    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I2_O)        0.043     3.800 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_72_reg_1692[0]_i_9/O
                         net (fo=2, routed)           0.394     4.194    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_72_reg_1692[0]_i_9_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I1_O)        0.043     4.237 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_71_reg_1789[0]_i_10/O
                         net (fo=2, routed)           0.329     4.565    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_71_reg_1789[0]_i_10_n_0
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.043     4.608 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_68_reg_2080[0]_i_2/O
                         net (fo=1, routed)           0.356     4.964    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_68_reg_2080[0]_i_2_n_0
    SLICE_X42Y19         LUT5 (Prop_lut5_I0_O)        0.043     5.007 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_68_reg_2080[0]_i_1/O
                         net (fo=1, routed)           0.000     5.007    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U_n_34
    SLICE_X42Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_68_reg_2080_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     0.495 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     1.390    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461    -5.071 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191    -2.880    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.808 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622    -1.186    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X42Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_68_reg_2080_reg[0]/C

Slack:                    inf
  Source:                 In_EncodeStream_0[15]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1014_reg_9060_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 0.981ns (20.251%)  route 3.861ns (79.749%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR32                                              0.000     0.000 f  In_EncodeStream_0[15] (IN)
                         net (fo=0)                   0.000     0.000    In_EncodeStream_0[15]
    AR32                 IBUF (Prop_ibuf_I_O)         0.579     0.579 f  In_EncodeStream_0_IBUF[15]_inst/O
                         net (fo=3, routed)           1.924     2.502    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/In_EncodeStream[5]
    SLICE_X44Y20         LUT6 (Prop_lut6_I5_O)        0.043     2.545 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2/O
                         net (fo=3, routed)           0.628     3.174    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.043     3.217 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3/O
                         net (fo=29, routed)          0.438     3.655    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3_n_0
    SLICE_X40Y21         LUT4 (Prop_lut4_I1_O)        0.047     3.702 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_1/O
                         net (fo=4, routed)           0.444     4.146    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_6_fu_3058_p3[0]
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.135     4.281 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4/O
                         net (fo=3, routed)           0.329     4.610    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_4_n_0
    SLICE_X42Y20         LUT2 (Prop_lut2_I1_O)        0.134     4.744 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/and_ln1014_reg_9060[0]_i_2/O
                         net (fo=1, routed)           0.097     4.842    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1014_fu_3596_p2
    SLICE_X43Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1014_reg_9060_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     0.495 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     1.390    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461    -5.071 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191    -2.880    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.808 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.621    -1.187    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X43Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/and_ln1014_reg_9060_reg[0]/C

Slack:                    inf
  Source:                 In_EncodeStream_0[15]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_72_reg_1692_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.670ns  (logic 0.877ns (18.769%)  route 3.794ns (81.231%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR32                                              0.000     0.000 f  In_EncodeStream_0[15] (IN)
                         net (fo=0)                   0.000     0.000    In_EncodeStream_0[15]
    AR32                 IBUF (Prop_ibuf_I_O)         0.579     0.579 f  In_EncodeStream_0_IBUF[15]_inst/O
                         net (fo=3, routed)           1.924     2.502    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/In_EncodeStream[5]
    SLICE_X44Y20         LUT6 (Prop_lut6_I5_O)        0.043     2.545 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2/O
                         net (fo=3, routed)           0.628     3.174    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.043     3.217 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3/O
                         net (fo=29, routed)          0.545     3.761    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3_n_0
    SLICE_X40Y20         LUT5 (Prop_lut5_I2_O)        0.043     3.804 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count011_V_fu_228[1]_i_2/O
                         net (fo=4, routed)           0.523     4.327    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count011_V_fu_228_reg[0][1]
    SLICE_X40Y19         LUT6 (Prop_lut6_I4_O)        0.126     4.453 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_72_reg_1692[0]_i_3/O
                         net (fo=1, routed)           0.174     4.627    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_72_reg_1692[0]_i_3_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I1_O)        0.043     4.670 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/choice_72_reg_1692[0]_i_1/O
                         net (fo=1, routed)           0.000     4.670    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U_n_35
    SLICE_X42Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_72_reg_1692_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     0.495 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     1.390    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461    -5.071 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191    -2.880    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.808 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622    -1.186    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X42Y19         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/choice_72_reg_1692_reg[0]/C

Slack:                    inf
  Source:                 In_EncodeStream_0[15]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count110_V_fu_248_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.320ns  (logic 0.839ns (19.410%)  route 3.482ns (80.590%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR32                                              0.000     0.000 f  In_EncodeStream_0[15] (IN)
                         net (fo=0)                   0.000     0.000    In_EncodeStream_0[15]
    AR32                 IBUF (Prop_ibuf_I_O)         0.579     0.579 f  In_EncodeStream_0_IBUF[15]_inst/O
                         net (fo=3, routed)           1.924     2.502    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/In_EncodeStream[5]
    SLICE_X44Y20         LUT6 (Prop_lut6_I5_O)        0.043     2.545 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2/O
                         net (fo=3, routed)           0.628     3.174    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.043     3.217 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3/O
                         net (fo=29, routed)          0.340     3.556    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I1_O)        0.047     3.603 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count110_V_fu_248[0]_i_2/O
                         net (fo=4, routed)           0.313     3.916    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count110_V_fu_248[0]_i_2_n_0
    SLICE_X40Y21         LUT2 (Prop_lut2_I0_O)        0.127     4.043 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count110_V_fu_248[0]_i_1/O
                         net (fo=2, routed)           0.277     4.320    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count110_V_6_fu_3346_p3[0]
    SLICE_X41Y21         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count110_V_fu_248_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     0.495 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     1.390    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461    -5.071 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191    -2.880    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.808 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622    -1.186    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X41Y21         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count110_V_fu_248_reg[0]/C

Slack:                    inf
  Source:                 In_EncodeStream_0[15]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_fu_228_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.708ns (17.267%)  route 3.390ns (82.733%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR32                                              0.000     0.000 f  In_EncodeStream_0[15] (IN)
                         net (fo=0)                   0.000     0.000    In_EncodeStream_0[15]
    AR32                 IBUF (Prop_ibuf_I_O)         0.579     0.579 f  In_EncodeStream_0_IBUF[15]_inst/O
                         net (fo=3, routed)           1.924     2.502    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/In_EncodeStream[5]
    SLICE_X44Y20         LUT6 (Prop_lut6_I5_O)        0.043     2.545 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2/O
                         net (fo=3, routed)           0.628     3.174    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.043     3.217 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3/O
                         net (fo=29, routed)          0.545     3.761    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3_n_0
    SLICE_X40Y20         LUT4 (Prop_lut4_I1_O)        0.043     3.804 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count011_V_fu_228[0]_i_1/O
                         net (fo=1, routed)           0.293     4.097    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_6_fu_3174_p3[0]
    SLICE_X40Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_fu_228_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     0.495 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     1.390    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461    -5.071 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191    -2.880    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.808 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.624    -1.184    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X40Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count011_V_fu_228_reg[0]/C

Slack:                    inf
  Source:                 In_EncodeStream_0[15]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count101_V_fu_240_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.007ns  (logic 0.708ns (17.657%)  route 3.300ns (82.343%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR32                                              0.000     0.000 f  In_EncodeStream_0[15] (IN)
                         net (fo=0)                   0.000     0.000    In_EncodeStream_0[15]
    AR32                 IBUF (Prop_ibuf_I_O)         0.579     0.579 f  In_EncodeStream_0_IBUF[15]_inst/O
                         net (fo=3, routed)           1.924     2.502    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/In_EncodeStream[5]
    SLICE_X44Y20         LUT6 (Prop_lut6_I5_O)        0.043     2.545 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2/O
                         net (fo=3, routed)           0.628     3.174    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.043     3.217 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3/O
                         net (fo=29, routed)          0.552     3.768    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3_n_0
    SLICE_X40Y20         LUT4 (Prop_lut4_I1_O)        0.043     3.811 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count101_V_fu_240[0]_i_1/O
                         net (fo=1, routed)           0.196     4.007    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count101_V_6_fu_3270_p3[0]
    SLICE_X40Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count101_V_fu_240_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     0.495 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     1.390    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461    -5.071 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191    -2.880    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.808 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.624    -1.184    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X40Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count101_V_fu_240_reg[0]/C

Slack:                    inf
  Source:                 In_EncodeStream_0[15]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count110_V_fu_248_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 0.708ns (17.722%)  route 3.285ns (82.278%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR32                                              0.000     0.000 f  In_EncodeStream_0[15] (IN)
                         net (fo=0)                   0.000     0.000    In_EncodeStream_0[15]
    AR32                 IBUF (Prop_ibuf_I_O)         0.579     0.579 f  In_EncodeStream_0_IBUF[15]_inst/O
                         net (fo=3, routed)           1.924     2.502    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/In_EncodeStream[5]
    SLICE_X44Y20         LUT6 (Prop_lut6_I5_O)        0.043     2.545 f  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2/O
                         net (fo=3, routed)           0.628     3.174    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.043     3.217 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3/O
                         net (fo=29, routed)          0.439     3.656    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3_n_0
    SLICE_X40Y21         LUT5 (Prop_lut5_I3_O)        0.043     3.699 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count110_V_fu_248[1]_i_1/O
                         net (fo=3, routed)           0.294     3.992    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count110_V_6_fu_3346_p3[1]
    SLICE_X40Y21         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count110_V_fu_248_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.495     0.495 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.895     1.390    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.461    -5.071 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.191    -2.880    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    -2.808 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.622    -1.186    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X40Y21         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count110_V_fu_248_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Outdecode_i_0[3]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.450%)  route 0.530ns (80.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AT30                                              0.000     0.000 r  Outdecode_i_0[3] (IN)
                         net (fo=0)                   0.000     0.000    Outdecode_i_0[3]
    AT30                 IBUF (Prop_ibuf_I_O)         0.128     0.128 r  Outdecode_i_0_IBUF[3]_inst/O
                         net (fo=1, routed)           0.530     0.658    design_1_i/TrellisBuilder_0/inst/Outdecode_i[3]
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.047    -0.587    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[3]/C

Slack:                    inf
  Source:                 Outdecode_i_0[2]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.683ns  (logic 0.155ns (22.646%)  route 0.528ns (77.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU31                                              0.000     0.000 r  Outdecode_i_0[2] (IN)
                         net (fo=0)                   0.000     0.000    Outdecode_i_0[2]
    AU31                 IBUF (Prop_ibuf_I_O)         0.155     0.155 r  Outdecode_i_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.528     0.683    design_1_i/TrellisBuilder_0/inst/Outdecode_i[2]
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.047    -0.587    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[2]/C

Slack:                    inf
  Source:                 Outdecode_i_0[0]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.128ns (18.578%)  route 0.563ns (81.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN30                                              0.000     0.000 r  Outdecode_i_0[0] (IN)
                         net (fo=0)                   0.000     0.000    Outdecode_i_0[0]
    AN30                 IBUF (Prop_ibuf_I_O)         0.128     0.128 r  Outdecode_i_0_IBUF[0]_inst/O
                         net (fo=1, routed)           0.563     0.691    design_1_i/TrellisBuilder_0/inst/Outdecode_i[0]
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.047    -0.587    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[0]/C

Slack:                    inf
  Source:                 Outdecode_i_0[6]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.132ns (18.926%)  route 0.567ns (81.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR30                                              0.000     0.000 r  Outdecode_i_0[6] (IN)
                         net (fo=0)                   0.000     0.000    Outdecode_i_0[6]
    AR30                 IBUF (Prop_ibuf_I_O)         0.132     0.132 r  Outdecode_i_0_IBUF[6]_inst/O
                         net (fo=1, routed)           0.567     0.700    design_1_i/TrellisBuilder_0/inst/Outdecode_i[6]
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.047    -0.587    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[6]/C

Slack:                    inf
  Source:                 Outdecode_i_0[1]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.151ns (20.953%)  route 0.568ns (79.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV31                                              0.000     0.000 r  Outdecode_i_0[1] (IN)
                         net (fo=0)                   0.000     0.000    Outdecode_i_0[1]
    AV31                 IBUF (Prop_ibuf_I_O)         0.151     0.151 r  Outdecode_i_0_IBUF[1]_inst/O
                         net (fo=1, routed)           0.568     0.718    design_1_i/TrellisBuilder_0/inst/Outdecode_i[1]
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.047    -0.587    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[1]/C

Slack:                    inf
  Source:                 Outdecode_i_0[7]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.154ns (21.367%)  route 0.565ns (78.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW31                                              0.000     0.000 r  Outdecode_i_0[7] (IN)
                         net (fo=0)                   0.000     0.000    Outdecode_i_0[7]
    AW31                 IBUF (Prop_ibuf_I_O)         0.154     0.154 r  Outdecode_i_0_IBUF[7]_inst/O
                         net (fo=1, routed)           0.565     0.719    design_1_i/TrellisBuilder_0/inst/Outdecode_i[7]
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.047    -0.587    design_1_i/TrellisBuilder_0/inst/ap_clk
    SLICE_X46Y17         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/p_Val2_s_reg_1491_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.028ns (3.751%)  route 0.719ns (96.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.719     0.719    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X40Y17         LUT4 (Prop_lut4_I0_O)        0.028     0.747 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X40Y17         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.081    -0.553    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X40Y17         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 In_EncodeStream_0[9]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count010_V_fu_224_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.174ns (15.234%)  route 0.969ns (84.766%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP31                                              0.000     0.000 f  In_EncodeStream_0[9] (IN)
                         net (fo=0)                   0.000     0.000    In_EncodeStream_0[9]
    AP31                 IBUF (Prop_ibuf_I_O)         0.114     0.114 f  In_EncodeStream_0_IBUF[9]_inst/O
                         net (fo=4, routed)           0.840     0.954    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/In_EncodeStream[3]
    SLICE_X43Y19         LUT6 (Prop_lut6_I4_O)        0.028     0.982 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3/O
                         net (fo=29, routed)          0.129     1.111    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_3_n_0
    SLICE_X42Y21         LUT3 (Prop_lut3_I1_O)        0.032     1.143 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count010_V_fu_224[1]_i_1/O
                         net (fo=1, routed)           0.000     1.143    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count010_V_3_fu_3134_p2[1]
    SLICE_X42Y21         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count010_V_fu_224_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.075    -0.559    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X42Y21         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count010_V_fu_224_reg[1]/C

Slack:                    inf
  Source:                 In_EncodeStream_0[18]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count111_V_fu_252_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.175ns (14.412%)  route 1.041ns (85.588%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP32                                              0.000     0.000 f  In_EncodeStream_0[18] (IN)
                         net (fo=0)                   0.000     0.000    In_EncodeStream_0[18]
    AP32                 IBUF (Prop_ibuf_I_O)         0.119     0.119 f  In_EncodeStream_0_IBUF[18]_inst/O
                         net (fo=3, routed)           0.692     0.812    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/In_EncodeStream[6]
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.028     0.840 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_3/O
                         net (fo=3, routed)           0.241     1.081    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_3_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I2_O)        0.028     1.109 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count111_V_fu_252[1]_i_1/O
                         net (fo=5, routed)           0.107     1.216    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count111_V_3_fu_3368_p2[1]
    SLICE_X41Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count111_V_fu_252_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.078    -0.556    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X41Y20         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count111_V_fu_252_reg[1]/C

Slack:                    inf
  Source:                 In_EncodeStream_0[9]
                            (input port)
  Destination:            design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count101_V_fu_240_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@3.501ns period=7.003ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.170ns (13.804%)  route 1.062ns (86.196%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP31                                              0.000     0.000 f  In_EncodeStream_0[9] (IN)
                         net (fo=0)                   0.000     0.000    In_EncodeStream_0[9]
    AP31                 IBUF (Prop_ibuf_I_O)         0.114     0.114 f  In_EncodeStream_0_IBUF[9]_inst/O
                         net (fo=4, routed)           0.732     0.846    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/In_EncodeStream[3]
    SLICE_X45Y20         LUT6 (Prop_lut6_I4_O)        0.028     0.874 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4/O
                         net (fo=14, routed)          0.239     1.113    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count000_V_fu_212[0]_i_4_n_0
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.028     1.141 r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/flow_control_loop_pipe_sequential_init_U/count101_V_fu_240[1]_i_1/O
                         net (fo=3, routed)           0.092     1.232    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count101_V_6_fu_3270_p3[1]
    SLICE_X41Y22         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count101_V_fu_240_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.868    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.731    -2.863 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.199    -1.664    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.634 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=128, routed)         1.076    -0.558    design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/ap_clk
    SLICE_X41Y22         FDRE                                         r  design_1_i/TrellisBuilder_0/inst/grp_TrellisBuilder_Pipeline_TrellisLoop_fu_497/count101_V_fu_240_reg[1]/C





