Project Information                   e:\vhdl designs\231designs\10up1\up1.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 01/19/2002 12:07:52

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


UP1


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

up1       EPF10K70RC240-4  18     49     0    0         0  %    290      7  %

User Pins:                 18     49     0  



Project Information                   e:\vhdl designs\231designs\10up1\up1.rpt

** STATE MACHINE ASSIGNMENTS **


state: MACHINE
        OF BITS (
           state~9,
           state~8,
           state~7,
           state~6,
           state~5,
           state~4,
           state~3,
           state~2,
           state~1
        )
        WITH STATES (
                        reset_pc = B"000000000", 
                           fetch = B"110000000", 
                          decode = B"101000000", 
                     execute_add = B"100100000", 
                    execute_load = B"100010000", 
                   execute_store = B"100001000", 
                  execute_store3 = B"100000100", 
                  execute_store2 = B"100000010", 
                    execute_jump = B"100000001"
);



Project Information                   e:\vhdl designs\231designs\10up1\up1.rpt

** FILE HIERARCHY **



|lpm_add_sub:418|
|lpm_add_sub:418|addcore:adder|
|lpm_add_sub:418|altshift:result_ext_latency_ffs|
|lpm_add_sub:418|altshift:carry_ext_latency_ffs|
|lpm_add_sub:418|altshift:oflow_ext_latency_ffs|
|lpm_compare:633|
|lpm_compare:633|comptree:comparator|
|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|
|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|lpm_compare:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|lpm_compare:633|altshift:aeb_ext_lat_ffs|
|lpm_compare:633|altshift:agb_ext_lat_ffs|
|lpm_compare:634|
|lpm_compare:634|comptree:comparator|
|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|
|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|
|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp3|
|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp2|
|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp1|
|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp0|
|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|
|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp1|
|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp0|
|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|
|lpm_compare:634|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|
|lpm_compare:634|altshift:aeb_ext_lat_ffs|
|lpm_compare:634|altshift:agb_ext_lat_ffs|
|lpm_add_sub:733|
|lpm_add_sub:733|addcore:adder|
|lpm_add_sub:733|altshift:result_ext_latency_ffs|
|lpm_add_sub:733|altshift:carry_ext_latency_ffs|
|lpm_add_sub:733|altshift:oflow_ext_latency_ffs|


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

***** Logic for device 'up1' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                                                                                                                                         
                                                                            d                                                            
                  R R R R R R R   R R R R R d R   R R R R R R R   R R R d d a R R R R     R d R     R   d d d R R R R   R R   R d R   R  
                P E E E E E E E   E E E E E a E   E E E E E E E   E E E a a t E E E E   A E a E   A E   a a a E E E E   E E P E a E P E  
                C S S S S S S S G S S S S S t S V S S S S S S S G S S S t t a S S S S V C S t S   C S G t t t S S S S V S S C S t S C S  
                _ E E E E E E E N E E E E E a E C E E E E E E E N E E E a a _ E E E E C _ E a E a _ E N a a a E E E E C E E _ E a E _ E  
                o R R R R R R R D R R R R R _ R C R R R R R R R D R R R _ _ i R R R R C o R _ R d o R D _ _ _ R R R R C R R o R _ R o R  
                u V V V V V V V I V V V V V i V I V V V V V V V I V V V i i n V V V V I u V i V d u V I i i i V V V V I V V u V i V u V  
                t E E E E E E E N E E E E E n E N E E E E E E E N E E E n n 1 E E E E N t E n E r t E N n n n E E E E N E E t E n E t E  
                5 D D D D D D D T D D D D D 6 D T D D D D D D D T D D D 0 4 2 D D D D T 5 D 2 D 2 9 D T 7 1 5 D D D D T D D 2 D 3 D 0 D  
              --------------------------------------------------------------------------------------------------------------------------_ 
             / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
            /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
      #TCK |  1                                                                                                                         180 | ^DATA0 
^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
     ^nCEO |  3                                                                                                                         178 | ^nCE 
      #TDO |  4                                                                                                                         177 | #TDI 
    VCCINT |  5                                                                                                                         176 | GNDINT 
   AC_out6 |  6                                                                                                                         175 | data_out1 
   AC_out7 |  7                                                                                                                         174 | data_out6 
   AC_out1 |  8                                                                                                                         173 | data_out0 
 data_out2 |  9                                                                                                                         172 | AC_out4 
    GNDINT | 10                                                                                                                         171 | data_out4 
 data_out7 | 11                                                                                                                         170 | VCCINT 
  RESERVED | 12                                                                                                                         169 | data_out3 
data_out11 | 13                                                                                                                         168 | data_out9 
data_out12 | 14                                                                                                                         167 | RESERVED 
  RESERVED | 15                                                                                                                         166 | data_out5 
    VCCINT | 16                                                                                                                         165 | GNDINT 
  RESERVED | 17                                                                                                                         164 | data_out14 
  RESERVED | 18                                                                                                                         163 | wr 
 data_in15 | 19                                                                                                                         162 | addr3 
  RESERVED | 20                                                                                                                         161 | addr0 
 data_in14 | 21                                                                                                                         160 | VCCINT 
    GNDINT | 22                                                                                                                         159 | addr4 
  AC_out14 | 23                                                                                                                         158 | PC_out4 
 data_in13 | 24                                                                                                                         157 | AC_out12 
  RESERVED | 25                                                                                                                         156 | RESERVED 
  RESERVED | 26                                                                                                                         155 | GNDINT 
    VCCINT | 27                                                                                                                         154 | AC_out15 
  RESERVED | 28                                                                                                                         153 | data_out15 
  RESERVED | 29                                                                                                                         152 | AC_out2 
  RESERVED | 30                                                                                                                         151 | data_out13 
  RESERVED | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
    GNDINT | 32                                                                                                                         149 | AC_out3 
  RESERVED | 33                                                                                                                         148 | RESERVED 
  RESERVED | 34                                                                                                                         147 | RESERVED 
  RESERVED | 35                                                                                                                         146 | RESERVED 
  RESERVED | 36                                                                                                                         145 | GNDINT 
    VCCINT | 37                                                                                                                         144 | RESERVED 
  RESERVED | 38                                                                                                                         143 | PC_out7 
  RESERVED | 39                                                                                                                         142 | data_out8 
  RESERVED | 40                                                                                                                         141 | data_out10 
  RESERVED | 41                                                                                                                         140 | VCCINT 
    GNDINT | 42                                                                                                                         139 | AC_out8 
  data_in8 | 43                                                                                                                         138 | AC_out10 
  RESERVED | 44                                                                                                                         137 | RESERVED 
     addr7 | 45                                                                                                                         136 | RESERVED 
  RESERVED | 46                                                                                                                         135 | GNDINT 
    VCCINT | 47                                                                                                                         134 | RESERVED 
  RESERVED | 48                                                                                                                         133 | RESERVED 
  RESERVED | 49                                                                                                                         132 | RESERVED 
  RESERVED | 50                                                                                                                         131 | AC_out11 
  RESERVED | 51                                                                                                                         130 | VCCINT 
    GNDINT | 52                                                                                                                         129 | addr1 
     addr5 | 53                                                                                                                         128 | RESERVED 
  RESERVED | 54                                                                                                                         127 | RESERVED 
  RESERVED | 55                                                                                                                         126 | addr6 
   PC_out1 | 56                                                                                                                         125 | GNDINT 
    VCCINT | 57                                                                                                                         124 | ^MSEL0 
      #TMS | 58                                                                                                                         123 | ^MSEL1 
     #TRST | 59                                                                                                                         122 | VCCINT 
  ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
           |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
            \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
             \--------------------------------------------------------------------------------------------------------------------------- 
                R R R R R R R R G R R R R R R R V R R R P R R R G R R R V d c r G d A V R R R P R R R G R R R R R R R V R R R R d A R R  
                E E E E E E E E N E E E E E E E C E E E C E E E N E E E C a l e N a C C E E E C E E E N E E E E E E E C E E E E a C E E  
                S S S S S S S S D S S S S S S S C S S S _ S S S D S S S C t o s D t _ C S S S _ S S S D S S S S S S S C S S S S t _ S S  
                E E E E E E E E I E E E E E E E I E E E o E E E I E E E I a c e I a o I E E E o E E E I E E E E E E E I E E E E a o E E  
                R R R R R R R R N R R R R R R R N R R R u R R R N R R R N _ k t N _ u N R R R u R R R N R R R R R R R N R R R R _ u R R  
                V V V V V V V V T V V V V V V V T V V V t V V V T V V V T i     T i t T V V V t V V V T V V V V V V V T V V V V i t V V  
                E E E E E E E E   E E E E E E E   E E E 6 E E E   E E E   n       n 0   E E E 3 E E E   E E E E E E E   E E E E n 1 E E  
                D D D D D D D D   D D D D D D D   D D D   D D D   D D D   1       1     D D D   D D D   D D D D D D D   D D D D 9 3 D D  
                                                                          0       1                                                      
                                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A7       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
A9       8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    1/2      11/26( 42%)   
A12      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       8/26( 30%)   
A16      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
A20      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
A23      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
A24      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
B17      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       8/26( 30%)   
B19      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
C1       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
C3       8/ 8(100%)   4/ 8( 50%)   5/ 8( 62%)    1/2    1/2       6/26( 23%)   
C4       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
C7       8/ 8(100%)   4/ 8( 50%)   6/ 8( 75%)    1/2    1/2       5/26( 19%)   
C10      8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    1/2    1/2      10/26( 38%)   
C13      7/ 8( 87%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      11/26( 42%)   
C14      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
C17      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
C20      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      11/26( 42%)   
C24      8/ 8(100%)   1/ 8( 12%)   5/ 8( 62%)    1/2    0/2       7/26( 26%)   
C25      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      10/26( 38%)   
D7       8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      16/26( 61%)   
D9       2/ 8( 25%)   2/ 8( 25%)   1/ 8( 12%)    0/2    0/2       5/26( 19%)   
D11      7/ 8( 87%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       8/26( 30%)   
D13      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
D25      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      16/26( 61%)   
E6       3/ 8( 37%)   2/ 8( 25%)   0/ 8(  0%)    1/2    1/2       0/26(  0%)   
E17      5/ 8( 62%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       5/26( 19%)   
G2       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
G10      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       8/26( 30%)   
G17      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
G20      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
G21      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
G26      8/ 8(100%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2      13/26( 50%)   
I3       8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      10/26( 38%)   
I15      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      11/26( 42%)   
I34      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      14/26( 53%)   
I38      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       8/26( 30%)   
I39      2/ 8( 25%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       5/26( 19%)   
I51      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            61/183    ( 33%)
Total logic cells used:                        290/3744   (  7%)
Total embedded cells used:                       0/72     (  0%)
Total EABs used:                                 0/9      (  0%)
Average fan-in:                                 3.31/4    ( 82%)
Total fan-in:                                 961/14976   (  6%)

Total input pins required:                      18
Total input I/O cell registers required:         0
Total output pins required:                     49
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    290
Total flipflops required:                       74
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:               11

Synthesized logic cells:                       154/3744   (  4%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   8   0   8   0   0   8   0   0   0   8   0   0   0   8   0   0   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     56/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     16/0  
 C:      8   0   8   8   0   0   8   0   0   8   0   0   7   8   0   0   8   0   0   8   0   0   0   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     87/0  
 D:      0   0   0   0   0   0   8   0   2   0   7   0   8   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     33/0  
 E:      0   0   0   0   0   3   0   0   0   0   0   0   0   0   0   0   5   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      8/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 G:      0   8   0   0   0   0   0   0   0   8   0   0   0   0   0   0   8   0   0   8   8   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     48/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 I:      0   0   8   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   8   2   0   0   0   0   0   0   0   0   0   0   0   8   0     42/0  

Total:   8   8  16   8   0   3  24   0  10  16   7   8  15   8   8   8  29   0   8  24   8   0   8  16  16   8   0   0   0   0   0   0   0   0   8   0   0   0   8   2   0   0   0   0   0   0   0   0   0   0   0   8   0    290/0  



Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clock
 212      -     -    -    --      INPUT                0    0    0    5  data_in0
 195      -     -    -    16      INPUT                0    0    0    4  data_in1
 202      -     -    -    22      INPUT                0    0    0    4  data_in2
 184      -     -    -    06      INPUT                0    0    0    4  data_in3
 211      -     -    -    --      INPUT                0    0    0    4  data_in4
 194      -     -    -    15      INPUT                0    0    0    4  data_in5
 226      -     -    -    38      INPUT                0    0    0    4  data_in6
 196      -     -    -    16      INPUT                0    0    0    4  data_in7
  43      -     -    G    --      INPUT                0    0    0    4  data_in8
 117      -     -    -    03      INPUT                0    0    0    4  data_in9
  90      -     -    -    --      INPUT                0    0    0    4  data_in10
  94      -     -    -    26      INPUT                0    0    0    4  data_in11
 210      -     -    -    --      INPUT                0    0    0    4  data_in12
  24      -     -    C    --      INPUT                0    0    0    4  data_in13
  21      -     -    C    --      INPUT                0    0    0    4  data_in14
  19      -     -    C    --      INPUT                0    0    0    3  data_in15
  92      -     -    -    --      INPUT  G             0    0    0    2  reset


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  95      -     -    -    25     OUTPUT                0    1    0    0  AC_out0
   8      -     -    A    --     OUTPUT                0    1    0    0  AC_out1
 152      -     -    E    --     OUTPUT                0    1    0    0  AC_out2
 149      -     -    E    --     OUTPUT                0    1    0    0  AC_out3
 172      -     -    A    --     OUTPUT                0    1    0    0  AC_out4
 204      -     -    -    24     OUTPUT                0    1    0    0  AC_out5
   6      -     -    A    --     OUTPUT                0    1    0    0  AC_out6
   7      -     -    A    --     OUTPUT                0    1    0    0  AC_out7
 139      -     -    G    --     OUTPUT                0    1    0    0  AC_out8
 199      -     -    -    20     OUTPUT                0    1    0    0  AC_out9
 138      -     -    G    --     OUTPUT                0    1    0    0  AC_out10
 131      -     -    H    --     OUTPUT                0    1    0    0  AC_out11
 157      -     -    D    --     OUTPUT                0    1    0    0  AC_out12
 118      -     -    -    02     OUTPUT                0    1    0    0  AC_out13
  23      -     -    C    --     OUTPUT                0    1    0    0  AC_out14
 154      -     -    E    --     OUTPUT                0    1    0    0  AC_out15
 161      -     -    C    --     OUTPUT                0    1    0    0  addr0
 129      -     -    I    --     OUTPUT                0    1    0    0  addr1
 200      -     -    -    20     OUTPUT                0    1    0    0  addr2
 162      -     -    C    --     OUTPUT                0    1    0    0  addr3
 159      -     -    D    --     OUTPUT                0    1    0    0  addr4
  53      -     -    I    --     OUTPUT                0    1    0    0  addr5
 126      -     -    I    --     OUTPUT                0    1    0    0  addr6
  45      -     -    G    --     OUTPUT                0    1    0    0  addr7
 173      -     -    A    --     OUTPUT                0    1    0    0  data_out0
 175      -     -    A    --     OUTPUT                0    1    0    0  data_out1
   9      -     -    A    --     OUTPUT                0    1    0    0  data_out2
 169      -     -    B    --     OUTPUT                0    1    0    0  data_out3
 171      -     -    A    --     OUTPUT                0    1    0    0  data_out4
 166      -     -    B    --     OUTPUT                0    1    0    0  data_out5
 174      -     -    A    --     OUTPUT                0    1    0    0  data_out6
  11      -     -    A    --     OUTPUT                0    1    0    0  data_out7
 142      -     -    G    --     OUTPUT                0    1    0    0  data_out8
 168      -     -    B    --     OUTPUT                0    1    0    0  data_out9
 141      -     -    G    --     OUTPUT                0    1    0    0  data_out10
  13      -     -    B    --     OUTPUT                0    1    0    0  data_out11
  14      -     -    B    --     OUTPUT                0    1    0    0  data_out12
 151      -     -    E    --     OUTPUT                0    1    0    0  data_out13
 164      -     -    C    --     OUTPUT                0    1    0    0  data_out14
 153      -     -    E    --     OUTPUT                0    1    0    0  data_out15
 182      -     -    -    04     OUTPUT                0    1    0    0  PC_out0
  56      -     -    I    --     OUTPUT                0    1    0    0  PC_out1
 186      -     -    -    08     OUTPUT                0    1    0    0  PC_out2
 100      -     -    -    18     OUTPUT                0    1    0    0  PC_out3
 158      -     -    D    --     OUTPUT                0    1    0    0  PC_out4
 240      -     -    -    52     OUTPUT                0    1    0    0  PC_out5
  81      -     -    -    33     OUTPUT                0    1    0    0  PC_out6
 143      -     -    G    --     OUTPUT                0    1    0    0  PC_out7
 163      -     -    C    --     OUTPUT                0    1    0    0  wr


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      4     -    D    09       AND2                0    2    0    4  |LPM_ADD_SUB:418|addcore:adder|:121
   -      7     -    C    17       AND2                0    2    0    1  |LPM_ADD_SUB:418|addcore:adder|:125
   -      7     -    D    25       AND2                0    3    0    1  |LPM_ADD_SUB:418|addcore:adder|:129
   -      1     -    D    09       AND2                0    4    0    3  |LPM_ADD_SUB:418|addcore:adder|:133
   -      7     -    I    34       AND2                0    2    0    1  |LPM_ADD_SUB:418|addcore:adder|:137
   -      7     -    G    21        OR2                0    4    0    1  |LPM_ADD_SUB:418|addcore:adder|:155
   -      1     -    A    09        OR2                2    2    0    2  |LPM_ADD_SUB:733|addcore:adder|pcarry1
   -      1     -    A    07        OR2                1    2    0    2  |LPM_ADD_SUB:733|addcore:adder|pcarry2
   -      4     -    A    07        OR2                1    2    0    2  |LPM_ADD_SUB:733|addcore:adder|pcarry3
   -      3     -    A    24        OR2                1    2    0    2  |LPM_ADD_SUB:733|addcore:adder|pcarry4
   -      1     -    A    24        OR2                1    2    0    2  |LPM_ADD_SUB:733|addcore:adder|pcarry5
   -      2     -    A    23        OR2                1    2    0    2  |LPM_ADD_SUB:733|addcore:adder|pcarry6
   -      1     -    A    23        OR2                1    2    0    2  |LPM_ADD_SUB:733|addcore:adder|pcarry7
   -      3     -    G    20        OR2                1    2    0    2  |LPM_ADD_SUB:733|addcore:adder|pcarry8
   -      1     -    G    20        OR2                1    2    0    2  |LPM_ADD_SUB:733|addcore:adder|pcarry9
   -      1     -    G    26        OR2                1    2    0    2  |LPM_ADD_SUB:733|addcore:adder|pcarry10
   -      2     -    G    26        OR2                1    2    0    2  |LPM_ADD_SUB:733|addcore:adder|pcarry11
   -      3     -    C    01        OR2                1    2    0    2  |LPM_ADD_SUB:733|addcore:adder|pcarry12
   -      1     -    C    01        OR2                1    2    0    2  |LPM_ADD_SUB:733|addcore:adder|pcarry13
   -      2     -    C    14        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|pcarry14
   -      6     -    A    09        OR2    s           2    1    0    1  |LPM_ADD_SUB:733|addcore:adder|~178~1
   -      3     -    D    13        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:179
   -      2     -    A    07        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:180
   -      2     -    A    20        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:181
   -      4     -    A    24        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:182
   -      4     -    A    16        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:183
   -      4     -    A    23        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:184
   -      3     -    G    02        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:185
   -      4     -    G    20        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:186
   -      2     -    G    17        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:187
   -      3     -    G    26        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:188
   -      2     -    B    19        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:189
   -      4     -    C    01        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:190
   -      3     -    C    04        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:191
   -      3     -    C    14        OR2                1    2    0    1  |LPM_ADD_SUB:733|addcore:adder|:192
   -      6     -    C    20       AND2    s           0    3    0    1  |LPM_COMPARE:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1
   -      4     -    C    13       AND2                0    4    0    5  |LPM_COMPARE:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39
   -      1     -    E    17       SOFT    s   !r      1    0    0   33  reset~1~fit~out1
   -      8     -    C    13       SOFT    s   !       1    0    0   32  reset~1
   -      6     -    C    03       DFFE   +            0    4    0    1  state~1
   -      1     -    C    10       SOFT    s    r      0    1    0   21  state~2~fit~out1
   -      3     -    C    10       SOFT    s    r      0    1    0   21  state~2~fit~out2
   -      4     -    C    10       DFFE   +            0    1    0    2  state~2
   -      2     -    A    09       DFFE   +            0    1    0   17  state~3
   -      1     -    C    03       SOFT    s    r      0    1    0   27  state~4~fit~out1
   -      8     -    C    03       SOFT    s    r      0    1    0   26  state~4~fit~out2
   -      5     -    C    03       DFFE   +            0    4    0    2  state~4
   -      2     -    C    03       DFFE   +            0    4    0   17  state~5
   -      4     -    C    03       DFFE   +            0    4    0   39  state~6
   -      2     -    C    07       SOFT    s    r      0    1    0   25  state~7~fit~out1
   -      4     -    C    07       SOFT    s    r      0    1    0   24  state~7~fit~out2
   -      8     -    C    07       DFFE   +            0    1    0    2  state~7
   -      6     -    C    07       SOFT    s    r      0    1    0   23  state~8~fit~out1
   -      1     -    C    07       SOFT    s    r      0    1    0   22  state~8~fit~out2
   -      3     -    C    03       DFFE   +            0    4    0    2  state~8
   -      4     -    E    06       SOFT    s    r      0    1    0   24  state~9~fit~out1
   -      1     -    E    06       SOFT    s    r      0    1    0   23  state~9~fit~out2
   -      4     -    C    25       AND2    s           0    3    0   16  state~9~2
   -      2     -    E    06       DFFE   +            0    0    0    2  state~9
   -      3     -    E    17       DFFE   +            0    2    1    1  :27
   -      1     -    C    04       DFFE   +            0    2    1    1  :29
   -      6     -    E    17       DFFE   +            0    2    1    1  :31
   -      5     -    B    19       DFFE   +            0    2    1    1  :33
   -      3     -    B    17       DFFE   +            0    2    1    1  :35
   -      4     -    G    17       DFFE   +            0    2    1    1  :37
   -      2     -    B    17       DFFE   +            0    2    1    1  :39
   -      1     -    G    02       DFFE   +            0    2    1    1  :41
   -      8     -    A    12       DFFE   +            0    2    1    1  :43
   -      2     -    A    16       DFFE   +            0    2    1    1  :45
   -      6     -    B    17       DFFE   +            0    2    1    1  :47
   -      8     -    A    20       DFFE   +            0    2    1    1  :49
   -      1     -    B    17       DFFE   +            0    2    1    1  :51
   -      6     -    A    12       DFFE   +            0    2    1    1  :53
   -      1     -    A    12       DFFE   +            0    2    1    1  :55
   -      3     -    A    12       DFFE   +            0    2    1    1  :57
   -      1     -    G    21       DFFE   +            0    3    1    5  program_counter7 (:84)
   -      4     -    I    34       DFFE   +            0    3    1    6  program_counter6 (:85)
   -      3     -    I    51       DFFE   +            0    3    1    7  program_counter5 (:86)
   -      4     -    D    25       DFFE   +            0    3    1    6  program_counter4 (:87)
   -      4     -    C    17       DFFE   +            0    3    1    7  program_counter3 (:88)
   -      2     -    D    07       DFFE   +            0    3    1    8  program_counter2 (:89)
   -      7     -    I    03       DFFE   +            0    3    1    6  program_counter1 (:90)
   -      2     -    I    03       DFFE   +            0    3    1    7  program_counter0 (:91)
   -      6     -    G    10       DFFE   +            0    3    1    2  MAR7 (:92)
   -      8     -    I    38       DFFE   +            0    3    1    2  MAR6 (:93)
   -      3     -    I    39       DFFE   +            0    3    1    2  MAR5 (:94)
   -      1     -    D    11       DFFE   +            0    3    1    2  MAR4 (:95)
   -      4     -    C    24       DFFE   +            0    3    1    2  MAR3 (:96)
   -      5     -    C    20       DFFE   +            0    3    1    2  MAR2 (:97)
   -      2     -    I    15       DFFE   +            0    3    1    2  MAR1 (:98)
   -      8     -    C    10       DFFE   +            0    3    1    2  MAR0 (:99)
   -      1     -    C    14       DFFE   +            0    3    1    5  register_AC15 (:100)
   -      5     -    C    04       DFFE   +            0    3    1    6  register_AC14 (:101)
   -      2     -    C    01       DFFE   +            0    3    1    6  register_AC13 (:102)
   -      6     -    B    19       DFFE   +            0    3    1    6  register_AC12 (:103)
   -      8     -    G    26       DFFE   +            0    3    1    6  register_AC11 (:104)
   -      8     -    G    17       DFFE   +            0    3    1    6  register_AC10 (:105)
   -      2     -    G    20       DFFE   +            0    3    1    6  register_AC9 (:106)
   -      5     -    G    02       DFFE   +            0    3    1    6  register_AC8 (:107)
   -      3     -    A    23       DFFE   +            0    3    1    6  register_AC7 (:108)
   -      1     -    A    16       DFFE   +            0    3    1    6  register_AC6 (:109)
   -      2     -    A    24       DFFE   +            0    3    1    6  register_AC5 (:110)
   -      6     -    A    20       DFFE   +            0    3    1    6  register_AC4 (:111)
   -      8     -    A    07       DFFE   +            0    3    1    6  register_AC3 (:112)
   -      4     -    D    13       DFFE   +            0    3    1    6  register_AC2 (:113)
   -      5     -    A    09       DFFE   +            0    3    1    6  register_AC1 (:114)
   -      1     -    C    25       DFFE   +            0    3    1    6  register_AC0 (:115)
   -      2     -    C    20       DFFE   +            0    4    1    1  memory_write (:116)
   -      1     -    C    20       DFFE   +            1    2    0    1  instruction_register15 (:117)
   -      8     -    C    14       DFFE   +            1    2    0    1  instruction_register14 (:118)
   -      4     -    C    20       DFFE   +            1    2    0    1  instruction_register13 (:119)
   -      5     -    C    13       DFFE   +            1    2    0    1  instruction_register12 (:120)
   -      3     -    C    13       DFFE   +            1    2    0    1  instruction_register11 (:121)
   -      2     -    C    13       DFFE   +            1    2    0    1  instruction_register10 (:122)
   -      7     -    C    24       DFFE   +            0    3    0    5  instruction_register9 (:123)
   -      8     -    G    10       DFFE   +            0    3    0    5  instruction_register8 (:124)
   -      4     -    G    10       DFFE   +            0    3    0    2  instruction_register7 (:125)
   -      6     -    I    38       DFFE   +            0    3    0    2  instruction_register6 (:126)
   -      3     -    I    38       DFFE   +            0    3    0    2  instruction_register5 (:127)
   -      6     -    D    11       DFFE   +            0    3    0    2  instruction_register4 (:128)
   -      6     -    C    24       DFFE   +            0    3    0    2  instruction_register3 (:129)
   -      3     -    D    11       DFFE   +            0    3    0    2  instruction_register2 (:130)
   -      5     -    I    15       DFFE   +            0    3    0    2  instruction_register1 (:131)
   -      2     -    C    24       AND2    s           0    2    0    3  instruction_register0~1 (~132~1)
   -      3     -    C    07       DFFE   +            0    3    0    2  instruction_register0 (:132)
   -      4     -    E    17        OR2    s           0    4    0    1  ~1146~1
   -      2     -    C    04        OR2    s           0    4    0    1  ~1173~1
   -      2     -    E    17        OR2    s           0    4    0    1  ~1200~1
   -      1     -    B    19        OR2    s           0    4    0    1  ~1227~1
   -      8     -    B    17        OR2    s           0    4    0    1  ~1254~1
   -      1     -    G    17        OR2    s           0    4    0    1  ~1281~1
   -      7     -    B    17        OR2    s           0    4    0    1  ~1308~1
   -      2     -    G    02        OR2    s           0    4    0    1  ~1335~1
   -      7     -    A    12        OR2    s           0    4    0    1  ~1362~1
   -      3     -    A    16        OR2    s           0    4    0    1  ~1389~1
   -      5     -    B    17        OR2    s           0    4    0    1  ~1416~1
   -      1     -    A    20        OR2    s           0    4    0    1  ~1443~1
   -      4     -    B    17        OR2    s           0    4    0    1  ~1470~1
   -      5     -    A    12        OR2    s           0    4    0    1  ~1497~1
   -      4     -    A    12        OR2    s           0    4    0    1  ~1524~1
   -      2     -    A    12        OR2    s           0    4    0    1  ~1551~1
   -      3     -    C    20       AND2    s   !       0    2    0    6  ~1686~1
   -      6     -    C    13       AND2                0    2    0    1  :1735
   -      1     -    C    13        OR2    s           1    3    0    1  ~1740~1
   -      3     -    G    10       AND2                0    2    0    1  :1762
   -      5     -    G    10        OR2    s           1    3    0    1  ~1767~1
   -      1     -    G    10       AND2                0    2    0    2  :1789
   -      2     -    G    10        OR2    s           1    3    0    1  ~1794~1
   -      4     -    I    38       AND2                0    2    0    2  :1816
   -      5     -    I    38        OR2    s           1    3    0    1  ~1821~1
   -      2     -    I    38       AND2                0    2    0    2  :1843
   -      1     -    I    38        OR2    s           1    3    0    1  ~1848~1
   -      4     -    D    11       AND2                0    2    0    2  :1870
   -      5     -    D    11        OR2    s           1    3    0    1  ~1875~1
   -      3     -    C    24       AND2                0    2    0    2  :1897
   -      5     -    C    24        OR2    s           1    3    0    1  ~1902~1
   -      2     -    D    11       AND2                0    2    0    2  :1924
   -      1     -    D    13        OR2    s           1    3    0    1  ~1929~1
   -      3     -    I    15       AND2                0    2    0    2  :1951
   -      4     -    I    15        OR2    s           1    3    0    1  ~1956~1
   -      5     -    C    07       AND2                0    2    0    2  :1978
   -      1     -    C    24        OR2    s           0    2    0   10  ~1983~1
   -      7     -    C    07        OR2    s           1    3    0    1  ~1983~2
   -      3     -    G    21        OR2                0    4    0    2  :1997
   -      5     -    G    21        OR2    s           0    4    0    1  ~1998~1
   -      6     -    G    21        OR2    s           0    4    0    1  ~2004~1
   -      8     -    G    21        OR2    s           0    3    0    1  ~2007~1
   -      2     -    I    34        OR2                0    4    0    2  :2024
   -      5     -    I    34        OR2    s           0    4    0    1  ~2025~1
   -      6     -    I    34        OR2    s           0    4    0    1  ~2031~1
   -      8     -    I    34        OR2    s           0    4    0    1  ~2034~1
   -      4     -    I    51        OR2                0    4    0    2  :2051
   -      6     -    I    51        OR2    s           0    4    0    1  ~2052~1
   -      7     -    I    51        OR2    s           0    4    0    1  ~2058~1
   -      8     -    I    51        OR2    s           0    4    0    1  ~2061~1
   -      1     -    D    25        OR2                0    4    0    2  :2078
   -      5     -    D    25        OR2    s           0    4    0    1  ~2079~1
   -      6     -    D    25        OR2    s           0    4    0    1  ~2085~1
   -      8     -    D    25        OR2    s           0    4    0    1  ~2088~1
   -      1     -    C    17        OR2                0    4    0    2  :2105
   -      5     -    C    17        OR2    s           0    4    0    1  ~2106~1
   -      6     -    C    17        OR2    s           0    4    0    1  ~2112~1
   -      8     -    C    17        OR2    s           0    4    0    1  ~2115~1
   -      3     -    D    07        OR2                0    4    0    2  :2132
   -      6     -    D    07        OR2    s           0    4    0    1  ~2133~1
   -      7     -    D    07        OR2    s           0    4    0    1  ~2139~1
   -      8     -    D    07        OR2    s           0    4    0    1  ~2142~1
   -      1     -    I    15        OR2                0    4    0    2  :2159
   -      5     -    I    03        OR2    s           0    4    0    1  ~2160~1
   -      6     -    I    03        OR2    s           0    4    0    1  ~2166~1
   -      8     -    I    03        OR2    s           0    4    0    1  ~2169~1
   -      2     -    D    13        OR2    s           0    2    0    9  ~2186~1
   -      2     -    C    10        OR2                0    4    0    2  :2186
   -      1     -    I    03        OR2    s           0    4    0    1  ~2201~1
   -      2     -    I    51        OR2    s           0    3    0    1  ~2201~2
   -      3     -    I    03        OR2    s           0    4    0    1  ~2201~3
   -      4     -    I    03        OR2    s           0    3    0    1  ~2201~4
   -      4     -    G    21        OR2    s           0    4    0    1  ~2214~1
   -      2     -    G    21        OR2                0    4    0    1  :2222
   -      7     -    G    10        OR2    s           0    4    0    1  ~2223~1
   -      3     -    I    34        OR2    s           0    4    0    1  ~2241~1
   -      1     -    I    34        OR2                0    4    0    1  :2249
   -      7     -    I    38        OR2    s           0    4    0    1  ~2250~1
   -      5     -    I    51        OR2    s           0    4    0    1  ~2268~1
   -      1     -    I    51        OR2                0    4    0    1  :2276
   -      1     -    I    39        OR2    s           0    4    0    1  ~2277~1
   -      3     -    D    25        OR2    s           0    4    0    1  ~2295~1
   -      2     -    D    25        OR2                0    4    0    1  :2303
   -      7     -    D    11        OR2    s           0    4    0    1  ~2304~1
   -      3     -    C    17        OR2    s           0    4    0    1  ~2322~1
   -      2     -    C    17        OR2                0    4    0    1  :2330
   -      8     -    C    24        OR2    s           0    4    0    1  ~2331~1
   -      4     -    D    07        OR2    s           0    4    0    1  ~2349~1
   -      5     -    D    07        OR2                0    4    0    1  :2357
   -      1     -    D    07        OR2    s           0    4    0    1  ~2358~1
   -      6     -    I    15        OR2    s           0    4    0    1  ~2376~1
   -      7     -    I    15        OR2                0    4    0    1  :2384
   -      8     -    I    15        OR2    s           0    4    0    1  ~2385~1
   -      5     -    C    10        OR2    s           0    4    0    1  ~2403~1
   -      6     -    C    10        OR2                0    4    0    1  :2411
   -      7     -    C    10        OR2    s           0    4    0    1  ~2412~1
   -      4     -    C    14        OR2    s           1    3    0    1  ~2424~1
   -      5     -    C    14        OR2    s           0    4    0    1  ~2430~1
   -      6     -    C    14        OR2    s           0    3    0    1  ~2433~1
   -      7     -    C    14        OR2    s           0    4    0    1  ~2439~1
   -      4     -    C    04        OR2    s           1    3    0    1  ~2451~1
   -      6     -    C    04        OR2    s           0    4    0    1  ~2457~1
   -      7     -    C    04        OR2    s           0    3    0    1  ~2460~1
   -      8     -    C    04        OR2    s           0    4    0    1  ~2466~1
   -      5     -    C    01        OR2    s           1    3    0    1  ~2478~1
   -      6     -    C    01        OR2    s           0    4    0    1  ~2484~1
   -      7     -    C    01        OR2    s           0    3    0    1  ~2487~1
   -      8     -    C    01        OR2    s           0    4    0    1  ~2493~1
   -      3     -    B    19        OR2    s           1    3    0    1  ~2505~1
   -      4     -    B    19        OR2    s           0    4    0    1  ~2511~1
   -      7     -    B    19        OR2    s           0    3    0    1  ~2514~1
   -      8     -    B    19        OR2    s           0    4    0    1  ~2520~1
   -      4     -    G    26        OR2    s           1    3    0    1  ~2532~1
   -      5     -    G    26        OR2    s           0    4    0    1  ~2538~1
   -      6     -    G    26        OR2    s           0    3    0    1  ~2541~1
   -      7     -    G    26        OR2    s           0    4    0    1  ~2547~1
   -      3     -    G    17        OR2    s           1    3    0    1  ~2559~1
   -      5     -    G    17        OR2    s           0    4    0    1  ~2565~1
   -      6     -    G    17        OR2    s           0    3    0    1  ~2568~1
   -      7     -    G    17        OR2    s           0    4    0    1  ~2574~1
   -      5     -    G    20        OR2    s           1    3    0    1  ~2586~1
   -      6     -    G    20        OR2    s           0    4    0    1  ~2592~1
   -      7     -    G    20        OR2    s           0    3    0    1  ~2595~1
   -      8     -    G    20        OR2    s           0    4    0    1  ~2601~1
   -      4     -    G    02        OR2    s           1    3    0    1  ~2613~1
   -      6     -    G    02        OR2    s           0    4    0    1  ~2619~1
   -      7     -    G    02        OR2    s           0    3    0    1  ~2622~1
   -      8     -    G    02        OR2    s           0    4    0    1  ~2628~1
   -      5     -    A    23        OR2    s           1    3    0    1  ~2640~1
   -      6     -    A    23        OR2    s           0    4    0    1  ~2646~1
   -      7     -    A    23        OR2    s           0    3    0    1  ~2649~1
   -      8     -    A    23        OR2    s           0    4    0    1  ~2655~1
   -      5     -    A    16        OR2    s           1    3    0    1  ~2667~1
   -      6     -    A    16        OR2    s           0    4    0    1  ~2673~1
   -      7     -    A    16        OR2    s           0    3    0    1  ~2676~1
   -      8     -    A    16        OR2    s           0    4    0    1  ~2682~1
   -      5     -    A    24        OR2    s           1    3    0    1  ~2694~1
   -      6     -    A    24        OR2    s           0    4    0    1  ~2700~1
   -      7     -    A    24        OR2    s           0    3    0    1  ~2703~1
   -      8     -    A    24        OR2    s           0    4    0    1  ~2709~1
   -      3     -    A    20        OR2    s           1    3    0    1  ~2721~1
   -      4     -    A    20        OR2    s           0    4    0    1  ~2727~1
   -      5     -    A    20        OR2    s           0    3    0    1  ~2730~1
   -      7     -    A    20        OR2    s           0    4    0    1  ~2736~1
   -      3     -    A    07        OR2    s           1    3    0    1  ~2748~1
   -      5     -    A    07        OR2    s           0    4    0    1  ~2754~1
   -      6     -    A    07        OR2    s           0    3    0    1  ~2757~1
   -      7     -    A    07        OR2    s           0    4    0    1  ~2763~1
   -      5     -    D    13        OR2    s           1    3    0    1  ~2775~1
   -      6     -    D    13        OR2    s           0    4    0    1  ~2781~1
   -      7     -    D    13        OR2    s           0    3    0    1  ~2784~1
   -      8     -    D    13        OR2    s           0    4    0    1  ~2790~1
   -      3     -    A    09        OR2    s           1    3    0    1  ~2802~1
   -      4     -    A    09        OR2    s           0    4    0    1  ~2808~1
   -      7     -    A    09        OR2    s           0    4    0    1  ~2811~1
   -      8     -    A    09        OR2    s           0    4    0    1  ~2817~1
   -      6     -    C    25       AND2                0    2    0    1  :2836
   -      2     -    C    25       AND2    s   !       0    3    0    2  ~2849~1
   -      3     -    C    25        OR2    s           1    3    0    1  ~2849~2
   -      5     -    C    25        OR2    s           0    4    0    1  ~2849~3
   -      7     -    C    25        OR2    s           1    3    0    1  ~2849~4
   -      8     -    C    25        OR2    s           0    4    0    1  ~2849~5
   -      7     -    C    20        OR2    s           0    4    0    1  ~2876~1
   -      8     -    C    20        OR2    s           0    4    0    1  ~2876~2
   -      7     -    C    03        OR2    s           0    3    0    1  ~2894~1


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      10/208(  4%)    25/104( 24%)     0/104(  0%)    0/16(  0%)     10/16( 62%)     0/16(  0%)
B:       7/208(  3%)    15/104( 14%)     0/104(  0%)    0/16(  0%)      5/16( 31%)     0/16(  0%)
C:       8/208(  3%)    41/104( 39%)     0/104(  0%)    3/16( 18%)      5/16( 31%)     0/16(  0%)
D:       4/208(  1%)    29/104( 27%)     0/104(  0%)    0/16(  0%)      3/16( 18%)     0/16(  0%)
E:       0/208(  0%)     8/104(  7%)     0/104(  0%)    0/16(  0%)      5/16( 31%)     0/16(  0%)
F:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
G:      17/208(  8%)    19/104( 18%)     0/104(  0%)    1/16(  6%)      6/16( 37%)     0/16(  0%)
H:       0/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
I:      21/208( 10%)     4/104(  3%)     7/104(  6%)    0/16(  0%)      4/16( 25%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
03:      6/24( 25%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
04:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
05:      2/24(  8%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
07:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
09:      5/24( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      3/24( 12%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
16:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
17:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
19:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      2/24(  8%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
23:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
25:      2/24(  8%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
26:      3/24( 12%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
27:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
28:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
31:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
32:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
33:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
34:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
35:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
36:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
37:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
38:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
39:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
40:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
41:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
43:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
44:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
45:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
46:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
47:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
48:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
49:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
50:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
51:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
52:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       74         clock


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** CLEAR SIGNALS **

Type     Fan-out       Name
INPUT       11         reset


Device-Specific Information:          e:\vhdl designs\231designs\10up1\up1.rpt
up1

** EQUATIONS **

clock    : INPUT;
data_in0 : INPUT;
data_in1 : INPUT;
data_in2 : INPUT;
data_in3 : INPUT;
data_in4 : INPUT;
data_in5 : INPUT;
data_in6 : INPUT;
data_in7 : INPUT;
data_in8 : INPUT;
data_in9 : INPUT;
data_in10 : INPUT;
data_in11 : INPUT;
data_in12 : INPUT;
data_in13 : INPUT;
data_in14 : INPUT;
data_in15 : INPUT;
reset    : INPUT;

-- Node name is 'AC_out0' 
-- Equation name is 'AC_out0', type is output 
AC_out0  =  register_AC0;

-- Node name is 'AC_out1' 
-- Equation name is 'AC_out1', type is output 
AC_out1  =  register_AC1;

-- Node name is 'AC_out2' 
-- Equation name is 'AC_out2', type is output 
AC_out2  =  register_AC2;

-- Node name is 'AC_out3' 
-- Equation name is 'AC_out3', type is output 
AC_out3  =  register_AC3;

-- Node name is 'AC_out4' 
-- Equation name is 'AC_out4', type is output 
AC_out4  =  register_AC4;

-- Node name is 'AC_out5' 
-- Equation name is 'AC_out5', type is output 
AC_out5  =  register_AC5;

-- Node name is 'AC_out6' 
-- Equation name is 'AC_out6', type is output 
AC_out6  =  register_AC6;

-- Node name is 'AC_out7' 
-- Equation name is 'AC_out7', type is output 
AC_out7  =  register_AC7;

-- Node name is 'AC_out8' 
-- Equation name is 'AC_out8', type is output 
AC_out8  =  register_AC8;

-- Node name is 'AC_out9' 
-- Equation name is 'AC_out9', type is output 
AC_out9  =  register_AC9;

-- Node name is 'AC_out10' 
-- Equation name is 'AC_out10', type is output 
AC_out10 =  register_AC10;

-- Node name is 'AC_out11' 
-- Equation name is 'AC_out11', type is output 
AC_out11 =  register_AC11;

-- Node name is 'AC_out12' 
-- Equation name is 'AC_out12', type is output 
AC_out12 =  register_AC12;

-- Node name is 'AC_out13' 
-- Equation name is 'AC_out13', type is output 
AC_out13 =  register_AC13;

-- Node name is 'AC_out14' 
-- Equation name is 'AC_out14', type is output 
AC_out14 =  register_AC14;

-- Node name is 'AC_out15' 
-- Equation name is 'AC_out15', type is output 
AC_out15 =  register_AC15;

-- Node name is 'addr0' 
-- Equation name is 'addr0', type is output 
addr0    =  MAR0;

-- Node name is 'addr1' 
-- Equation name is 'addr1', type is output 
addr1    =  MAR1;

-- Node name is 'addr2' 
-- Equation name is 'addr2', type is output 
addr2    =  MAR2;

-- Node name is 'addr3' 
-- Equation name is 'addr3', type is output 
addr3    =  MAR3;

-- Node name is 'addr4' 
-- Equation name is 'addr4', type is output 
addr4    =  MAR4;

-- Node name is 'addr5' 
-- Equation name is 'addr5', type is output 
addr5    =  MAR5;

-- Node name is 'addr6' 
-- Equation name is 'addr6', type is output 
addr6    =  MAR6;

-- Node name is 'addr7' 
-- Equation name is 'addr7', type is output 
addr7    =  MAR7;

-- Node name is 'data_out0' 
-- Equation name is 'data_out0', type is output 
data_out0 =  _LC3_A12;

-- Node name is 'data_out1' 
-- Equation name is 'data_out1', type is output 
data_out1 =  _LC1_A12;

-- Node name is 'data_out2' 
-- Equation name is 'data_out2', type is output 
data_out2 =  _LC6_A12;

-- Node name is 'data_out3' 
-- Equation name is 'data_out3', type is output 
data_out3 =  _LC1_B17;

-- Node name is 'data_out4' 
-- Equation name is 'data_out4', type is output 
data_out4 =  _LC8_A20;

-- Node name is 'data_out5' 
-- Equation name is 'data_out5', type is output 
data_out5 =  _LC6_B17;

-- Node name is 'data_out6' 
-- Equation name is 'data_out6', type is output 
data_out6 =  _LC2_A16;

-- Node name is 'data_out7' 
-- Equation name is 'data_out7', type is output 
data_out7 =  _LC8_A12;

-- Node name is 'data_out8' 
-- Equation name is 'data_out8', type is output 
data_out8 =  _LC1_G2;

-- Node name is 'data_out9' 
-- Equation name is 'data_out9', type is output 
data_out9 =  _LC2_B17;

-- Node name is 'data_out10' 
-- Equation name is 'data_out10', type is output 
data_out10 =  _LC4_G17;

-- Node name is 'data_out11' 
-- Equation name is 'data_out11', type is output 
data_out11 =  _LC3_B17;

-- Node name is 'data_out12' 
-- Equation name is 'data_out12', type is output 
data_out12 =  _LC5_B19;

-- Node name is 'data_out13' 
-- Equation name is 'data_out13', type is output 
data_out13 =  _LC6_E17;

-- Node name is 'data_out14' 
-- Equation name is 'data_out14', type is output 
data_out14 =  _LC1_C4;

-- Node name is 'data_out15' 
-- Equation name is 'data_out15', type is output 
data_out15 =  _LC3_E17;

-- Node name is '~132~1' = 'instruction_register0~1' 
-- Equation name is '~132~1', location is LC2_C24, type is buried.
-- synthesized logic cell 
_LC2_C24 = LCELL( _EQ001);
  _EQ001 = !_LC1_C7 & !_LC4_C7;

-- Node name is ':132' = 'instruction_register0' 
-- Equation name is 'instruction_register0', location is LC3_C7, type is buried.
instruction_register0 = DFFE( _EQ002, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ002 =  instruction_register0 &  _LC1_C24
         #  _LC7_C7;

-- Node name is ':131' = 'instruction_register1' 
-- Equation name is 'instruction_register1', location is LC5_I15, type is buried.
instruction_register1 = DFFE( _EQ003, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ003 =  instruction_register1 &  _LC1_C24
         #  _LC4_I15;

-- Node name is ':130' = 'instruction_register2' 
-- Equation name is 'instruction_register2', location is LC3_D11, type is buried.
instruction_register2 = DFFE( _EQ004, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ004 =  instruction_register2 &  _LC1_C24
         #  _LC1_D13;

-- Node name is ':129' = 'instruction_register3' 
-- Equation name is 'instruction_register3', location is LC6_C24, type is buried.
instruction_register3 = DFFE( _EQ005, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ005 =  instruction_register3 &  _LC1_C24
         #  _LC5_C24;

-- Node name is ':128' = 'instruction_register4' 
-- Equation name is 'instruction_register4', location is LC6_D11, type is buried.
instruction_register4 = DFFE( _EQ006, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ006 =  instruction_register4 &  _LC1_C24
         #  _LC5_D11;

-- Node name is ':127' = 'instruction_register5' 
-- Equation name is 'instruction_register5', location is LC3_I38, type is buried.
instruction_register5 = DFFE( _EQ007, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ007 =  instruction_register5 &  _LC1_C24
         #  _LC1_I38;

-- Node name is ':126' = 'instruction_register6' 
-- Equation name is 'instruction_register6', location is LC6_I38, type is buried.
instruction_register6 = DFFE( _EQ008, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ008 =  instruction_register6 &  _LC1_C24
         #  _LC5_I38;

-- Node name is ':125' = 'instruction_register7' 
-- Equation name is 'instruction_register7', location is LC4_G10, type is buried.
instruction_register7 = DFFE( _EQ009, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ009 =  instruction_register7 &  _LC1_C24
         #  _LC2_G10;

-- Node name is ':124' = 'instruction_register8' 
-- Equation name is 'instruction_register8', location is LC8_G10, type is buried.
instruction_register8 = DFFE( _EQ010, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ010 =  instruction_register8 &  _LC1_C24
         #  _LC5_G10;

-- Node name is ':123' = 'instruction_register9' 
-- Equation name is 'instruction_register9', location is LC7_C24, type is buried.
instruction_register9 = DFFE( _EQ011, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ011 =  instruction_register9 &  _LC1_C24
         #  _LC1_C13;

-- Node name is ':122' = 'instruction_register10' 
-- Equation name is 'instruction_register10', location is LC2_C13, type is buried.
instruction_register10 = DFFE( _EQ012, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ012 =  instruction_register10 &  _LC3_C20
         #  data_in10 & !_LC3_C20;

-- Node name is ':121' = 'instruction_register11' 
-- Equation name is 'instruction_register11', location is LC3_C13, type is buried.
instruction_register11 = DFFE( _EQ013, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ013 =  instruction_register11 &  _LC3_C20
         #  data_in11 & !_LC3_C20;

-- Node name is ':120' = 'instruction_register12' 
-- Equation name is 'instruction_register12', location is LC5_C13, type is buried.
instruction_register12 = DFFE( _EQ014, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ014 =  instruction_register12 &  _LC3_C20
         #  data_in12 & !_LC3_C20;

-- Node name is ':119' = 'instruction_register13' 
-- Equation name is 'instruction_register13', location is LC4_C20, type is buried.
instruction_register13 = DFFE( _EQ015, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ015 =  instruction_register13 &  _LC3_C20
         #  data_in13 & !_LC3_C20;

-- Node name is ':118' = 'instruction_register14' 
-- Equation name is 'instruction_register14', location is LC8_C14, type is buried.
instruction_register14 = DFFE( _EQ016, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ016 =  instruction_register14 &  _LC3_C20
         #  data_in14 & !_LC3_C20;

-- Node name is ':117' = 'instruction_register15' 
-- Equation name is 'instruction_register15', location is LC1_C20, type is buried.
instruction_register15 = DFFE( _EQ017, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ017 =  instruction_register15 &  _LC3_C20
         #  data_in15 & !_LC3_C20;

-- Node name is ':99' = 'MAR0' 
-- Equation name is 'MAR0', location is LC8_C10, type is buried.
MAR0     = DFFE( _EQ018, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ018 =  _LC1_E6 &  _LC7_C10;

-- Node name is ':98' = 'MAR1' 
-- Equation name is 'MAR1', location is LC2_I15, type is buried.
MAR1     = DFFE( _EQ019, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ019 =  _LC1_E6 &  _LC8_I15;

-- Node name is ':97' = 'MAR2' 
-- Equation name is 'MAR2', location is LC5_C20, type is buried.
MAR2     = DFFE( _EQ020, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ020 =  _LC1_D7 &  _LC1_E6;

-- Node name is ':96' = 'MAR3' 
-- Equation name is 'MAR3', location is LC4_C24, type is buried.
MAR3     = DFFE( _EQ021, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ021 =  _LC1_E6 &  _LC8_C24;

-- Node name is ':95' = 'MAR4' 
-- Equation name is 'MAR4', location is LC1_D11, type is buried.
MAR4     = DFFE( _EQ022, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ022 =  _LC1_E6 &  _LC7_D11;

-- Node name is ':94' = 'MAR5' 
-- Equation name is 'MAR5', location is LC3_I39, type is buried.
MAR5     = DFFE( _EQ023, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ023 =  _LC1_E6 &  _LC1_I39;

-- Node name is ':93' = 'MAR6' 
-- Equation name is 'MAR6', location is LC8_I38, type is buried.
MAR6     = DFFE( _EQ024, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ024 =  _LC1_E6 &  _LC7_I38;

-- Node name is ':92' = 'MAR7' 
-- Equation name is 'MAR7', location is LC6_G10, type is buried.
MAR7     = DFFE( _EQ025, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ025 =  _LC1_E6 &  _LC7_G10;

-- Node name is ':116' = 'memory_write' 
-- Equation name is 'memory_write', location is LC2_C20, type is buried.
memory_write = DFFE( _EQ026, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);
  _EQ026 = !_LC1_C7 &  _LC1_E6 &  _LC8_C20;

-- Node name is 'PC_out0' 
-- Equation name is 'PC_out0', type is output 
PC_out0  =  program_counter0;

-- Node name is 'PC_out1' 
-- Equation name is 'PC_out1', type is output 
PC_out1  =  program_counter1;

-- Node name is 'PC_out2' 
-- Equation name is 'PC_out2', type is output 
PC_out2  =  program_counter2;

-- Node name is 'PC_out3' 
-- Equation name is 'PC_out3', type is output 
PC_out3  =  program_counter3;

-- Node name is 'PC_out4' 
-- Equation name is 'PC_out4', type is output 
PC_out4  =  program_counter4;

-- Node name is 'PC_out5' 
-- Equation name is 'PC_out5', type is output 
PC_out5  =  program_counter5;

-- Node name is 'PC_out6' 
-- Equation name is 'PC_out6', type is output 
PC_out6  =  program_counter6;

-- Node name is 'PC_out7' 
-- Equation name is 'PC_out7', type is output 
PC_out7  =  program_counter7;

-- Node name is ':91' = 'program_counter0' 
-- Equation name is 'program_counter0', location is LC2_I3, type is buried.
program_counter0 = DFFE( _EQ027, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ027 =  _LC4_E6 &  _LC4_I3;

-- Node name is ':90' = 'program_counter1' 
-- Equation name is 'program_counter1', location is LC7_I3, type is buried.
program_counter1 = DFFE( _EQ028, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ028 =  _LC4_E6 &  _LC8_I3;

-- Node name is ':89' = 'program_counter2' 
-- Equation name is 'program_counter2', location is LC2_D7, type is buried.
program_counter2 = DFFE( _EQ029, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ029 =  _LC4_E6 &  _LC8_D7;

-- Node name is ':88' = 'program_counter3' 
-- Equation name is 'program_counter3', location is LC4_C17, type is buried.
program_counter3 = DFFE( _EQ030, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ030 =  _LC4_E6 &  _LC8_C17;

-- Node name is ':87' = 'program_counter4' 
-- Equation name is 'program_counter4', location is LC4_D25, type is buried.
program_counter4 = DFFE( _EQ031, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ031 =  _LC4_E6 &  _LC8_D25;

-- Node name is ':86' = 'program_counter5' 
-- Equation name is 'program_counter5', location is LC3_I51, type is buried.
program_counter5 = DFFE( _EQ032, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ032 =  _LC4_E6 &  _LC8_I51;

-- Node name is ':85' = 'program_counter6' 
-- Equation name is 'program_counter6', location is LC4_I34, type is buried.
program_counter6 = DFFE( _EQ033, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ033 =  _LC4_E6 &  _LC8_I34;

-- Node name is ':84' = 'program_counter7' 
-- Equation name is 'program_counter7', location is LC1_G21, type is buried.
program_counter7 = DFFE( _EQ034, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ034 =  _LC4_E6 &  _LC8_G21;

-- Node name is ':115' = 'register_AC0' 
-- Equation name is 'register_AC0', location is LC1_C25, type is buried.
register_AC0 = DFFE( _EQ035, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ035 =  _LC4_E6 &  _LC8_C25;

-- Node name is ':114' = 'register_AC1' 
-- Equation name is 'register_AC1', location is LC5_A9, type is buried.
register_AC1 = DFFE( _EQ036, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ036 =  _LC4_E6 &  _LC8_A9;

-- Node name is ':113' = 'register_AC2' 
-- Equation name is 'register_AC2', location is LC4_D13, type is buried.
register_AC2 = DFFE( _EQ037, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ037 =  _LC4_E6 &  _LC8_D13;

-- Node name is ':112' = 'register_AC3' 
-- Equation name is 'register_AC3', location is LC8_A7, type is buried.
register_AC3 = DFFE( _EQ038, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ038 =  _LC4_E6 &  _LC7_A7;

-- Node name is ':111' = 'register_AC4' 
-- Equation name is 'register_AC4', location is LC6_A20, type is buried.
register_AC4 = DFFE( _EQ039, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ039 =  _LC4_E6 &  _LC7_A20;

-- Node name is ':110' = 'register_AC5' 
-- Equation name is 'register_AC5', location is LC2_A24, type is buried.
register_AC5 = DFFE( _EQ040, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ040 =  _LC4_E6 &  _LC8_A24;

-- Node name is ':109' = 'register_AC6' 
-- Equation name is 'register_AC6', location is LC1_A16, type is buried.
register_AC6 = DFFE( _EQ041, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ041 =  _LC4_E6 &  _LC8_A16;

-- Node name is ':108' = 'register_AC7' 
-- Equation name is 'register_AC7', location is LC3_A23, type is buried.
register_AC7 = DFFE( _EQ042, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ042 =  _LC4_E6 &  _LC8_A23;

-- Node name is ':107' = 'register_AC8' 
-- Equation name is 'register_AC8', location is LC5_G2, type is buried.
register_AC8 = DFFE( _EQ043, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ043 =  _LC4_E6 &  _LC8_G2;

-- Node name is ':106' = 'register_AC9' 
-- Equation name is 'register_AC9', location is LC2_G20, type is buried.
register_AC9 = DFFE( _EQ044, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ044 =  _LC4_E6 &  _LC8_G20;

-- Node name is ':105' = 'register_AC10' 
-- Equation name is 'register_AC10', location is LC8_G17, type is buried.
register_AC10 = DFFE( _EQ045, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ045 =  _LC4_E6 &  _LC7_G17;

-- Node name is ':104' = 'register_AC11' 
-- Equation name is 'register_AC11', location is LC8_G26, type is buried.
register_AC11 = DFFE( _EQ046, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ046 =  _LC4_E6 &  _LC7_G26;

-- Node name is ':103' = 'register_AC12' 
-- Equation name is 'register_AC12', location is LC6_B19, type is buried.
register_AC12 = DFFE( _EQ047, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ047 =  _LC4_E6 &  _LC8_B19;

-- Node name is ':102' = 'register_AC13' 
-- Equation name is 'register_AC13', location is LC2_C1, type is buried.
register_AC13 = DFFE( _EQ048, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ048 =  _LC4_E6 &  _LC8_C1;

-- Node name is ':101' = 'register_AC14' 
-- Equation name is 'register_AC14', location is LC5_C4, type is buried.
register_AC14 = DFFE( _EQ049, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ049 =  _LC4_E6 &  _LC8_C4;

-- Node name is ':100' = 'register_AC15' 
-- Equation name is 'register_AC15', location is LC1_C14, type is buried.
register_AC15 = DFFE( _EQ050, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);
  _EQ050 =  _LC4_E6 &  _LC7_C14;

-- Node name is 'reset~1~fit~out1' 
-- Equation name is 'reset~1~fit~out1', location is LC1_E17, type is buried.
-- synthesized logic cell 
!_LC1_E17 = _LC1_E17~NOT;
_LC1_E17~NOT = LCELL(!reset);

-- Node name is 'reset~1' 
-- Equation name is 'reset~1', location is LC8_C13, type is buried.
-- synthesized logic cell 
!_LC8_C13 = _LC8_C13~NOT;
_LC8_C13~NOT = LCELL(!reset);

-- Node name is 'state~1' 
-- Equation name is 'state~1', location is LC6_C3, type is buried.
state~1  = DFFE( _EQ051, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ051 =  instruction_register8 &  instruction_register9 &  _LC4_C7 & 
              _LC4_C13;

-- Node name is 'state~2~fit~out1' 
-- Equation name is 'state~2~fit~out1', location is LC1_C10, type is buried.
-- synthesized logic cell 
_LC1_C10 = LCELL( state~2);

-- Node name is 'state~2~fit~out2' 
-- Equation name is 'state~2~fit~out2', location is LC3_C10, type is buried.
-- synthesized logic cell 
_LC3_C10 = LCELL( state~2);

-- Node name is 'state~2' 
-- Equation name is 'state~2', location is LC4_C10, type is buried.
state~2  = DFFE( _LC8_C3, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~3' 
-- Equation name is 'state~3', location is LC2_A9, type is buried.
state~3  = DFFE( _LC3_C10, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~4~fit~out1' 
-- Equation name is 'state~4~fit~out1', location is LC1_C3, type is buried.
-- synthesized logic cell 
_LC1_C3  = LCELL( state~4);

-- Node name is 'state~4~fit~out2' 
-- Equation name is 'state~4~fit~out2', location is LC8_C3, type is buried.
-- synthesized logic cell 
_LC8_C3  = LCELL( state~4);

-- Node name is 'state~4' 
-- Equation name is 'state~4', location is LC5_C3, type is buried.
state~4  = DFFE( _EQ052, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ052 =  instruction_register8 & !instruction_register9 &  _LC4_C7 & 
              _LC4_C13;

-- Node name is 'state~5' 
-- Equation name is 'state~5', location is LC2_C3, type is buried.
state~5  = DFFE( _EQ053, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ053 = !instruction_register8 &  instruction_register9 &  _LC4_C7 & 
              _LC4_C13;

-- Node name is 'state~6' 
-- Equation name is 'state~6', location is LC4_C3, type is buried.
state~6  = DFFE( _EQ054, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ054 = !instruction_register8 & !instruction_register9 &  _LC4_C7 & 
              _LC4_C13;

-- Node name is 'state~7~fit~out1' 
-- Equation name is 'state~7~fit~out1', location is LC2_C7, type is buried.
-- synthesized logic cell 
_LC2_C7  = LCELL( state~7);

-- Node name is 'state~7~fit~out2' 
-- Equation name is 'state~7~fit~out2', location is LC4_C7, type is buried.
-- synthesized logic cell 
_LC4_C7  = LCELL( state~7);

-- Node name is 'state~7' 
-- Equation name is 'state~7', location is LC8_C7, type is buried.
state~7  = DFFE( _LC1_C7, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'state~8~fit~out1' 
-- Equation name is 'state~8~fit~out1', location is LC6_C7, type is buried.
-- synthesized logic cell 
_LC6_C7  = LCELL( state~8);

-- Node name is 'state~8~fit~out2' 
-- Equation name is 'state~8~fit~out2', location is LC1_C7, type is buried.
-- synthesized logic cell 
_LC1_C7  = LCELL( state~8);

-- Node name is 'state~8' 
-- Equation name is 'state~8', location is LC3_C3, type is buried.
state~8  = DFFE( _EQ055, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);
  _EQ055 =  _LC2_D13
         #  _LC7_C3
         #  _LC4_C7 & !_LC4_C13;

-- Node name is 'state~9~fit~out1' 
-- Equation name is 'state~9~fit~out1', location is LC4_E6, type is buried.
-- synthesized logic cell 
_LC4_E6  = LCELL( state~9);

-- Node name is 'state~9~fit~out2' 
-- Equation name is 'state~9~fit~out2', location is LC1_E6, type is buried.
-- synthesized logic cell 
_LC1_E6  = LCELL( state~9);

-- Node name is 'state~9~2' 
-- Equation name is 'state~9~2', location is LC4_C25, type is buried.
-- synthesized logic cell 
_LC4_C25 = LCELL( _EQ056);
  _EQ056 =  _LC1_E6 &  _LC2_C24 & !state~6;

-- Node name is 'state~9' 
-- Equation name is 'state~9', location is LC2_E6, type is buried.
state~9  = DFFE( VCC, GLOBAL( clock), GLOBAL(!reset),  VCC,  VCC);

-- Node name is 'wr' 
-- Equation name is 'wr', type is output 
wr       =  memory_write;

-- Node name is '|LPM_ADD_SUB:418|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_D9', type is buried 
_LC4_D9  = LCELL( _EQ057);
  _EQ057 =  program_counter0 &  program_counter1;

-- Node name is '|LPM_ADD_SUB:418|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_C17', type is buried 
_LC7_C17 = LCELL( _EQ058);
  _EQ058 =  _LC4_D9 &  program_counter2;

-- Node name is '|LPM_ADD_SUB:418|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_D25', type is buried 
_LC7_D25 = LCELL( _EQ059);
  _EQ059 =  _LC4_D9 &  program_counter2 &  program_counter3;

-- Node name is '|LPM_ADD_SUB:418|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_D9', type is buried 
_LC1_D9  = LCELL( _EQ060);
  _EQ060 =  _LC4_D9 &  program_counter2 &  program_counter3 & 
              program_counter4;

-- Node name is '|LPM_ADD_SUB:418|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_I34', type is buried 
_LC7_I34 = LCELL( _EQ061);
  _EQ061 =  _LC1_D9 &  program_counter5;

-- Node name is '|LPM_ADD_SUB:418|addcore:adder|:155' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC7_G21', type is buried 
_LC7_G21 = LCELL( _EQ062);
  _EQ062 = !program_counter5 &  program_counter7
         # !_LC1_D9 &  program_counter7
         # !program_counter6 &  program_counter7
         #  _LC1_D9 &  program_counter5 &  program_counter6 & 
             !program_counter7;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry1' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_A9', type is buried 
_LC1_A9  = LCELL( _EQ063);
  _EQ063 =  data_in1 &  register_AC1
         #  data_in0 &  register_AC0 &  register_AC1
         #  data_in0 &  data_in1 &  register_AC0;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_A7', type is buried 
_LC1_A7  = LCELL( _EQ064);
  _EQ064 =  _LC1_A9 &  register_AC2
         #  data_in2 &  _LC1_A9
         #  data_in2 &  register_AC2;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC4_A7', type is buried 
_LC4_A7  = LCELL( _EQ065);
  _EQ065 =  _LC1_A7 &  register_AC3
         #  data_in3 &  _LC1_A7
         #  data_in3 &  register_AC3;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry4' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_A24', type is buried 
_LC3_A24 = LCELL( _EQ066);
  _EQ066 =  _LC4_A7 &  register_AC4
         #  data_in4 &  _LC4_A7
         #  data_in4 &  register_AC4;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_A24', type is buried 
_LC1_A24 = LCELL( _EQ067);
  _EQ067 =  _LC3_A24 &  register_AC5
         #  data_in5 &  _LC3_A24
         #  data_in5 &  register_AC5;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_A23', type is buried 
_LC2_A23 = LCELL( _EQ068);
  _EQ068 =  _LC1_A24 &  register_AC6
         #  data_in6 &  _LC1_A24
         #  data_in6 &  register_AC6;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry7' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_A23', type is buried 
_LC1_A23 = LCELL( _EQ069);
  _EQ069 =  _LC2_A23 &  register_AC7
         #  data_in7 &  _LC2_A23
         #  data_in7 &  register_AC7;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry8' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_G20', type is buried 
_LC3_G20 = LCELL( _EQ070);
  _EQ070 =  _LC1_A23 &  register_AC8
         #  data_in8 &  _LC1_A23
         #  data_in8 &  register_AC8;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry9' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_G20', type is buried 
_LC1_G20 = LCELL( _EQ071);
  _EQ071 =  _LC3_G20 &  register_AC9
         #  data_in9 &  _LC3_G20
         #  data_in9 &  register_AC9;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry10' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_G26', type is buried 
_LC1_G26 = LCELL( _EQ072);
  _EQ072 =  _LC1_G20 &  register_AC10
         #  data_in10 &  _LC1_G20
         #  data_in10 &  register_AC10;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry11' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_G26', type is buried 
_LC2_G26 = LCELL( _EQ073);
  _EQ073 =  _LC1_G26 &  register_AC11
         #  data_in11 &  _LC1_G26
         #  data_in11 &  register_AC11;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry12' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC3_C1', type is buried 
_LC3_C1  = LCELL( _EQ074);
  _EQ074 =  _LC2_G26 &  register_AC12
         #  data_in12 &  _LC2_G26
         #  data_in12 &  register_AC12;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry13' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = LCELL( _EQ075);
  _EQ075 =  _LC3_C1 &  register_AC13
         #  data_in13 &  _LC3_C1
         #  data_in13 &  register_AC13;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|pcarry14' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_C14', type is buried 
_LC2_C14 = LCELL( _EQ076);
  _EQ076 =  _LC1_C1 &  register_AC14
         #  data_in14 &  _LC1_C1
         #  data_in14 &  register_AC14;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|~178~1' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC6_A9', type is buried 
-- synthesized logic cell 
_LC6_A9  = LCELL( _EQ077);
  _EQ077 =  data_in0 & !data_in1 &  register_AC0
         #  data_in1 & !register_AC0
         # !data_in0 &  data_in1;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:179' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_D13', type is buried 
_LC3_D13 = LCELL( _EQ078);
  _EQ078 =  data_in2 &  _LC1_A9 &  register_AC2
         # !data_in2 &  _LC1_A9 & !register_AC2
         # !data_in2 & !_LC1_A9 &  register_AC2
         #  data_in2 & !_LC1_A9 & !register_AC2;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:180' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_A7', type is buried 
_LC2_A7  = LCELL( _EQ079);
  _EQ079 =  data_in3 &  _LC1_A7 &  register_AC3
         # !data_in3 &  _LC1_A7 & !register_AC3
         # !data_in3 & !_LC1_A7 &  register_AC3
         #  data_in3 & !_LC1_A7 & !register_AC3;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:181' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_A20', type is buried 
_LC2_A20 = LCELL( _EQ080);
  _EQ080 =  data_in4 &  _LC4_A7 &  register_AC4
         # !data_in4 &  _LC4_A7 & !register_AC4
         # !data_in4 & !_LC4_A7 &  register_AC4
         #  data_in4 & !_LC4_A7 & !register_AC4;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:182' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_A24', type is buried 
_LC4_A24 = LCELL( _EQ081);
  _EQ081 =  data_in5 &  _LC3_A24 &  register_AC5
         # !data_in5 &  _LC3_A24 & !register_AC5
         # !data_in5 & !_LC3_A24 &  register_AC5
         #  data_in5 & !_LC3_A24 & !register_AC5;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:183' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_A16', type is buried 
_LC4_A16 = LCELL( _EQ082);
  _EQ082 =  data_in6 &  _LC1_A24 &  register_AC6
         # !data_in6 &  _LC1_A24 & !register_AC6
         # !data_in6 & !_LC1_A24 &  register_AC6
         #  data_in6 & !_LC1_A24 & !register_AC6;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:184' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_A23', type is buried 
_LC4_A23 = LCELL( _EQ083);
  _EQ083 =  data_in7 &  _LC2_A23 &  register_AC7
         # !data_in7 &  _LC2_A23 & !register_AC7
         # !data_in7 & !_LC2_A23 &  register_AC7
         #  data_in7 & !_LC2_A23 & !register_AC7;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:185' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_G2', type is buried 
_LC3_G2  = LCELL( _EQ084);
  _EQ084 =  data_in8 &  _LC1_A23 &  register_AC8
         # !data_in8 &  _LC1_A23 & !register_AC8
         # !data_in8 & !_LC1_A23 &  register_AC8
         #  data_in8 & !_LC1_A23 & !register_AC8;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:186' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_G20', type is buried 
_LC4_G20 = LCELL( _EQ085);
  _EQ085 =  data_in9 &  _LC3_G20 &  register_AC9
         # !data_in9 &  _LC3_G20 & !register_AC9
         # !data_in9 & !_LC3_G20 &  register_AC9
         #  data_in9 & !_LC3_G20 & !register_AC9;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:187' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_G17', type is buried 
_LC2_G17 = LCELL( _EQ086);
  _EQ086 =  data_in10 &  _LC1_G20 &  register_AC10
         # !data_in10 &  _LC1_G20 & !register_AC10
         # !data_in10 & !_LC1_G20 &  register_AC10
         #  data_in10 & !_LC1_G20 & !register_AC10;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:188' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_G26', type is buried 
_LC3_G26 = LCELL( _EQ087);
  _EQ087 =  data_in11 &  _LC1_G26 &  register_AC11
         # !data_in11 &  _LC1_G26 & !register_AC11
         # !data_in11 & !_LC1_G26 &  register_AC11
         #  data_in11 & !_LC1_G26 & !register_AC11;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:189' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC2_B19', type is buried 
_LC2_B19 = LCELL( _EQ088);
  _EQ088 =  data_in12 &  _LC2_G26 &  register_AC12
         # !data_in12 &  _LC2_G26 & !register_AC12
         # !data_in12 & !_LC2_G26 &  register_AC12
         #  data_in12 & !_LC2_G26 & !register_AC12;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:190' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC4_C1', type is buried 
_LC4_C1  = LCELL( _EQ089);
  _EQ089 =  data_in13 &  _LC3_C1 &  register_AC13
         # !data_in13 &  _LC3_C1 & !register_AC13
         # !data_in13 & !_LC3_C1 &  register_AC13
         #  data_in13 & !_LC3_C1 & !register_AC13;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:191' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C4', type is buried 
_LC3_C4  = LCELL( _EQ090);
  _EQ090 =  data_in14 &  _LC1_C1 &  register_AC14
         # !data_in14 &  _LC1_C1 & !register_AC14
         # !data_in14 & !_LC1_C1 &  register_AC14
         #  data_in14 & !_LC1_C1 & !register_AC14;

-- Node name is '|LPM_ADD_SUB:733|addcore:adder|:192' from file "addcore.tdf" line 316, column 67
-- Equation name is '_LC3_C14', type is buried 
_LC3_C14 = LCELL( _EQ091);
  _EQ091 =  data_in15 &  _LC2_C14 &  register_AC15
         # !data_in15 &  _LC2_C14 & !register_AC15
         # !data_in15 & !_LC2_C14 &  register_AC15
         #  data_in15 & !_LC2_C14 & !register_AC15;

-- Node name is '|LPM_COMPARE:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|~39~1' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC6_C20', type is buried 
-- synthesized logic cell 
_LC6_C20 = LCELL( _EQ092);
  _EQ092 = !instruction_register13 & !instruction_register14 & 
             !instruction_register15;

-- Node name is '|LPM_COMPARE:633|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:gt_cmp_end|:39' from file "cmpchain.tdf" line 868, column 31
-- Equation name is '_LC4_C13', type is buried 
_LC4_C13 = LCELL( _EQ093);
  _EQ093 = !instruction_register10 & !instruction_register11 & 
             !instruction_register12 &  _LC6_C20;

-- Node name is ':27' 
-- Equation name is '_LC3_E17', type is buried 
_LC3_E17 = DFFE( _LC4_E17, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);

-- Node name is ':29' 
-- Equation name is '_LC1_C4', type is buried 
_LC1_C4  = DFFE( _LC2_C4, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);

-- Node name is ':31' 
-- Equation name is '_LC6_E17', type is buried 
_LC6_E17 = DFFE( _LC2_E17, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);

-- Node name is ':33' 
-- Equation name is '_LC5_B19', type is buried 
_LC5_B19 = DFFE( _LC1_B19, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);

-- Node name is ':35' 
-- Equation name is '_LC3_B17', type is buried 
_LC3_B17 = DFFE( _LC8_B17, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);

-- Node name is ':37' 
-- Equation name is '_LC4_G17', type is buried 
_LC4_G17 = DFFE( _LC1_G17, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);

-- Node name is ':39' 
-- Equation name is '_LC2_B17', type is buried 
_LC2_B17 = DFFE( _LC7_B17, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);

-- Node name is ':41' 
-- Equation name is '_LC1_G2', type is buried 
_LC1_G2  = DFFE( _LC2_G2, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);

-- Node name is ':43' 
-- Equation name is '_LC8_A12', type is buried 
_LC8_A12 = DFFE( _LC7_A12, GLOBAL( clock),  VCC,  VCC, !_LC1_E17);

-- Node name is ':45' 
-- Equation name is '_LC2_A16', type is buried 
_LC2_A16 = DFFE( _LC3_A16, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);

-- Node name is ':47' 
-- Equation name is '_LC6_B17', type is buried 
_LC6_B17 = DFFE( _LC5_B17, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);

-- Node name is ':49' 
-- Equation name is '_LC8_A20', type is buried 
_LC8_A20 = DFFE( _LC1_A20, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);

-- Node name is ':51' 
-- Equation name is '_LC1_B17', type is buried 
_LC1_B17 = DFFE( _LC4_B17, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);

-- Node name is ':53' 
-- Equation name is '_LC6_A12', type is buried 
_LC6_A12 = DFFE( _LC5_A12, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);

-- Node name is ':55' 
-- Equation name is '_LC1_A12', type is buried 
_LC1_A12 = DFFE( _LC4_A12, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);

-- Node name is ':57' 
-- Equation name is '_LC3_A12', type is buried 
_LC3_A12 = DFFE( _LC2_A12, GLOBAL( clock),  VCC,  VCC, !_LC8_C13);

-- Node name is '~1146~1' 
-- Equation name is '~1146~1', location is LC4_E17, type is buried.
-- synthesized logic cell 
_LC4_E17 = LCELL( _EQ094);
  _EQ094 =  _LC3_E17 & !_LC4_C25
         #  _LC3_E17 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC15;

-- Node name is '~1173~1' 
-- Equation name is '~1173~1', location is LC2_C4, type is buried.
-- synthesized logic cell 
_LC2_C4  = LCELL( _EQ095);
  _EQ095 =  _LC1_C4 & !_LC4_C25
         #  _LC1_C4 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC14;

-- Node name is '~1200~1' 
-- Equation name is '~1200~1', location is LC2_E17, type is buried.
-- synthesized logic cell 
_LC2_E17 = LCELL( _EQ096);
  _EQ096 = !_LC4_C25 &  _LC6_E17
         #  _LC6_E17 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC13;

-- Node name is '~1227~1' 
-- Equation name is '~1227~1', location is LC1_B19, type is buried.
-- synthesized logic cell 
_LC1_B19 = LCELL( _EQ097);
  _EQ097 = !_LC4_C25 &  _LC5_B19
         #  _LC5_B19 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC12;

-- Node name is '~1254~1' 
-- Equation name is '~1254~1', location is LC8_B17, type is buried.
-- synthesized logic cell 
_LC8_B17 = LCELL( _EQ098);
  _EQ098 =  _LC3_B17 & !_LC4_C25
         #  _LC3_B17 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC11;

-- Node name is '~1281~1' 
-- Equation name is '~1281~1', location is LC1_G17, type is buried.
-- synthesized logic cell 
_LC1_G17 = LCELL( _EQ099);
  _EQ099 = !_LC4_C25 &  _LC4_G17
         #  _LC4_G17 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC10;

-- Node name is '~1308~1' 
-- Equation name is '~1308~1', location is LC7_B17, type is buried.
-- synthesized logic cell 
_LC7_B17 = LCELL( _EQ100);
  _EQ100 =  _LC2_B17 & !_LC4_C25
         #  _LC2_B17 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC9;

-- Node name is '~1335~1' 
-- Equation name is '~1335~1', location is LC2_G2, type is buried.
-- synthesized logic cell 
_LC2_G2  = LCELL( _EQ101);
  _EQ101 =  _LC1_G2 & !_LC4_C25
         #  _LC1_G2 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC8;

-- Node name is '~1362~1' 
-- Equation name is '~1362~1', location is LC7_A12, type is buried.
-- synthesized logic cell 
_LC7_A12 = LCELL( _EQ102);
  _EQ102 = !_LC4_C25 &  _LC8_A12
         #  _LC8_A12 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC7;

-- Node name is '~1389~1' 
-- Equation name is '~1389~1', location is LC3_A16, type is buried.
-- synthesized logic cell 
_LC3_A16 = LCELL( _EQ103);
  _EQ103 =  _LC2_A16 & !_LC4_C25
         #  _LC2_A16 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC6;

-- Node name is '~1416~1' 
-- Equation name is '~1416~1', location is LC5_B17, type is buried.
-- synthesized logic cell 
_LC5_B17 = LCELL( _EQ104);
  _EQ104 = !_LC4_C25 &  _LC6_B17
         #  _LC6_B17 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC5;

-- Node name is '~1443~1' 
-- Equation name is '~1443~1', location is LC1_A20, type is buried.
-- synthesized logic cell 
_LC1_A20 = LCELL( _EQ105);
  _EQ105 = !_LC4_C25 &  _LC8_A20
         #  _LC8_A20 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC4;

-- Node name is '~1470~1' 
-- Equation name is '~1470~1', location is LC4_B17, type is buried.
-- synthesized logic cell 
_LC4_B17 = LCELL( _EQ106);
  _EQ106 =  _LC1_B17 & !_LC4_C25
         #  _LC1_B17 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC3;

-- Node name is '~1497~1' 
-- Equation name is '~1497~1', location is LC5_A12, type is buried.
-- synthesized logic cell 
_LC5_A12 = LCELL( _EQ107);
  _EQ107 = !_LC4_C25 &  _LC6_A12
         #  _LC6_A12 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC2;

-- Node name is '~1524~1' 
-- Equation name is '~1524~1', location is LC4_A12, type is buried.
-- synthesized logic cell 
_LC4_A12 = LCELL( _EQ108);
  _EQ108 =  _LC1_A12 & !_LC4_C25
         #  _LC1_A12 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC1;

-- Node name is '~1551~1' 
-- Equation name is '~1551~1', location is LC2_A12, type is buried.
-- synthesized logic cell 
_LC2_A12 = LCELL( _EQ109);
  _EQ109 =  _LC3_A12 & !_LC4_C25
         #  _LC3_A12 & !_LC8_C3
         #  _LC4_C25 &  _LC8_C3 &  register_AC0;

-- Node name is '~1686~1' 
-- Equation name is '~1686~1', location is LC3_C20, type is buried.
-- synthesized logic cell 
!_LC3_C20 = _LC3_C20~NOT;
_LC3_C20~NOT = LCELL( _EQ110);
  _EQ110 =  _LC1_C7 &  _LC1_E6;

-- Node name is ':1735' 
-- Equation name is '_LC6_C13', type is buried 
_LC6_C13 = LCELL( _EQ111);
  _EQ111 =  instruction_register9 &  _LC4_C7;

-- Node name is '~1740~1' 
-- Equation name is '~1740~1', location is LC1_C13, type is buried.
-- synthesized logic cell 
_LC1_C13 = LCELL( _EQ112);
  _EQ112 = !_LC1_C7 &  _LC1_E6 &  _LC6_C13
         #  data_in9 &  _LC1_C7 &  _LC1_E6;

-- Node name is ':1762' 
-- Equation name is '_LC3_G10', type is buried 
_LC3_G10 = LCELL( _EQ113);
  _EQ113 =  instruction_register8 &  _LC4_C7;

-- Node name is '~1767~1' 
-- Equation name is '~1767~1', location is LC5_G10, type is buried.
-- synthesized logic cell 
_LC5_G10 = LCELL( _EQ114);
  _EQ114 = !_LC1_C7 &  _LC1_E6 &  _LC3_G10
         #  data_in8 &  _LC1_C7 &  _LC1_E6;

-- Node name is ':1789' 
-- Equation name is '_LC1_G10', type is buried 
_LC1_G10 = LCELL( _EQ115);
  _EQ115 =  instruction_register7 &  _LC4_C7;

-- Node name is '~1794~1' 
-- Equation name is '~1794~1', location is LC2_G10, type is buried.
-- synthesized logic cell 
_LC2_G10 = LCELL( _EQ116);
  _EQ116 = !_LC1_C7 &  _LC1_E6 &  _LC1_G10
         #  data_in7 &  _LC1_C7 &  _LC1_E6;

-- Node name is ':1816' 
-- Equation name is '_LC4_I38', type is buried 
_LC4_I38 = LCELL( _EQ117);
  _EQ117 =  instruction_register6 &  _LC4_C7;

-- Node name is '~1821~1' 
-- Equation name is '~1821~1', location is LC5_I38, type is buried.
-- synthesized logic cell 
_LC5_I38 = LCELL( _EQ118);
  _EQ118 = !_LC1_C7 &  _LC1_E6 &  _LC4_I38
         #  data_in6 &  _LC1_C7 &  _LC1_E6;

-- Node name is ':1843' 
-- Equation name is '_LC2_I38', type is buried 
_LC2_I38 = LCELL( _EQ119);
  _EQ119 =  instruction_register5 &  _LC4_C7;

-- Node name is '~1848~1' 
-- Equation name is '~1848~1', location is LC1_I38, type is buried.
-- synthesized logic cell 
_LC1_I38 = LCELL( _EQ120);
  _EQ120 = !_LC1_C7 &  _LC1_E6 &  _LC2_I38
         #  data_in5 &  _LC1_C7 &  _LC1_E6;

-- Node name is ':1870' 
-- Equation name is '_LC4_D11', type is buried 
_LC4_D11 = LCELL( _EQ121);
  _EQ121 =  instruction_register4 &  _LC4_C7;

-- Node name is '~1875~1' 
-- Equation name is '~1875~1', location is LC5_D11, type is buried.
-- synthesized logic cell 
_LC5_D11 = LCELL( _EQ122);
  _EQ122 = !_LC1_C7 &  _LC1_E6 &  _LC4_D11
         #  data_in4 &  _LC1_C7 &  _LC1_E6;

-- Node name is ':1897' 
-- Equation name is '_LC3_C24', type is buried 
_LC3_C24 = LCELL( _EQ123);
  _EQ123 =  instruction_register3 &  _LC4_C7;

-- Node name is '~1902~1' 
-- Equation name is '~1902~1', location is LC5_C24, type is buried.
-- synthesized logic cell 
_LC5_C24 = LCELL( _EQ124);
  _EQ124 = !_LC1_C7 &  _LC1_E6 &  _LC3_C24
         #  data_in3 &  _LC1_C7 &  _LC1_E6;

-- Node name is ':1924' 
-- Equation name is '_LC2_D11', type is buried 
_LC2_D11 = LCELL( _EQ125);
  _EQ125 =  instruction_register2 &  _LC4_C7;

-- Node name is '~1929~1' 
-- Equation name is '~1929~1', location is LC1_D13, type is buried.
-- synthesized logic cell 
_LC1_D13 = LCELL( _EQ126);
  _EQ126 = !_LC1_C7 &  _LC1_E6 &  _LC2_D11
         #  data_in2 &  _LC1_C7 &  _LC1_E6;

-- Node name is ':1951' 
-- Equation name is '_LC3_I15', type is buried 
_LC3_I15 = LCELL( _EQ127);
  _EQ127 =  instruction_register1 &  _LC4_C7;

-- Node name is '~1956~1' 
-- Equation name is '~1956~1', location is LC4_I15, type is buried.
-- synthesized logic cell 
_LC4_I15 = LCELL( _EQ128);
  _EQ128 = !_LC1_C7 &  _LC1_E6 &  _LC3_I15
         #  data_in1 &  _LC1_C7 &  _LC1_E6;

-- Node name is ':1978' 
-- Equation name is '_LC5_C7', type is buried 
_LC5_C7  = LCELL( _EQ129);
  _EQ129 =  instruction_register0 &  _LC4_C7;

-- Node name is '~1983~1' 
-- Equation name is '~1983~1', location is LC1_C24, type is buried.
-- synthesized logic cell 
_LC1_C24 = LCELL( _EQ130);
  _EQ130 = !_LC1_E6
         #  _LC2_C24;

-- Node name is '~1983~2' 
-- Equation name is '~1983~2', location is LC7_C7, type is buried.
-- synthesized logic cell 
_LC7_C7  = LCELL( _EQ131);
  _EQ131 = !_LC1_C7 &  _LC1_E6 &  _LC5_C7
         #  data_in0 &  _LC1_C7 &  _LC1_E6;

-- Node name is ':1997' 
-- Equation name is '_LC3_G21', type is buried 
_LC3_G21 = LCELL( _EQ132);
  _EQ132 =  _LC2_D13 & !_LC3_C10 &  program_counter7
         #  instruction_register7 & !_LC2_D13 & !_LC3_C10;

-- Node name is '~1998~1' 
-- Equation name is '~1998~1', location is LC5_G21, type is buried.
-- synthesized logic cell 
_LC5_G21 = LCELL( _EQ133);
  _EQ133 =  _LC1_C3 &  program_counter7
         #  _LC1_C10 &  program_counter7
         # !_LC1_C3 &  _LC3_G21;

-- Node name is '~2004~1' 
-- Equation name is '~2004~1', location is LC6_G21, type is buried.
-- synthesized logic cell 
_LC6_G21 = LCELL( _EQ134);
  _EQ134 = !_LC2_C7 &  _LC5_G21 & !state~6
         #  program_counter7 &  state~6
         #  _LC2_C7 &  program_counter7;

-- Node name is '~2007~1' 
-- Equation name is '~2007~1', location is LC8_G21, type is buried.
-- synthesized logic cell 
_LC8_G21 = LCELL( _EQ135);
  _EQ135 = !_LC6_C7 &  _LC6_G21
         #  _LC6_C7 &  _LC7_G21;

-- Node name is ':2024' 
-- Equation name is '_LC2_I34', type is buried 
_LC2_I34 = LCELL( _EQ136);
  _EQ136 =  _LC2_D13 & !_LC3_C10 &  program_counter6
         #  instruction_register6 & !_LC2_D13 & !_LC3_C10;

-- Node name is '~2025~1' 
-- Equation name is '~2025~1', location is LC5_I34, type is buried.
-- synthesized logic cell 
_LC5_I34 = LCELL( _EQ137);
  _EQ137 =  _LC1_C3 &  program_counter6
         #  _LC1_C10 &  program_counter6
         # !_LC1_C3 &  _LC2_I34;

-- Node name is '~2031~1' 
-- Equation name is '~2031~1', location is LC6_I34, type is buried.
-- synthesized logic cell 
_LC6_I34 = LCELL( _EQ138);
  _EQ138 = !_LC2_C7 &  _LC5_I34 & !state~6
         #  program_counter6 &  state~6
         #  _LC2_C7 &  program_counter6;

-- Node name is '~2034~1' 
-- Equation name is '~2034~1', location is LC8_I34, type is buried.
-- synthesized logic cell 
_LC8_I34 = LCELL( _EQ139);
  _EQ139 = !_LC6_C7 &  _LC6_I34
         #  _LC6_C7 & !_LC7_I34 &  program_counter6
         #  _LC6_C7 &  _LC7_I34 & !program_counter6;

-- Node name is ':2051' 
-- Equation name is '_LC4_I51', type is buried 
_LC4_I51 = LCELL( _EQ140);
  _EQ140 =  _LC2_D13 & !_LC3_C10 &  program_counter5
         #  instruction_register5 & !_LC2_D13 & !_LC3_C10;

-- Node name is '~2052~1' 
-- Equation name is '~2052~1', location is LC6_I51, type is buried.
-- synthesized logic cell 
_LC6_I51 = LCELL( _EQ141);
  _EQ141 =  _LC1_C3 &  program_counter5
         #  _LC1_C10 &  program_counter5
         # !_LC1_C3 &  _LC4_I51;

-- Node name is '~2058~1' 
-- Equation name is '~2058~1', location is LC7_I51, type is buried.
-- synthesized logic cell 
_LC7_I51 = LCELL( _EQ142);
  _EQ142 = !_LC2_C7 &  _LC6_I51 & !state~6
         #  program_counter5 &  state~6
         #  _LC2_C7 &  program_counter5;

-- Node name is '~2061~1' 
-- Equation name is '~2061~1', location is LC8_I51, type is buried.
-- synthesized logic cell 
_LC8_I51 = LCELL( _EQ143);
  _EQ143 = !_LC6_C7 &  _LC7_I51
         # !_LC1_D9 &  _LC6_C7 &  program_counter5
         #  _LC1_D9 &  _LC6_C7 & !program_counter5;

-- Node name is ':2078' 
-- Equation name is '_LC1_D25', type is buried 
_LC1_D25 = LCELL( _EQ144);
  _EQ144 =  _LC2_D13 & !_LC3_C10 &  program_counter4
         #  instruction_register4 & !_LC2_D13 & !_LC3_C10;

-- Node name is '~2079~1' 
-- Equation name is '~2079~1', location is LC5_D25, type is buried.
-- synthesized logic cell 
_LC5_D25 = LCELL( _EQ145);
  _EQ145 =  _LC1_C3 &  program_counter4
         #  _LC1_C10 &  program_counter4
         # !_LC1_C3 &  _LC1_D25;

-- Node name is '~2085~1' 
-- Equation name is '~2085~1', location is LC6_D25, type is buried.
-- synthesized logic cell 
_LC6_D25 = LCELL( _EQ146);
  _EQ146 = !_LC2_C7 &  _LC5_D25 & !state~6
         #  program_counter4 &  state~6
         #  _LC2_C7 &  program_counter4;

-- Node name is '~2088~1' 
-- Equation name is '~2088~1', location is LC8_D25, type is buried.
-- synthesized logic cell 
_LC8_D25 = LCELL( _EQ147);
  _EQ147 = !_LC6_C7 &  _LC6_D25
         #  _LC6_C7 & !_LC7_D25 &  program_counter4
         #  _LC6_C7 &  _LC7_D25 & !program_counter4;

-- Node name is ':2105' 
-- Equation name is '_LC1_C17', type is buried 
_LC1_C17 = LCELL( _EQ148);
  _EQ148 =  _LC2_D13 & !_LC3_C10 &  program_counter3
         #  instruction_register3 & !_LC2_D13 & !_LC3_C10;

-- Node name is '~2106~1' 
-- Equation name is '~2106~1', location is LC5_C17, type is buried.
-- synthesized logic cell 
_LC5_C17 = LCELL( _EQ149);
  _EQ149 =  _LC1_C3 &  program_counter3
         #  _LC1_C10 &  program_counter3
         # !_LC1_C3 &  _LC1_C17;

-- Node name is '~2112~1' 
-- Equation name is '~2112~1', location is LC6_C17, type is buried.
-- synthesized logic cell 
_LC6_C17 = LCELL( _EQ150);
  _EQ150 = !_LC2_C7 &  _LC5_C17 & !state~6
         #  program_counter3 &  state~6
         #  _LC2_C7 &  program_counter3;

-- Node name is '~2115~1' 
-- Equation name is '~2115~1', location is LC8_C17, type is buried.
-- synthesized logic cell 
_LC8_C17 = LCELL( _EQ151);
  _EQ151 = !_LC6_C7 &  _LC6_C17
         #  _LC6_C7 & !_LC7_C17 &  program_counter3
         #  _LC6_C7 &  _LC7_C17 & !program_counter3;

-- Node name is ':2132' 
-- Equation name is '_LC3_D7', type is buried 
_LC3_D7  = LCELL( _EQ152);
  _EQ152 =  _LC2_D13 & !_LC3_C10 &  program_counter2
         #  instruction_register2 & !_LC2_D13 & !_LC3_C10;

-- Node name is '~2133~1' 
-- Equation name is '~2133~1', location is LC6_D7, type is buried.
-- synthesized logic cell 
_LC6_D7  = LCELL( _EQ153);
  _EQ153 =  _LC1_C3 &  program_counter2
         #  _LC1_C10 &  program_counter2
         # !_LC1_C3 &  _LC3_D7;

-- Node name is '~2139~1' 
-- Equation name is '~2139~1', location is LC7_D7, type is buried.
-- synthesized logic cell 
_LC7_D7  = LCELL( _EQ154);
  _EQ154 = !_LC2_C7 &  _LC6_D7 & !state~6
         #  program_counter2 &  state~6
         #  _LC2_C7 &  program_counter2;

-- Node name is '~2142~1' 
-- Equation name is '~2142~1', location is LC8_D7, type is buried.
-- synthesized logic cell 
_LC8_D7  = LCELL( _EQ155);
  _EQ155 = !_LC6_C7 &  _LC7_D7
         # !_LC4_D9 &  _LC6_C7 &  program_counter2
         #  _LC4_D9 &  _LC6_C7 & !program_counter2;

-- Node name is ':2159' 
-- Equation name is '_LC1_I15', type is buried 
_LC1_I15 = LCELL( _EQ156);
  _EQ156 =  _LC2_D13 & !_LC3_C10 &  program_counter1
         #  instruction_register1 & !_LC2_D13 & !_LC3_C10;

-- Node name is '~2160~1' 
-- Equation name is '~2160~1', location is LC5_I3, type is buried.
-- synthesized logic cell 
_LC5_I3  = LCELL( _EQ157);
  _EQ157 =  _LC1_C3 &  program_counter1
         #  _LC1_C10 &  program_counter1
         # !_LC1_C3 &  _LC1_I15;

-- Node name is '~2166~1' 
-- Equation name is '~2166~1', location is LC6_I3, type is buried.
-- synthesized logic cell 
_LC6_I3  = LCELL( _EQ158);
  _EQ158 = !_LC2_C7 &  _LC5_I3 & !state~6
         #  program_counter1 &  state~6
         #  _LC2_C7 &  program_counter1;

-- Node name is '~2169~1' 
-- Equation name is '~2169~1', location is LC8_I3, type is buried.
-- synthesized logic cell 
_LC8_I3  = LCELL( _EQ159);
  _EQ159 = !_LC6_C7 &  _LC6_I3
         #  _LC6_C7 & !program_counter0 &  program_counter1
         #  _LC6_C7 &  program_counter0 & !program_counter1;

-- Node name is '~2186~1' 
-- Equation name is '~2186~1', location is LC2_D13, type is buried.
-- synthesized logic cell 
_LC2_D13 = LCELL( _EQ160);
  _EQ160 =  state~5
         #  state~3;

-- Node name is ':2186' 
-- Equation name is '_LC2_C10', type is buried 
_LC2_C10 = LCELL( _EQ161);
  _EQ161 =  _LC2_D13 & !_LC3_C10 &  program_counter0
         #  instruction_register0 & !_LC2_D13 & !_LC3_C10;

-- Node name is '~2201~1' 
-- Equation name is '~2201~1', location is LC1_I3, type is buried.
-- synthesized logic cell 
_LC1_I3  = LCELL( _EQ162);
  _EQ162 = !_LC1_C3 &  _LC2_C10 & !state~6
         #  program_counter0 &  state~6;

-- Node name is '~2201~2' 
-- Equation name is '~2201~2', location is LC2_I51, type is buried.
-- synthesized logic cell 
_LC2_I51 = LCELL( _EQ163);
  _EQ163 =  _LC1_C10 & !state~6
         #  _LC1_C3 & !state~6;

-- Node name is '~2201~3' 
-- Equation name is '~2201~3', location is LC3_I3, type is buried.
-- synthesized logic cell 
_LC3_I3  = LCELL( _EQ164);
  _EQ164 =  _LC1_I3 & !_LC2_C7
         #  _LC2_I51 &  program_counter0
         #  _LC2_C7 &  program_counter0;

-- Node name is '~2201~4' 
-- Equation name is '~2201~4', location is LC4_I3, type is buried.
-- synthesized logic cell 
_LC4_I3  = LCELL( _EQ165);
  _EQ165 =  _LC3_I3 & !_LC6_C7
         #  _LC6_C7 & !program_counter0;

-- Node name is '~2214~1' 
-- Equation name is '~2214~1', location is LC4_G21, type is buried.
-- synthesized logic cell 
_LC4_G21 = LCELL( _EQ166);
  _EQ166 =  _LC8_C3 &  MAR7
         #  _LC3_G21 & !_LC8_C3
         #  _LC3_C10 &  MAR7;

-- Node name is ':2222' 
-- Equation name is '_LC2_G21', type is buried 
_LC2_G21 = LCELL( _EQ167);
  _EQ167 = !_LC2_C7 &  program_counter7 &  state~6
         # !_LC2_C7 &  _LC4_G21 & !state~6;

-- Node name is '~2223~1' 
-- Equation name is '~2223~1', location is LC7_G10, type is buried.
-- synthesized logic cell 
_LC7_G10 = LCELL( _EQ168);
  _EQ168 = !_LC1_C7 &  _LC2_G21
         # !_LC1_C7 &  _LC1_G10
         #  _LC1_C7 &  MAR7;

-- Node name is '~2241~1' 
-- Equation name is '~2241~1', location is LC3_I34, type is buried.
-- synthesized logic cell 
_LC3_I34 = LCELL( _EQ169);
  _EQ169 =  _LC8_C3 &  MAR6
         #  _LC2_I34 & !_LC8_C3
         #  _LC3_C10 &  MAR6;

-- Node name is ':2249' 
-- Equation name is '_LC1_I34', type is buried 
_LC1_I34 = LCELL( _EQ170);
  _EQ170 = !_LC2_C7 &  program_counter6 &  state~6
         # !_LC2_C7 &  _LC3_I34 & !state~6;

-- Node name is '~2250~1' 
-- Equation name is '~2250~1', location is LC7_I38, type is buried.
-- synthesized logic cell 
_LC7_I38 = LCELL( _EQ171);
  _EQ171 = !_LC1_C7 &  _LC1_I34
         # !_LC1_C7 &  _LC4_I38
         #  _LC1_C7 &  MAR6;

-- Node name is '~2268~1' 
-- Equation name is '~2268~1', location is LC5_I51, type is buried.
-- synthesized logic cell 
_LC5_I51 = LCELL( _EQ172);
  _EQ172 =  _LC8_C3 &  MAR5
         #  _LC4_I51 & !_LC8_C3
         #  _LC3_C10 &  MAR5;

-- Node name is ':2276' 
-- Equation name is '_LC1_I51', type is buried 
_LC1_I51 = LCELL( _EQ173);
  _EQ173 = !_LC4_C7 &  program_counter5 &  state~6
         # !_LC4_C7 &  _LC5_I51 & !state~6;

-- Node name is '~2277~1' 
-- Equation name is '~2277~1', location is LC1_I39, type is buried.
-- synthesized logic cell 
_LC1_I39 = LCELL( _EQ174);
  _EQ174 = !_LC1_C7 &  _LC1_I51
         # !_LC1_C7 &  _LC2_I38
         #  _LC1_C7 &  MAR5;

-- Node name is '~2295~1' 
-- Equation name is '~2295~1', location is LC3_D25, type is buried.
-- synthesized logic cell 
_LC3_D25 = LCELL( _EQ175);
  _EQ175 =  _LC8_C3 &  MAR4
         #  _LC1_D25 & !_LC8_C3
         #  _LC3_C10 &  MAR4;

-- Node name is ':2303' 
-- Equation name is '_LC2_D25', type is buried 
_LC2_D25 = LCELL( _EQ176);
  _EQ176 = !_LC4_C7 &  program_counter4 &  state~6
         #  _LC3_D25 & !_LC4_C7 & !state~6;

-- Node name is '~2304~1' 
-- Equation name is '~2304~1', location is LC7_D11, type is buried.
-- synthesized logic cell 
_LC7_D11 = LCELL( _EQ177);
  _EQ177 = !_LC1_C7 &  _LC2_D25
         # !_LC1_C7 &  _LC4_D11
         #  _LC1_C7 &  MAR4;

-- Node name is '~2322~1' 
-- Equation name is '~2322~1', location is LC3_C17, type is buried.
-- synthesized logic cell 
_LC3_C17 = LCELL( _EQ178);
  _EQ178 =  _LC8_C3 &  MAR3
         #  _LC1_C17 & !_LC8_C3
         #  _LC3_C10 &  MAR3;

-- Node name is ':2330' 
-- Equation name is '_LC2_C17', type is buried 
_LC2_C17 = LCELL( _EQ179);
  _EQ179 = !_LC4_C7 &  program_counter3 &  state~6
         #  _LC3_C17 & !_LC4_C7 & !state~6;

-- Node name is '~2331~1' 
-- Equation name is '~2331~1', location is LC8_C24, type is buried.
-- synthesized logic cell 
_LC8_C24 = LCELL( _EQ180);
  _EQ180 = !_LC1_C7 &  _LC2_C17
         # !_LC1_C7 &  _LC3_C24
         #  _LC1_C7 &  MAR3;

-- Node name is '~2349~1' 
-- Equation name is '~2349~1', location is LC4_D7, type is buried.
-- synthesized logic cell 
_LC4_D7  = LCELL( _EQ181);
  _EQ181 =  _LC8_C3 &  MAR2
         #  _LC3_D7 & !_LC8_C3
         #  _LC3_C10 &  MAR2;

-- Node name is ':2357' 
-- Equation name is '_LC5_D7', type is buried 
_LC5_D7  = LCELL( _EQ182);
  _EQ182 = !_LC4_C7 &  program_counter2 &  state~6
         # !_LC4_C7 &  _LC4_D7 & !state~6;

-- Node name is '~2358~1' 
-- Equation name is '~2358~1', location is LC1_D7, type is buried.
-- synthesized logic cell 
_LC1_D7  = LCELL( _EQ183);
  _EQ183 = !_LC1_C7 &  _LC5_D7
         # !_LC1_C7 &  _LC2_D11
         #  _LC1_C7 &  MAR2;

-- Node name is '~2376~1' 
-- Equation name is '~2376~1', location is LC6_I15, type is buried.
-- synthesized logic cell 
_LC6_I15 = LCELL( _EQ184);
  _EQ184 =  _LC8_C3 &  MAR1
         #  _LC1_I15 & !_LC8_C3
         #  _LC3_C10 &  MAR1;

-- Node name is ':2384' 
-- Equation name is '_LC7_I15', type is buried 
_LC7_I15 = LCELL( _EQ185);
  _EQ185 = !_LC4_C7 &  program_counter1 &  state~6
         # !_LC4_C7 &  _LC6_I15 & !state~6;

-- Node name is '~2385~1' 
-- Equation name is '~2385~1', location is LC8_I15, type is buried.
-- synthesized logic cell 
_LC8_I15 = LCELL( _EQ186);
  _EQ186 = !_LC1_C7 &  _LC7_I15
         # !_LC1_C7 &  _LC3_I15
         #  _LC1_C7 &  MAR1;

-- Node name is '~2403~1' 
-- Equation name is '~2403~1', location is LC5_C10, type is buried.
-- synthesized logic cell 
_LC5_C10 = LCELL( _EQ187);
  _EQ187 =  _LC8_C3 &  MAR0
         #  _LC2_C10 & !_LC8_C3
         #  _LC3_C10 &  MAR0;

-- Node name is ':2411' 
-- Equation name is '_LC6_C10', type is buried 
_LC6_C10 = LCELL( _EQ188);
  _EQ188 = !_LC4_C7 &  program_counter0 &  state~6
         # !_LC4_C7 &  _LC5_C10 & !state~6;

-- Node name is '~2412~1' 
-- Equation name is '~2412~1', location is LC7_C10, type is buried.
-- synthesized logic cell 
_LC7_C10 = LCELL( _EQ189);
  _EQ189 = !_LC1_C7 &  _LC6_C10
         # !_LC1_C7 &  _LC5_C7
         #  _LC1_C7 &  MAR0;

-- Node name is '~2424~1' 
-- Equation name is '~2424~1', location is LC4_C14, type is buried.
-- synthesized logic cell 
_LC4_C14 = LCELL( _EQ190);
  _EQ190 =  register_AC15 &  state~3
         #  register_AC15 & !state~5
         #  data_in15 & !state~3 &  state~5;

-- Node name is '~2430~1' 
-- Equation name is '~2430~1', location is LC5_C14, type is buried.
-- synthesized logic cell 
_LC5_C14 = LCELL( _EQ191);
  _EQ191 =  _LC1_C10 &  register_AC15
         # !_LC1_C3 & !_LC1_C10 &  _LC4_C14
         #  _LC1_C3 &  register_AC15;

-- Node name is '~2433~1' 
-- Equation name is '~2433~1', location is LC6_C14, type is buried.
-- synthesized logic cell 
_LC6_C14 = LCELL( _EQ192);
  _EQ192 =  _LC3_C14 &  state~6
         #  _LC5_C14 & !state~6;

-- Node name is '~2439~1' 
-- Equation name is '~2439~1', location is LC7_C14, type is buried.
-- synthesized logic cell 
_LC7_C14 = LCELL( _EQ193);
  _EQ193 = !_LC2_C7 & !_LC6_C7 &  _LC6_C14
         #  _LC2_C7 &  register_AC15
         #  _LC6_C7 &  register_AC15;

-- Node name is '~2451~1' 
-- Equation name is '~2451~1', location is LC4_C4, type is buried.
-- synthesized logic cell 
_LC4_C4  = LCELL( _EQ194);
  _EQ194 =  register_AC14 &  state~3
         #  register_AC14 & !state~5
         #  data_in14 & !state~3 &  state~5;

-- Node name is '~2457~1' 
-- Equation name is '~2457~1', location is LC6_C4, type is buried.
-- synthesized logic cell 
_LC6_C4  = LCELL( _EQ195);
  _EQ195 =  _LC1_C10 &  register_AC14
         # !_LC1_C3 & !_LC1_C10 &  _LC4_C4
         #  _LC1_C3 &  register_AC14;

-- Node name is '~2460~1' 
-- Equation name is '~2460~1', location is LC7_C4, type is buried.
-- synthesized logic cell 
_LC7_C4  = LCELL( _EQ196);
  _EQ196 =  _LC3_C4 &  state~6
         #  _LC6_C4 & !state~6;

-- Node name is '~2466~1' 
-- Equation name is '~2466~1', location is LC8_C4, type is buried.
-- synthesized logic cell 
_LC8_C4  = LCELL( _EQ197);
  _EQ197 = !_LC2_C7 & !_LC6_C7 &  _LC7_C4
         #  _LC2_C7 &  register_AC14
         #  _LC6_C7 &  register_AC14;

-- Node name is '~2478~1' 
-- Equation name is '~2478~1', location is LC5_C1, type is buried.
-- synthesized logic cell 
_LC5_C1  = LCELL( _EQ198);
  _EQ198 =  register_AC13 &  state~3
         #  register_AC13 & !state~5
         #  data_in13 & !state~3 &  state~5;

-- Node name is '~2484~1' 
-- Equation name is '~2484~1', location is LC6_C1, type is buried.
-- synthesized logic cell 
_LC6_C1  = LCELL( _EQ199);
  _EQ199 =  _LC1_C10 &  register_AC13
         # !_LC1_C3 & !_LC1_C10 &  _LC5_C1
         #  _LC1_C3 &  register_AC13;

-- Node name is '~2487~1' 
-- Equation name is '~2487~1', location is LC7_C1, type is buried.
-- synthesized logic cell 
_LC7_C1  = LCELL( _EQ200);
  _EQ200 =  _LC4_C1 &  state~6
         #  _LC6_C1 & !state~6;

-- Node name is '~2493~1' 
-- Equation name is '~2493~1', location is LC8_C1, type is buried.
-- synthesized logic cell 
_LC8_C1  = LCELL( _EQ201);
  _EQ201 = !_LC2_C7 & !_LC6_C7 &  _LC7_C1
         #  _LC2_C7 &  register_AC13
         #  _LC6_C7 &  register_AC13;

-- Node name is '~2505~1' 
-- Equation name is '~2505~1', location is LC3_B19, type is buried.
-- synthesized logic cell 
_LC3_B19 = LCELL( _EQ202);
  _EQ202 =  register_AC12 &  state~3
         #  register_AC12 & !state~5
         #  data_in12 & !state~3 &  state~5;

-- Node name is '~2511~1' 
-- Equation name is '~2511~1', location is LC4_B19, type is buried.
-- synthesized logic cell 
_LC4_B19 = LCELL( _EQ203);
  _EQ203 =  _LC1_C10 &  register_AC12
         # !_LC1_C3 & !_LC1_C10 &  _LC3_B19
         #  _LC1_C3 &  register_AC12;

-- Node name is '~2514~1' 
-- Equation name is '~2514~1', location is LC7_B19, type is buried.
-- synthesized logic cell 
_LC7_B19 = LCELL( _EQ204);
  _EQ204 =  _LC2_B19 &  state~6
         #  _LC4_B19 & !state~6;

-- Node name is '~2520~1' 
-- Equation name is '~2520~1', location is LC8_B19, type is buried.
-- synthesized logic cell 
_LC8_B19 = LCELL( _EQ205);
  _EQ205 = !_LC2_C7 & !_LC6_C7 &  _LC7_B19
         #  _LC2_C7 &  register_AC12
         #  _LC6_C7 &  register_AC12;

-- Node name is '~2532~1' 
-- Equation name is '~2532~1', location is LC4_G26, type is buried.
-- synthesized logic cell 
_LC4_G26 = LCELL( _EQ206);
  _EQ206 =  register_AC11 &  state~3
         #  register_AC11 & !state~5
         #  data_in11 & !state~3 &  state~5;

-- Node name is '~2538~1' 
-- Equation name is '~2538~1', location is LC5_G26, type is buried.
-- synthesized logic cell 
_LC5_G26 = LCELL( _EQ207);
  _EQ207 =  _LC1_C10 &  register_AC11
         # !_LC1_C3 & !_LC1_C10 &  _LC4_G26
         #  _LC1_C3 &  register_AC11;

-- Node name is '~2541~1' 
-- Equation name is '~2541~1', location is LC6_G26, type is buried.
-- synthesized logic cell 
_LC6_G26 = LCELL( _EQ208);
  _EQ208 =  _LC3_G26 &  state~6
         #  _LC5_G26 & !state~6;

-- Node name is '~2547~1' 
-- Equation name is '~2547~1', location is LC7_G26, type is buried.
-- synthesized logic cell 
_LC7_G26 = LCELL( _EQ209);
  _EQ209 = !_LC2_C7 & !_LC6_C7 &  _LC6_G26
         #  _LC2_C7 &  register_AC11
         #  _LC6_C7 &  register_AC11;

-- Node name is '~2559~1' 
-- Equation name is '~2559~1', location is LC3_G17, type is buried.
-- synthesized logic cell 
_LC3_G17 = LCELL( _EQ210);
  _EQ210 =  register_AC10 &  state~3
         #  register_AC10 & !state~5
         #  data_in10 & !state~3 &  state~5;

-- Node name is '~2565~1' 
-- Equation name is '~2565~1', location is LC5_G17, type is buried.
-- synthesized logic cell 
_LC5_G17 = LCELL( _EQ211);
  _EQ211 =  _LC1_C10 &  register_AC10
         # !_LC1_C3 & !_LC1_C10 &  _LC3_G17
         #  _LC1_C3 &  register_AC10;

-- Node name is '~2568~1' 
-- Equation name is '~2568~1', location is LC6_G17, type is buried.
-- synthesized logic cell 
_LC6_G17 = LCELL( _EQ212);
  _EQ212 =  _LC2_G17 &  state~6
         #  _LC5_G17 & !state~6;

-- Node name is '~2574~1' 
-- Equation name is '~2574~1', location is LC7_G17, type is buried.
-- synthesized logic cell 
_LC7_G17 = LCELL( _EQ213);
  _EQ213 = !_LC2_C7 & !_LC6_C7 &  _LC6_G17
         #  _LC2_C7 &  register_AC10
         #  _LC6_C7 &  register_AC10;

-- Node name is '~2586~1' 
-- Equation name is '~2586~1', location is LC5_G20, type is buried.
-- synthesized logic cell 
_LC5_G20 = LCELL( _EQ214);
  _EQ214 =  register_AC9 &  state~3
         #  register_AC9 & !state~5
         #  data_in9 & !state~3 &  state~5;

-- Node name is '~2592~1' 
-- Equation name is '~2592~1', location is LC6_G20, type is buried.
-- synthesized logic cell 
_LC6_G20 = LCELL( _EQ215);
  _EQ215 =  _LC1_C10 &  register_AC9
         # !_LC1_C3 & !_LC1_C10 &  _LC5_G20
         #  _LC1_C3 &  register_AC9;

-- Node name is '~2595~1' 
-- Equation name is '~2595~1', location is LC7_G20, type is buried.
-- synthesized logic cell 
_LC7_G20 = LCELL( _EQ216);
  _EQ216 =  _LC4_G20 &  state~6
         #  _LC6_G20 & !state~6;

-- Node name is '~2601~1' 
-- Equation name is '~2601~1', location is LC8_G20, type is buried.
-- synthesized logic cell 
_LC8_G20 = LCELL( _EQ217);
  _EQ217 = !_LC2_C7 & !_LC6_C7 &  _LC7_G20
         #  _LC2_C7 &  register_AC9
         #  _LC6_C7 &  register_AC9;

-- Node name is '~2613~1' 
-- Equation name is '~2613~1', location is LC4_G2, type is buried.
-- synthesized logic cell 
_LC4_G2  = LCELL( _EQ218);
  _EQ218 =  register_AC8 &  state~3
         #  register_AC8 & !state~5
         #  data_in8 & !state~3 &  state~5;

-- Node name is '~2619~1' 
-- Equation name is '~2619~1', location is LC6_G2, type is buried.
-- synthesized logic cell 
_LC6_G2  = LCELL( _EQ219);
  _EQ219 =  _LC1_C10 &  register_AC8
         # !_LC1_C3 & !_LC1_C10 &  _LC4_G2
         #  _LC1_C3 &  register_AC8;

-- Node name is '~2622~1' 
-- Equation name is '~2622~1', location is LC7_G2, type is buried.
-- synthesized logic cell 
_LC7_G2  = LCELL( _EQ220);
  _EQ220 =  _LC3_G2 &  state~6
         #  _LC6_G2 & !state~6;

-- Node name is '~2628~1' 
-- Equation name is '~2628~1', location is LC8_G2, type is buried.
-- synthesized logic cell 
_LC8_G2  = LCELL( _EQ221);
  _EQ221 = !_LC2_C7 & !_LC6_C7 &  _LC7_G2
         #  _LC2_C7 &  register_AC8
         #  _LC6_C7 &  register_AC8;

-- Node name is '~2640~1' 
-- Equation name is '~2640~1', location is LC5_A23, type is buried.
-- synthesized logic cell 
_LC5_A23 = LCELL( _EQ222);
  _EQ222 =  register_AC7 &  state~3
         #  register_AC7 & !state~5
         #  data_in7 & !state~3 &  state~5;

-- Node name is '~2646~1' 
-- Equation name is '~2646~1', location is LC6_A23, type is buried.
-- synthesized logic cell 
_LC6_A23 = LCELL( _EQ223);
  _EQ223 =  _LC1_C10 &  register_AC7
         # !_LC1_C3 & !_LC1_C10 &  _LC5_A23
         #  _LC1_C3 &  register_AC7;

-- Node name is '~2649~1' 
-- Equation name is '~2649~1', location is LC7_A23, type is buried.
-- synthesized logic cell 
_LC7_A23 = LCELL( _EQ224);
  _EQ224 =  _LC4_A23 &  state~6
         #  _LC6_A23 & !state~6;

-- Node name is '~2655~1' 
-- Equation name is '~2655~1', location is LC8_A23, type is buried.
-- synthesized logic cell 
_LC8_A23 = LCELL( _EQ225);
  _EQ225 = !_LC2_C7 & !_LC6_C7 &  _LC7_A23
         #  _LC2_C7 &  register_AC7
         #  _LC6_C7 &  register_AC7;

-- Node name is '~2667~1' 
-- Equation name is '~2667~1', location is LC5_A16, type is buried.
-- synthesized logic cell 
_LC5_A16 = LCELL( _EQ226);
  _EQ226 =  register_AC6 &  state~3
         #  register_AC6 & !state~5
         #  data_in6 & !state~3 &  state~5;

-- Node name is '~2673~1' 
-- Equation name is '~2673~1', location is LC6_A16, type is buried.
-- synthesized logic cell 
_LC6_A16 = LCELL( _EQ227);
  _EQ227 =  _LC1_C10 &  register_AC6
         # !_LC1_C3 & !_LC1_C10 &  _LC5_A16
         #  _LC1_C3 &  register_AC6;

-- Node name is '~2676~1' 
-- Equation name is '~2676~1', location is LC7_A16, type is buried.
-- synthesized logic cell 
_LC7_A16 = LCELL( _EQ228);
  _EQ228 =  _LC4_A16 &  state~6
         #  _LC6_A16 & !state~6;

-- Node name is '~2682~1' 
-- Equation name is '~2682~1', location is LC8_A16, type is buried.
-- synthesized logic cell 
_LC8_A16 = LCELL( _EQ229);
  _EQ229 = !_LC2_C7 & !_LC6_C7 &  _LC7_A16
         #  _LC2_C7 &  register_AC6
         #  _LC6_C7 &  register_AC6;

-- Node name is '~2694~1' 
-- Equation name is '~2694~1', location is LC5_A24, type is buried.
-- synthesized logic cell 
_LC5_A24 = LCELL( _EQ230);
  _EQ230 =  register_AC5 &  state~3
         #  register_AC5 & !state~5
         #  data_in5 & !state~3 &  state~5;

-- Node name is '~2700~1' 
-- Equation name is '~2700~1', location is LC6_A24, type is buried.
-- synthesized logic cell 
_LC6_A24 = LCELL( _EQ231);
  _EQ231 =  _LC1_C10 &  register_AC5
         # !_LC1_C3 & !_LC1_C10 &  _LC5_A24
         #  _LC1_C3 &  register_AC5;

-- Node name is '~2703~1' 
-- Equation name is '~2703~1', location is LC7_A24, type is buried.
-- synthesized logic cell 
_LC7_A24 = LCELL( _EQ232);
  _EQ232 =  _LC4_A24 &  state~6
         #  _LC6_A24 & !state~6;

-- Node name is '~2709~1' 
-- Equation name is '~2709~1', location is LC8_A24, type is buried.
-- synthesized logic cell 
_LC8_A24 = LCELL( _EQ233);
  _EQ233 = !_LC2_C7 & !_LC6_C7 &  _LC7_A24
         #  _LC2_C7 &  register_AC5
         #  _LC6_C7 &  register_AC5;

-- Node name is '~2721~1' 
-- Equation name is '~2721~1', location is LC3_A20, type is buried.
-- synthesized logic cell 
_LC3_A20 = LCELL( _EQ234);
  _EQ234 =  register_AC4 &  state~3
         #  register_AC4 & !state~5
         #  data_in4 & !state~3 &  state~5;

-- Node name is '~2727~1' 
-- Equation name is '~2727~1', location is LC4_A20, type is buried.
-- synthesized logic cell 
_LC4_A20 = LCELL( _EQ235);
  _EQ235 =  _LC1_C10 &  register_AC4
         # !_LC1_C3 & !_LC1_C10 &  _LC3_A20
         #  _LC1_C3 &  register_AC4;

-- Node name is '~2730~1' 
-- Equation name is '~2730~1', location is LC5_A20, type is buried.
-- synthesized logic cell 
_LC5_A20 = LCELL( _EQ236);
  _EQ236 =  _LC2_A20 &  state~6
         #  _LC4_A20 & !state~6;

-- Node name is '~2736~1' 
-- Equation name is '~2736~1', location is LC7_A20, type is buried.
-- synthesized logic cell 
_LC7_A20 = LCELL( _EQ237);
  _EQ237 = !_LC2_C7 &  _LC5_A20 & !_LC6_C7
         #  _LC2_C7 &  register_AC4
         #  _LC6_C7 &  register_AC4;

-- Node name is '~2748~1' 
-- Equation name is '~2748~1', location is LC3_A7, type is buried.
-- synthesized logic cell 
_LC3_A7  = LCELL( _EQ238);
  _EQ238 =  register_AC3 &  state~3
         #  register_AC3 & !state~5
         #  data_in3 & !state~3 &  state~5;

-- Node name is '~2754~1' 
-- Equation name is '~2754~1', location is LC5_A7, type is buried.
-- synthesized logic cell 
_LC5_A7  = LCELL( _EQ239);
  _EQ239 =  _LC1_C10 &  register_AC3
         # !_LC1_C3 & !_LC1_C10 &  _LC3_A7
         #  _LC1_C3 &  register_AC3;

-- Node name is '~2757~1' 
-- Equation name is '~2757~1', location is LC6_A7, type is buried.
-- synthesized logic cell 
_LC6_A7  = LCELL( _EQ240);
  _EQ240 =  _LC2_A7 &  state~6
         #  _LC5_A7 & !state~6;

-- Node name is '~2763~1' 
-- Equation name is '~2763~1', location is LC7_A7, type is buried.
-- synthesized logic cell 
_LC7_A7  = LCELL( _EQ241);
  _EQ241 = !_LC2_C7 &  _LC6_A7 & !_LC6_C7
         #  _LC2_C7 &  register_AC3
         #  _LC6_C7 &  register_AC3;

-- Node name is '~2775~1' 
-- Equation name is '~2775~1', location is LC5_D13, type is buried.
-- synthesized logic cell 
_LC5_D13 = LCELL( _EQ242);
  _EQ242 =  register_AC2 &  state~3
         #  register_AC2 & !state~5
         #  data_in2 & !state~3 &  state~5;

-- Node name is '~2781~1' 
-- Equation name is '~2781~1', location is LC6_D13, type is buried.
-- synthesized logic cell 
_LC6_D13 = LCELL( _EQ243);
  _EQ243 =  _LC3_C10 &  register_AC2
         # !_LC1_C3 & !_LC3_C10 &  _LC5_D13
         #  _LC1_C3 &  register_AC2;

-- Node name is '~2784~1' 
-- Equation name is '~2784~1', location is LC7_D13, type is buried.
-- synthesized logic cell 
_LC7_D13 = LCELL( _EQ244);
  _EQ244 =  _LC3_D13 &  state~6
         #  _LC6_D13 & !state~6;

-- Node name is '~2790~1' 
-- Equation name is '~2790~1', location is LC8_D13, type is buried.
-- synthesized logic cell 
_LC8_D13 = LCELL( _EQ245);
  _EQ245 = !_LC2_C7 & !_LC6_C7 &  _LC7_D13
         #  _LC2_C7 &  register_AC2
         #  _LC6_C7 &  register_AC2;

-- Node name is '~2802~1' 
-- Equation name is '~2802~1', location is LC3_A9, type is buried.
-- synthesized logic cell 
_LC3_A9  = LCELL( _EQ246);
  _EQ246 =  register_AC1 &  state~3
         #  register_AC1 & !state~5
         #  data_in1 & !state~3 &  state~5;

-- Node name is '~2808~1' 
-- Equation name is '~2808~1', location is LC4_A9, type is buried.
-- synthesized logic cell 
_LC4_A9  = LCELL( _EQ247);
  _EQ247 =  _LC3_C10 &  register_AC1
         # !_LC1_C3 &  _LC3_A9 & !_LC3_C10
         #  _LC1_C3 &  register_AC1;

-- Node name is '~2811~1' 
-- Equation name is '~2811~1', location is LC7_A9, type is buried.
-- synthesized logic cell 
_LC7_A9  = LCELL( _EQ248);
  _EQ248 =  _LC4_A9 & !state~6
         # !_LC6_A9 &  register_AC1 &  state~6
         #  _LC6_A9 & !register_AC1 &  state~6;

-- Node name is '~2817~1' 
-- Equation name is '~2817~1', location is LC8_A9, type is buried.
-- synthesized logic cell 
_LC8_A9  = LCELL( _EQ249);
  _EQ249 = !_LC2_C7 & !_LC6_C7 &  _LC7_A9
         #  _LC2_C7 &  register_AC1
         #  _LC6_C7 &  register_AC1;

-- Node name is ':2836' 
-- Equation name is '_LC6_C25', type is buried 
_LC6_C25 = LCELL( _EQ250);
  _EQ250 =  _LC1_C3 &  register_AC0;

-- Node name is '~2849~1' 
-- Equation name is '~2849~1', location is LC2_C25, type is buried.
-- synthesized logic cell 
!_LC2_C25 = _LC2_C25~NOT;
_LC2_C25~NOT = LCELL( _EQ251);
  _EQ251 = !_LC3_C10 & !state~3 &  state~5;

-- Node name is '~2849~2' 
-- Equation name is '~2849~2', location is LC3_C25, type is buried.
-- synthesized logic cell 
_LC3_C25 = LCELL( _EQ252);
  _EQ252 = !_LC1_C3 &  _LC2_C25 & !state~6
         # !data_in0 &  state~6;

-- Node name is '~2849~3' 
-- Equation name is '~2849~3', location is LC5_C25, type is buried.
-- synthesized logic cell 
_LC5_C25 = LCELL( _EQ253);
  _EQ253 = !_LC1_C3 & !_LC2_C25 & !state~6
         # !register_AC0 &  state~6;

-- Node name is '~2849~4' 
-- Equation name is '~2849~4', location is LC7_C25, type is buried.
-- synthesized logic cell 
_LC7_C25 = LCELL( _EQ254);
  _EQ254 =  data_in0 &  _LC5_C25
         #  _LC6_C25 & !state~6;

-- Node name is '~2849~5' 
-- Equation name is '~2849~5', location is LC8_C25, type is buried.
-- synthesized logic cell 
_LC8_C25 = LCELL( _EQ255);
  _EQ255 =  _LC3_C25 &  register_AC0
         # !_LC2_C24 &  register_AC0
         #  _LC2_C24 &  _LC7_C25;

-- Node name is '~2876~1' 
-- Equation name is '~2876~1', location is LC7_C20, type is buried.
-- synthesized logic cell 
_LC7_C20 = LCELL( _EQ256);
  _EQ256 =  memory_write &  state~6
         #  _LC4_C7 &  memory_write
         # !_LC3_C10 &  memory_write;

-- Node name is '~2876~2' 
-- Equation name is '~2876~2', location is LC8_C20, type is buried.
-- synthesized logic cell 
_LC8_C20 = LCELL( _EQ257);
  _EQ257 =  _LC7_C20
         # !_LC4_C7 &  _LC8_C3 & !state~6;

-- Node name is '~2894~1' 
-- Equation name is '~2894~1', location is LC7_C3, type is buried.
-- synthesized logic cell 
_LC7_C3  = LCELL( _EQ258);
  _EQ258 = !_LC1_E6
         #  state~6
         #  state~1;



Project Information                   e:\vhdl designs\231designs\10up1\up1.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:00
   Fitter                                 00:00:16
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:22


Memory Allocated
-----------------

Peak memory allocated during compilation  = 37,547K
