Classic Timing Analyzer report for HW2Pt1
Sun Feb 14 13:17:25 2010
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.855 ns                                       ; iB[4]       ; aB[4]~reg0  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.181 ns                                       ; bB[1]~reg0  ; bB[1]       ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.648 ns                                       ; iB[0]       ; bB[0]~reg0  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; aNB[5]~reg0 ; bNB[5]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; aNB[5]~reg0 ; bNB[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; aNB[0]~reg0 ; bNB[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; aNB[2]~reg0 ; bNB[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; aNB[3]~reg0 ; bNB[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; aNB[4]~reg0 ; bNB[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; aNB[1]~reg0 ; bNB[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; aNB[6]~reg0 ; bNB[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; aNB[7]~reg0 ; bNB[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.535 ns                ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+--------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To          ; To Clock ;
+-------+--------------+------------+--------+-------------+----------+
; N/A   ; None         ; 3.855 ns   ; iB[4]  ; aB[4]~reg0  ; clk      ;
; N/A   ; None         ; 3.852 ns   ; iB[4]  ; bB[4]~reg0  ; clk      ;
; N/A   ; None         ; 3.773 ns   ; iNB[6] ; aNB[6]~reg0 ; clk      ;
; N/A   ; None         ; 3.760 ns   ; iNB[3] ; aNB[3]~reg0 ; clk      ;
; N/A   ; None         ; 3.755 ns   ; iNB[5] ; aNB[5]~reg0 ; clk      ;
; N/A   ; None         ; 3.626 ns   ; iB[3]  ; aB[3]~reg0  ; clk      ;
; N/A   ; None         ; 3.625 ns   ; iB[3]  ; bB[3]~reg0  ; clk      ;
; N/A   ; None         ; 3.599 ns   ; iNB[4] ; aNB[4]~reg0 ; clk      ;
; N/A   ; None         ; 3.489 ns   ; iNB[1] ; aNB[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.476 ns   ; iB[6]  ; aB[6]~reg0  ; clk      ;
; N/A   ; None         ; 3.475 ns   ; iB[6]  ; bB[6]~reg0  ; clk      ;
; N/A   ; None         ; 3.470 ns   ; iNB[0] ; aNB[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.458 ns   ; iNB[2] ; aNB[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.448 ns   ; iB[7]  ; bB[7]~reg0  ; clk      ;
; N/A   ; None         ; 3.444 ns   ; iB[7]  ; aB[7]~reg0  ; clk      ;
; N/A   ; None         ; 3.172 ns   ; iB[5]  ; aB[5]~reg0  ; clk      ;
; N/A   ; None         ; 3.170 ns   ; iB[5]  ; bB[5]~reg0  ; clk      ;
; N/A   ; None         ; 0.259 ns   ; iNB[7] ; aNB[7]~reg0 ; clk      ;
; N/A   ; None         ; 0.230 ns   ; iB[2]  ; bB[2]~reg0  ; clk      ;
; N/A   ; None         ; 0.226 ns   ; iB[2]  ; aB[2]~reg0  ; clk      ;
; N/A   ; None         ; -0.282 ns  ; iB[1]  ; aB[1]~reg0  ; clk      ;
; N/A   ; None         ; -0.283 ns  ; iB[1]  ; bB[1]~reg0  ; clk      ;
; N/A   ; None         ; -0.417 ns  ; iB[0]  ; aB[0]~reg0  ; clk      ;
; N/A   ; None         ; -0.418 ns  ; iB[0]  ; bB[0]~reg0  ; clk      ;
+-------+--------------+------------+--------+-------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To     ; From Clock ;
+-------+--------------+------------+-------------+--------+------------+
; N/A   ; None         ; 7.181 ns   ; bB[1]~reg0  ; bB[1]  ; clk        ;
; N/A   ; None         ; 6.877 ns   ; bNB[1]~reg0 ; bNB[1] ; clk        ;
; N/A   ; None         ; 6.393 ns   ; aNB[3]~reg0 ; aNB[3] ; clk        ;
; N/A   ; None         ; 6.384 ns   ; aB[4]~reg0  ; aB[4]  ; clk        ;
; N/A   ; None         ; 6.376 ns   ; aNB[2]~reg0 ; aNB[2] ; clk        ;
; N/A   ; None         ; 6.334 ns   ; aB[7]~reg0  ; aB[7]  ; clk        ;
; N/A   ; None         ; 6.331 ns   ; aB[1]~reg0  ; aB[1]  ; clk        ;
; N/A   ; None         ; 6.246 ns   ; bNB[0]~reg0 ; bNB[0] ; clk        ;
; N/A   ; None         ; 6.214 ns   ; bB[4]~reg0  ; bB[4]  ; clk        ;
; N/A   ; None         ; 6.058 ns   ; aNB[0]~reg0 ; aNB[0] ; clk        ;
; N/A   ; None         ; 6.057 ns   ; bNB[2]~reg0 ; bNB[2] ; clk        ;
; N/A   ; None         ; 6.057 ns   ; aNB[6]~reg0 ; aNB[6] ; clk        ;
; N/A   ; None         ; 6.056 ns   ; bNB[3]~reg0 ; bNB[3] ; clk        ;
; N/A   ; None         ; 6.053 ns   ; aNB[4]~reg0 ; aNB[4] ; clk        ;
; N/A   ; None         ; 6.049 ns   ; bNB[4]~reg0 ; bNB[4] ; clk        ;
; N/A   ; None         ; 6.046 ns   ; bB[2]~reg0  ; bB[2]  ; clk        ;
; N/A   ; None         ; 6.046 ns   ; aNB[1]~reg0 ; aNB[1] ; clk        ;
; N/A   ; None         ; 6.045 ns   ; aNB[5]~reg0 ; aNB[5] ; clk        ;
; N/A   ; None         ; 6.043 ns   ; aB[2]~reg0  ; aB[2]  ; clk        ;
; N/A   ; None         ; 6.040 ns   ; bB[3]~reg0  ; bB[3]  ; clk        ;
; N/A   ; None         ; 6.039 ns   ; bNB[6]~reg0 ; bNB[6] ; clk        ;
; N/A   ; None         ; 6.039 ns   ; bNB[5]~reg0 ; bNB[5] ; clk        ;
; N/A   ; None         ; 6.038 ns   ; aB[3]~reg0  ; aB[3]  ; clk        ;
; N/A   ; None         ; 6.035 ns   ; aNB[7]~reg0 ; aNB[7] ; clk        ;
; N/A   ; None         ; 6.034 ns   ; bB[7]~reg0  ; bB[7]  ; clk        ;
; N/A   ; None         ; 6.027 ns   ; bNB[7]~reg0 ; bNB[7] ; clk        ;
; N/A   ; None         ; 5.793 ns   ; aB[6]~reg0  ; aB[6]  ; clk        ;
; N/A   ; None         ; 5.784 ns   ; bB[6]~reg0  ; bB[6]  ; clk        ;
; N/A   ; None         ; 5.768 ns   ; bB[0]~reg0  ; bB[0]  ; clk        ;
; N/A   ; None         ; 5.768 ns   ; aB[0]~reg0  ; aB[0]  ; clk        ;
; N/A   ; None         ; 5.765 ns   ; bB[5]~reg0  ; bB[5]  ; clk        ;
; N/A   ; None         ; 5.765 ns   ; aB[5]~reg0  ; aB[5]  ; clk        ;
+-------+--------------+------------+-------------+--------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+--------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To          ; To Clock ;
+---------------+-------------+-----------+--------+-------------+----------+
; N/A           ; None        ; 0.648 ns  ; iB[0]  ; bB[0]~reg0  ; clk      ;
; N/A           ; None        ; 0.647 ns  ; iB[0]  ; aB[0]~reg0  ; clk      ;
; N/A           ; None        ; 0.513 ns  ; iB[1]  ; bB[1]~reg0  ; clk      ;
; N/A           ; None        ; 0.512 ns  ; iB[1]  ; aB[1]~reg0  ; clk      ;
; N/A           ; None        ; 0.004 ns  ; iB[2]  ; aB[2]~reg0  ; clk      ;
; N/A           ; None        ; 0.000 ns  ; iB[2]  ; bB[2]~reg0  ; clk      ;
; N/A           ; None        ; -0.029 ns ; iNB[7] ; aNB[7]~reg0 ; clk      ;
; N/A           ; None        ; -2.940 ns ; iB[5]  ; bB[5]~reg0  ; clk      ;
; N/A           ; None        ; -2.942 ns ; iB[5]  ; aB[5]~reg0  ; clk      ;
; N/A           ; None        ; -3.214 ns ; iB[7]  ; aB[7]~reg0  ; clk      ;
; N/A           ; None        ; -3.218 ns ; iB[7]  ; bB[7]~reg0  ; clk      ;
; N/A           ; None        ; -3.228 ns ; iNB[2] ; aNB[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.240 ns ; iNB[0] ; aNB[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.245 ns ; iB[6]  ; bB[6]~reg0  ; clk      ;
; N/A           ; None        ; -3.246 ns ; iB[6]  ; aB[6]~reg0  ; clk      ;
; N/A           ; None        ; -3.259 ns ; iNB[1] ; aNB[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.369 ns ; iNB[4] ; aNB[4]~reg0 ; clk      ;
; N/A           ; None        ; -3.395 ns ; iB[3]  ; bB[3]~reg0  ; clk      ;
; N/A           ; None        ; -3.396 ns ; iB[3]  ; aB[3]~reg0  ; clk      ;
; N/A           ; None        ; -3.525 ns ; iNB[5] ; aNB[5]~reg0 ; clk      ;
; N/A           ; None        ; -3.530 ns ; iNB[3] ; aNB[3]~reg0 ; clk      ;
; N/A           ; None        ; -3.543 ns ; iNB[6] ; aNB[6]~reg0 ; clk      ;
; N/A           ; None        ; -3.622 ns ; iB[4]  ; bB[4]~reg0  ; clk      ;
; N/A           ; None        ; -3.625 ns ; iB[4]  ; aB[4]~reg0  ; clk      ;
+---------------+-------------+-----------+--------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Feb 14 13:17:16 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW2Pt1 -c HW2Pt1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "aNB[5]~reg0" and destination register "bNB[5]~reg0"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.545 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N1; Fanout = 2; REG Node = 'aNB[5]~reg0'
            Info: 2: + IC(0.312 ns) + CELL(0.149 ns) = 0.461 ns; Loc. = LCCOMB_X22_Y1_N18; Fanout = 1; COMB Node = 'bNB[5]~reg0feeder'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X22_Y1_N19; Fanout = 1; REG Node = 'bNB[5]~reg0'
            Info: Total cell delay = 0.233 ns ( 42.75 % )
            Info: Total interconnect delay = 0.312 ns ( 57.25 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.368 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.720 ns) + CELL(0.537 ns) = 2.368 ns; Loc. = LCFF_X22_Y1_N19; Fanout = 1; REG Node = 'bNB[5]~reg0'
                Info: Total cell delay = 1.526 ns ( 64.44 % )
                Info: Total interconnect delay = 0.842 ns ( 35.56 % )
            Info: - Longest clock path from clock "clk" to source register is 2.368 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.720 ns) + CELL(0.537 ns) = 2.368 ns; Loc. = LCFF_X22_Y1_N1; Fanout = 2; REG Node = 'aNB[5]~reg0'
                Info: Total cell delay = 1.526 ns ( 64.44 % )
                Info: Total interconnect delay = 0.842 ns ( 35.56 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "aB[4]~reg0" (data pin = "iB[4]", clock pin = "clk") is 3.855 ns
    Info: + Longest pin to register delay is 6.224 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_43; Fanout = 2; PIN Node = 'iB[4]'
        Info: 2: + IC(5.131 ns) + CELL(0.149 ns) = 6.140 ns; Loc. = LCCOMB_X2_Y6_N0; Fanout = 1; COMB Node = 'aB[4]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.224 ns; Loc. = LCFF_X2_Y6_N1; Fanout = 1; REG Node = 'aB[4]~reg0'
        Info: Total cell delay = 1.093 ns ( 17.56 % )
        Info: Total interconnect delay = 5.131 ns ( 82.44 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X2_Y6_N1; Fanout = 1; REG Node = 'aB[4]~reg0'
        Info: Total cell delay = 1.526 ns ( 65.41 % )
        Info: Total interconnect delay = 0.807 ns ( 34.59 % )
Info: tco from clock "clk" to destination pin "bB[1]" through register "bB[1]~reg0" is 7.181 ns
    Info: + Longest clock path from clock "clk" to source register is 2.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.713 ns) + CELL(0.537 ns) = 2.361 ns; Loc. = LCFF_X24_Y5_N27; Fanout = 1; REG Node = 'bB[1]~reg0'
        Info: Total cell delay = 1.526 ns ( 64.63 % )
        Info: Total interconnect delay = 0.835 ns ( 35.37 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y5_N27; Fanout = 1; REG Node = 'bB[1]~reg0'
        Info: 2: + IC(1.928 ns) + CELL(2.642 ns) = 4.570 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'bB[1]'
        Info: Total cell delay = 2.642 ns ( 57.81 % )
        Info: Total interconnect delay = 1.928 ns ( 42.19 % )
Info: th for register "bB[0]~reg0" (data pin = "iB[0]", clock pin = "clk") is 0.648 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.365 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X27_Y8_N27; Fanout = 1; REG Node = 'bB[0]~reg0'
        Info: Total cell delay = 1.526 ns ( 64.52 % )
        Info: Total interconnect delay = 0.839 ns ( 35.48 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 1.983 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_89; Fanout = 2; PIN Node = 'iB[0]'
        Info: 2: + IC(0.618 ns) + CELL(0.366 ns) = 1.983 ns; Loc. = LCFF_X27_Y8_N27; Fanout = 1; REG Node = 'bB[0]~reg0'
        Info: Total cell delay = 1.365 ns ( 68.84 % )
        Info: Total interconnect delay = 0.618 ns ( 31.16 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 126 megabytes
    Info: Processing ended: Sun Feb 14 13:17:25 2010
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:00


