

================================================================
== Vivado HLS Report for 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s'
================================================================
* Date:           Wed Feb 16 12:11:27 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.00 ns | 1.565 ns |   0.25 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                   Pipeline                  |
    |   min   |   max   |    min    |    max    | min | max |                     Type                    |
    +---------+---------+-----------+-----------+-----+-----+---------------------------------------------+
    |       21|       22| 42.000 ns | 44.000 ns |   20|   20| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+-----------+-----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       21|       21|         3|          1|          1|    20|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      0|        0|     376|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        0|      55|    -|
|Memory               |        0|      -|       40|      13|    -|
|Multiplexer          |        -|      -|        -|     981|    -|
|Register             |        -|      -|      481|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|      521|    1425|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |              Instance             |            Module           | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_205_3_1_1_U1390  |myproject_axi_mux_205_3_1_1  |        0|      0|  0|  55|    0|
    +-----------------------------------+-----------------------------+---------+-------+---+----+-----+
    |Total                              |                             |        0|      0|  0|  55|    0|
    +-----------------------------------+-----------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |                           Module                           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w6_V_U  |dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V  |        0|  40|  13|    0|    20|   40|     1|          800|
    +--------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                                            |        0|  40|  13|    0|    20|   40|     1|          800|
    +--------+------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_10_fu_1158_p2  |     *    |      0|  0|  11|           3|           4|
    |mul_ln1118_11_fu_1185_p2  |     *    |      0|  0|  11|           3|           4|
    |mul_ln1118_12_fu_1212_p2  |     *    |      0|  0|  11|           3|           4|
    |mul_ln1118_13_fu_1239_p2  |     *    |      0|  0|  11|           3|           4|
    |mul_ln1118_14_fu_1266_p2  |     *    |      0|  0|  11|           3|           4|
    |mul_ln1118_15_fu_1293_p2  |     *    |      0|  0|  11|           3|           4|
    |mul_ln1118_16_fu_1320_p2  |     *    |      0|  0|  11|           3|           4|
    |mul_ln1118_17_fu_1347_p2  |     *    |      0|  0|  11|           3|           4|
    |mul_ln1118_18_fu_1374_p2  |     *    |      0|  0|  11|           3|           4|
    |mul_ln1118_fu_1131_p2     |     *    |      0|  0|  11|           3|           4|
    |acc_0_V_fu_1149_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_1_V_fu_1176_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_2_V_fu_1203_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_3_V_fu_1230_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_4_V_fu_1257_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_5_V_fu_1284_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_6_V_fu_1311_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_7_V_fu_1338_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_8_V_fu_1365_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_9_V_fu_1392_p2        |     +    |      0|  0|  23|          16|          16|
    |w_index_fu_973_p2         |     +    |      0|  0|  15|           1|           5|
    |ap_condition_296          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_302          |    and   |      0|  0|   2|           1|           1|
    |ap_condition_43           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln64_fu_979_p2       |   icmp   |      0|  0|  11|           5|           5|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 376|         201|         216|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  15|          3|    1|          3|
    |ap_done                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                            |   9|          2|    1|          2|
    |ap_phi_mux_data_0_V_read24_phi_phi_fu_592_p4       |   9|          2|    3|          6|
    |ap_phi_mux_data_0_V_read24_rewind_phi_fu_312_p6    |   9|          2|    3|          6|
    |ap_phi_mux_data_10_V_read34_phi_phi_fu_712_p4      |   9|          2|    3|          6|
    |ap_phi_mux_data_10_V_read34_rewind_phi_fu_452_p6   |   9|          2|    3|          6|
    |ap_phi_mux_data_11_V_read35_phi_phi_fu_724_p4      |   9|          2|    3|          6|
    |ap_phi_mux_data_11_V_read35_rewind_phi_fu_466_p6   |   9|          2|    3|          6|
    |ap_phi_mux_data_12_V_read36_phi_phi_fu_736_p4      |   9|          2|    3|          6|
    |ap_phi_mux_data_12_V_read36_rewind_phi_fu_480_p6   |   9|          2|    3|          6|
    |ap_phi_mux_data_13_V_read37_phi_phi_fu_748_p4      |   9|          2|    3|          6|
    |ap_phi_mux_data_13_V_read37_rewind_phi_fu_494_p6   |   9|          2|    3|          6|
    |ap_phi_mux_data_14_V_read38_phi_phi_fu_760_p4      |   9|          2|    3|          6|
    |ap_phi_mux_data_14_V_read38_rewind_phi_fu_508_p6   |   9|          2|    3|          6|
    |ap_phi_mux_data_15_V_read39_phi_phi_fu_772_p4      |   9|          2|    3|          6|
    |ap_phi_mux_data_15_V_read39_rewind_phi_fu_522_p6   |   9|          2|    3|          6|
    |ap_phi_mux_data_16_V_read40_phi_phi_fu_784_p4      |   9|          2|    3|          6|
    |ap_phi_mux_data_16_V_read40_rewind_phi_fu_536_p6   |   9|          2|    3|          6|
    |ap_phi_mux_data_17_V_read41_phi_phi_fu_796_p4      |   9|          2|    3|          6|
    |ap_phi_mux_data_17_V_read41_rewind_phi_fu_550_p6   |   9|          2|    3|          6|
    |ap_phi_mux_data_18_V_read42_phi_phi_fu_808_p4      |   9|          2|    3|          6|
    |ap_phi_mux_data_18_V_read42_rewind_phi_fu_564_p6   |   9|          2|    3|          6|
    |ap_phi_mux_data_19_V_read43_phi_phi_fu_820_p4      |   9|          2|    3|          6|
    |ap_phi_mux_data_19_V_read43_rewind_phi_fu_578_p6   |   9|          2|    3|          6|
    |ap_phi_mux_data_1_V_read25_phi_phi_fu_604_p4       |   9|          2|    3|          6|
    |ap_phi_mux_data_1_V_read25_rewind_phi_fu_326_p6    |   9|          2|    3|          6|
    |ap_phi_mux_data_2_V_read26_phi_phi_fu_616_p4       |   9|          2|    3|          6|
    |ap_phi_mux_data_2_V_read26_rewind_phi_fu_340_p6    |   9|          2|    3|          6|
    |ap_phi_mux_data_3_V_read27_phi_phi_fu_628_p4       |   9|          2|    3|          6|
    |ap_phi_mux_data_3_V_read27_rewind_phi_fu_354_p6    |   9|          2|    3|          6|
    |ap_phi_mux_data_4_V_read28_phi_phi_fu_640_p4       |   9|          2|    3|          6|
    |ap_phi_mux_data_4_V_read28_rewind_phi_fu_368_p6    |   9|          2|    3|          6|
    |ap_phi_mux_data_5_V_read29_phi_phi_fu_652_p4       |   9|          2|    3|          6|
    |ap_phi_mux_data_5_V_read29_rewind_phi_fu_382_p6    |   9|          2|    3|          6|
    |ap_phi_mux_data_6_V_read30_phi_phi_fu_664_p4       |   9|          2|    3|          6|
    |ap_phi_mux_data_6_V_read30_rewind_phi_fu_396_p6    |   9|          2|    3|          6|
    |ap_phi_mux_data_7_V_read31_phi_phi_fu_676_p4       |   9|          2|    3|          6|
    |ap_phi_mux_data_7_V_read31_rewind_phi_fu_410_p6    |   9|          2|    3|          6|
    |ap_phi_mux_data_8_V_read32_phi_phi_fu_688_p4       |   9|          2|    3|          6|
    |ap_phi_mux_data_8_V_read32_rewind_phi_fu_424_p6    |   9|          2|    3|          6|
    |ap_phi_mux_data_9_V_read33_phi_phi_fu_700_p4       |   9|          2|    3|          6|
    |ap_phi_mux_data_9_V_read33_rewind_phi_fu_438_p6    |   9|          2|    3|          6|
    |ap_phi_mux_do_init_phi_fu_281_p6                   |  15|          3|    1|          3|
    |ap_phi_mux_w_index23_phi_fu_297_p6                 |  15|          3|    5|         15|
    |ap_phi_reg_pp0_iter1_data_0_V_read24_phi_reg_588   |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_10_V_read34_phi_reg_708  |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_11_V_read35_phi_reg_720  |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_12_V_read36_phi_reg_732  |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_13_V_read37_phi_reg_744  |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_14_V_read38_phi_reg_756  |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_15_V_read39_phi_reg_768  |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_16_V_read40_phi_reg_780  |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_17_V_read41_phi_reg_792  |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_18_V_read42_phi_reg_804  |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_19_V_read43_phi_reg_816  |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_1_V_read25_phi_reg_600   |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_2_V_read26_phi_reg_612   |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_3_V_read27_phi_reg_624   |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_4_V_read28_phi_reg_636   |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_5_V_read29_phi_reg_648   |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_6_V_read30_phi_reg_660   |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_7_V_read31_phi_reg_672   |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_8_V_read32_phi_reg_684   |   9|          2|    3|          6|
    |ap_phi_reg_pp0_iter1_data_9_V_read33_phi_reg_696   |   9|          2|    3|          6|
    |ap_return_0                                        |   9|          2|    8|         16|
    |ap_return_1                                        |   9|          2|    8|         16|
    |ap_return_2                                        |   9|          2|    8|         16|
    |ap_return_3                                        |   9|          2|    8|         16|
    |ap_return_4                                        |   9|          2|    8|         16|
    |ap_return_5                                        |   9|          2|    8|         16|
    |ap_return_6                                        |   9|          2|    8|         16|
    |ap_return_7                                        |   9|          2|    8|         16|
    |ap_return_8                                        |   9|          2|    8|         16|
    |ap_return_9                                        |   9|          2|    8|         16|
    |data_0_V_read24_phi_reg_588                        |   9|          2|    3|          6|
    |data_10_V_read34_phi_reg_708                       |   9|          2|    3|          6|
    |data_11_V_read35_phi_reg_720                       |   9|          2|    3|          6|
    |data_12_V_read36_phi_reg_732                       |   9|          2|    3|          6|
    |data_13_V_read37_phi_reg_744                       |   9|          2|    3|          6|
    |data_14_V_read38_phi_reg_756                       |   9|          2|    3|          6|
    |data_15_V_read39_phi_reg_768                       |   9|          2|    3|          6|
    |data_16_V_read40_phi_reg_780                       |   9|          2|    3|          6|
    |data_17_V_read41_phi_reg_792                       |   9|          2|    3|          6|
    |data_18_V_read42_phi_reg_804                       |   9|          2|    3|          6|
    |data_19_V_read43_phi_reg_816                       |   9|          2|    3|          6|
    |data_1_V_read25_phi_reg_600                        |   9|          2|    3|          6|
    |data_2_V_read26_phi_reg_612                        |   9|          2|    3|          6|
    |data_3_V_read27_phi_reg_624                        |   9|          2|    3|          6|
    |data_4_V_read28_phi_reg_636                        |   9|          2|    3|          6|
    |data_5_V_read29_phi_reg_648                        |   9|          2|    3|          6|
    |data_6_V_read30_phi_reg_660                        |   9|          2|    3|          6|
    |data_7_V_read31_phi_reg_672                        |   9|          2|    3|          6|
    |data_8_V_read32_phi_reg_684                        |   9|          2|    3|          6|
    |data_9_V_read33_phi_reg_696                        |   9|          2|    3|          6|
    |p_Val2_22_reg_828                                  |   9|          2|   16|         32|
    |p_Val2_2320_reg_842                                |   9|          2|   16|         32|
    |p_Val2_2418_reg_856                                |   9|          2|   16|         32|
    |p_Val2_2516_reg_870                                |   9|          2|   16|         32|
    |p_Val2_2614_reg_884                                |   9|          2|   16|         32|
    |p_Val2_2712_reg_898                                |   9|          2|   16|         32|
    |p_Val2_2810_reg_912                                |   9|          2|   16|         32|
    |p_Val2_298_reg_926                                 |   9|          2|   16|         32|
    |p_Val2_306_reg_940                                 |   9|          2|   16|         32|
    |p_Val2_314_reg_954                                 |   9|          2|   16|         32|
    |w_index23_reg_293                                  |   9|          2|    5|         10|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 981|        217|  495|        997|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |   2|   0|    2|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_0_V_read24_phi_reg_588   |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_10_V_read34_phi_reg_708  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_11_V_read35_phi_reg_720  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_12_V_read36_phi_reg_732  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_13_V_read37_phi_reg_744  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_14_V_read38_phi_reg_756  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_15_V_read39_phi_reg_768  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_16_V_read40_phi_reg_780  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_17_V_read41_phi_reg_792  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_18_V_read42_phi_reg_804  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_19_V_read43_phi_reg_816  |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_1_V_read25_phi_reg_600   |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_2_V_read26_phi_reg_612   |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_3_V_read27_phi_reg_624   |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_4_V_read28_phi_reg_636   |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_5_V_read29_phi_reg_648   |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_6_V_read30_phi_reg_660   |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_7_V_read31_phi_reg_672   |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_8_V_read32_phi_reg_684   |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter1_data_9_V_read33_phi_reg_696   |   3|   0|    3|          0|
    |ap_return_0_preg                                   |   8|   0|    8|          0|
    |ap_return_1_preg                                   |   8|   0|    8|          0|
    |ap_return_2_preg                                   |   8|   0|    8|          0|
    |ap_return_3_preg                                   |   8|   0|    8|          0|
    |ap_return_4_preg                                   |   8|   0|    8|          0|
    |ap_return_5_preg                                   |   8|   0|    8|          0|
    |ap_return_6_preg                                   |   8|   0|    8|          0|
    |ap_return_7_preg                                   |   8|   0|    8|          0|
    |ap_return_8_preg                                   |   8|   0|    8|          0|
    |ap_return_9_preg                                   |   8|   0|    8|          0|
    |data_0_V_read24_phi_reg_588                        |   3|   0|    3|          0|
    |data_0_V_read24_rewind_reg_308                     |   3|   0|    3|          0|
    |data_10_V_read34_phi_reg_708                       |   3|   0|    3|          0|
    |data_10_V_read34_rewind_reg_448                    |   3|   0|    3|          0|
    |data_11_V_read35_phi_reg_720                       |   3|   0|    3|          0|
    |data_11_V_read35_rewind_reg_462                    |   3|   0|    3|          0|
    |data_12_V_read36_phi_reg_732                       |   3|   0|    3|          0|
    |data_12_V_read36_rewind_reg_476                    |   3|   0|    3|          0|
    |data_13_V_read37_phi_reg_744                       |   3|   0|    3|          0|
    |data_13_V_read37_rewind_reg_490                    |   3|   0|    3|          0|
    |data_14_V_read38_phi_reg_756                       |   3|   0|    3|          0|
    |data_14_V_read38_rewind_reg_504                    |   3|   0|    3|          0|
    |data_15_V_read39_phi_reg_768                       |   3|   0|    3|          0|
    |data_15_V_read39_rewind_reg_518                    |   3|   0|    3|          0|
    |data_16_V_read40_phi_reg_780                       |   3|   0|    3|          0|
    |data_16_V_read40_rewind_reg_532                    |   3|   0|    3|          0|
    |data_17_V_read41_phi_reg_792                       |   3|   0|    3|          0|
    |data_17_V_read41_rewind_reg_546                    |   3|   0|    3|          0|
    |data_18_V_read42_phi_reg_804                       |   3|   0|    3|          0|
    |data_18_V_read42_rewind_reg_560                    |   3|   0|    3|          0|
    |data_19_V_read43_phi_reg_816                       |   3|   0|    3|          0|
    |data_19_V_read43_rewind_reg_574                    |   3|   0|    3|          0|
    |data_1_V_read25_phi_reg_600                        |   3|   0|    3|          0|
    |data_1_V_read25_rewind_reg_322                     |   3|   0|    3|          0|
    |data_2_V_read26_phi_reg_612                        |   3|   0|    3|          0|
    |data_2_V_read26_rewind_reg_336                     |   3|   0|    3|          0|
    |data_3_V_read27_phi_reg_624                        |   3|   0|    3|          0|
    |data_3_V_read27_rewind_reg_350                     |   3|   0|    3|          0|
    |data_4_V_read28_phi_reg_636                        |   3|   0|    3|          0|
    |data_4_V_read28_rewind_reg_364                     |   3|   0|    3|          0|
    |data_5_V_read29_phi_reg_648                        |   3|   0|    3|          0|
    |data_5_V_read29_rewind_reg_378                     |   3|   0|    3|          0|
    |data_6_V_read30_phi_reg_660                        |   3|   0|    3|          0|
    |data_6_V_read30_rewind_reg_392                     |   3|   0|    3|          0|
    |data_7_V_read31_phi_reg_672                        |   3|   0|    3|          0|
    |data_7_V_read31_rewind_reg_406                     |   3|   0|    3|          0|
    |data_8_V_read32_phi_reg_684                        |   3|   0|    3|          0|
    |data_8_V_read32_rewind_reg_420                     |   3|   0|    3|          0|
    |data_9_V_read33_phi_reg_696                        |   3|   0|    3|          0|
    |data_9_V_read33_rewind_reg_434                     |   3|   0|    3|          0|
    |do_init_reg_277                                    |   1|   0|    1|          0|
    |icmp_ln64_reg_1672                                 |   1|   0|    1|          0|
    |icmp_ln64_reg_1672_pp0_iter1_reg                   |   1|   0|    1|          0|
    |p_Val2_22_reg_828                                  |  16|   0|   16|          0|
    |p_Val2_2320_reg_842                                |  16|   0|   16|          0|
    |p_Val2_2418_reg_856                                |  16|   0|   16|          0|
    |p_Val2_2516_reg_870                                |  16|   0|   16|          0|
    |p_Val2_2614_reg_884                                |  16|   0|   16|          0|
    |p_Val2_2712_reg_898                                |  16|   0|   16|          0|
    |p_Val2_2810_reg_912                                |  16|   0|   16|          0|
    |p_Val2_298_reg_926                                 |  16|   0|   16|          0|
    |p_Val2_306_reg_940                                 |  16|   0|   16|          0|
    |p_Val2_314_reg_954                                 |  16|   0|   16|          0|
    |tmp_2_reg_1711                                     |   4|   0|    4|          0|
    |tmp_3_reg_1686                                     |   4|   0|    4|          0|
    |tmp_41_reg_1676                                    |   3|   0|    3|          0|
    |tmp_4_reg_1716                                     |   4|   0|    4|          0|
    |tmp_5_reg_1691                                     |   4|   0|    4|          0|
    |tmp_6_reg_1721                                     |   4|   0|    4|          0|
    |tmp_7_reg_1696                                     |   4|   0|    4|          0|
    |tmp_8_reg_1726                                     |   4|   0|    4|          0|
    |tmp_9_reg_1701                                     |   4|   0|    4|          0|
    |tmp_s_reg_1706                                     |   4|   0|    4|          0|
    |trunc_ln76_reg_1681                                |   4|   0|    4|          0|
    |w_index23_reg_293                                  |   5|   0|    5|          0|
    |w_index_reg_1667                                   |   5|   0|    5|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 481|   0|  481|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+----------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_done         | out |    1| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_return_0     | out |    8| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_return_1     | out |    8| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_return_2     | out |    8| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_return_3     | out |    8| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_return_4     | out |    8| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_return_5     | out |    8| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_return_6     | out |    8| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_return_7     | out |    8| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_return_8     | out |    8| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|ap_return_9     | out |    8| ap_ctrl_hs | dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> | return value |
|data_0_V_read   |  in |    3|   ap_none  |                     data_0_V_read                     |    scalar    |
|data_1_V_read   |  in |    3|   ap_none  |                     data_1_V_read                     |    scalar    |
|data_2_V_read   |  in |    3|   ap_none  |                     data_2_V_read                     |    scalar    |
|data_3_V_read   |  in |    3|   ap_none  |                     data_3_V_read                     |    scalar    |
|data_4_V_read   |  in |    3|   ap_none  |                     data_4_V_read                     |    scalar    |
|data_5_V_read   |  in |    3|   ap_none  |                     data_5_V_read                     |    scalar    |
|data_6_V_read   |  in |    3|   ap_none  |                     data_6_V_read                     |    scalar    |
|data_7_V_read   |  in |    3|   ap_none  |                     data_7_V_read                     |    scalar    |
|data_8_V_read   |  in |    3|   ap_none  |                     data_8_V_read                     |    scalar    |
|data_9_V_read   |  in |    3|   ap_none  |                     data_9_V_read                     |    scalar    |
|data_10_V_read  |  in |    3|   ap_none  |                     data_10_V_read                    |    scalar    |
|data_11_V_read  |  in |    3|   ap_none  |                     data_11_V_read                    |    scalar    |
|data_12_V_read  |  in |    3|   ap_none  |                     data_12_V_read                    |    scalar    |
|data_13_V_read  |  in |    3|   ap_none  |                     data_13_V_read                    |    scalar    |
|data_14_V_read  |  in |    3|   ap_none  |                     data_14_V_read                    |    scalar    |
|data_15_V_read  |  in |    3|   ap_none  |                     data_15_V_read                    |    scalar    |
|data_16_V_read  |  in |    3|   ap_none  |                     data_16_V_read                    |    scalar    |
|data_17_V_read  |  in |    3|   ap_none  |                     data_17_V_read                    |    scalar    |
|data_18_V_read  |  in |    3|   ap_none  |                     data_18_V_read                    |    scalar    |
|data_19_V_read  |  in |    3|   ap_none  |                     data_19_V_read                    |    scalar    |
+----------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.60ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ false, %ReuseLoop ], [ true, %.preheader.i.0 ]"   --->   Operation 6 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%w_index23 = phi i5 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %w_index, %ReuseLoop ], [ 0, %.preheader.i.0 ]"   --->   Operation 7 'phi' 'w_index23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%data_19_V_read43 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_19_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 8 'read' 'data_19_V_read43' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_18_V_read42 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_18_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 9 'read' 'data_18_V_read42' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_17_V_read41 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_17_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 10 'read' 'data_17_V_read41' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_16_V_read_4 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_16_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 11 'read' 'data_16_V_read_4' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_15_V_read_4 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_15_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 12 'read' 'data_15_V_read_4' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_14_V_read_4 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_14_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 13 'read' 'data_14_V_read_4' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%data_13_V_read_4 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_13_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 14 'read' 'data_13_V_read_4' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%data_12_V_read_4 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_12_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 15 'read' 'data_12_V_read_4' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%data_11_V_read_4 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_11_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 16 'read' 'data_11_V_read_4' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%data_10_V_read_3 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_10_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 17 'read' 'data_10_V_read_3' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%data_9_V_read33 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_9_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 18 'read' 'data_9_V_read33' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data_8_V_read32 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_8_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 19 'read' 'data_8_V_read32' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%data_7_V_read31 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_7_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 20 'read' 'data_7_V_read31' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%data_6_V_read_6 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_6_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 21 'read' 'data_6_V_read_6' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%data_5_V_read_6 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 22 'read' 'data_5_V_read_6' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data_4_V_read_6 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_4_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 23 'read' 'data_4_V_read_6' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_3_V_read_6 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 24 'read' 'data_3_V_read_6' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%data_2_V_read_6 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 25 'read' 'data_2_V_read_6' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%data_1_V_read25 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 26 'read' 'data_1_V_read25' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_0_V_read24 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 27 'read' 'data_0_V_read24' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.60ns)   --->   "br label %ReuseLoop" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 28 'br' <Predicate = (do_init)> <Delay = 0.60>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i5 %w_index23 to i64" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 29 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%w6_V_addr = getelementptr [20 x i40]* @w6_V, i64 0, i64 %zext_ln76" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 30 'getelementptr' 'w6_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.15ns)   --->   "%w6_V_load = load i40* %w6_V_addr, align 8" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 31 'load' 'w6_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 40> <Depth = 20> <ROM>
ST_2 : Operation 32 [1/1] (0.70ns)   --->   "%w_index = add i5 1, %w_index23" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 32 'add' 'w_index' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.63ns)   --->   "%icmp_ln64 = icmp eq i5 %w_index23, -13" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 33 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %.preheader.i.0, label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:280]   --->   Operation 35 'br' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.27>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%data_0_V_read24_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_0_V_read24_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 36 'phi' 'data_0_V_read24_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_1_V_read25_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_1_V_read25_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 37 'phi' 'data_1_V_read25_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%data_2_V_read26_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_2_V_read26_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 38 'phi' 'data_2_V_read26_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%data_3_V_read27_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_3_V_read27_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 39 'phi' 'data_3_V_read27_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%data_4_V_read28_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_4_V_read28_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 40 'phi' 'data_4_V_read28_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%data_5_V_read29_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_5_V_read29_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 41 'phi' 'data_5_V_read29_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%data_6_V_read30_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_6_V_read30_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 42 'phi' 'data_6_V_read30_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%data_7_V_read31_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_7_V_read31_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 43 'phi' 'data_7_V_read31_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%data_8_V_read32_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_8_V_read32_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 44 'phi' 'data_8_V_read32_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%data_9_V_read33_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_9_V_read33_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 45 'phi' 'data_9_V_read33_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%data_10_V_read34_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_10_V_read34_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 46 'phi' 'data_10_V_read34_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%data_11_V_read35_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_11_V_read35_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 47 'phi' 'data_11_V_read35_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%data_12_V_read36_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_12_V_read36_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 48 'phi' 'data_12_V_read36_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%data_13_V_read37_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_13_V_read37_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 49 'phi' 'data_13_V_read37_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%data_14_V_read38_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_14_V_read38_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 50 'phi' 'data_14_V_read38_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%data_15_V_read39_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_15_V_read39_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 51 'phi' 'data_15_V_read39_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%data_16_V_read40_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_16_V_read40_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 52 'phi' 'data_16_V_read40_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%data_17_V_read41_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_17_V_read41_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 53 'phi' 'data_17_V_read41_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%data_18_V_read42_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_18_V_read42_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 54 'phi' 'data_18_V_read42_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%data_19_V_read43_rewind = phi i3 [ undef, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %data_19_V_read43_phi, %ReuseLoop ], [ undef, %.preheader.i.0 ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 55 'phi' 'data_19_V_read43_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.60ns)   --->   "br i1 %do_init, label %rewind_init, label %ReuseLoop"   --->   Operation 56 'br' <Predicate = true> <Delay = 0.60>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%data_0_V_read24_phi = phi i3 [ %data_0_V_read24, %rewind_init ], [ %data_0_V_read24_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 57 'phi' 'data_0_V_read24_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%data_1_V_read25_phi = phi i3 [ %data_1_V_read25, %rewind_init ], [ %data_1_V_read25_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 58 'phi' 'data_1_V_read25_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%data_2_V_read26_phi = phi i3 [ %data_2_V_read_6, %rewind_init ], [ %data_2_V_read26_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 59 'phi' 'data_2_V_read26_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%data_3_V_read27_phi = phi i3 [ %data_3_V_read_6, %rewind_init ], [ %data_3_V_read27_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 60 'phi' 'data_3_V_read27_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%data_4_V_read28_phi = phi i3 [ %data_4_V_read_6, %rewind_init ], [ %data_4_V_read28_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 61 'phi' 'data_4_V_read28_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%data_5_V_read29_phi = phi i3 [ %data_5_V_read_6, %rewind_init ], [ %data_5_V_read29_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 62 'phi' 'data_5_V_read29_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%data_6_V_read30_phi = phi i3 [ %data_6_V_read_6, %rewind_init ], [ %data_6_V_read30_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 63 'phi' 'data_6_V_read30_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%data_7_V_read31_phi = phi i3 [ %data_7_V_read31, %rewind_init ], [ %data_7_V_read31_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 64 'phi' 'data_7_V_read31_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%data_8_V_read32_phi = phi i3 [ %data_8_V_read32, %rewind_init ], [ %data_8_V_read32_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 65 'phi' 'data_8_V_read32_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%data_9_V_read33_phi = phi i3 [ %data_9_V_read33, %rewind_init ], [ %data_9_V_read33_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 66 'phi' 'data_9_V_read33_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%data_10_V_read34_phi = phi i3 [ %data_10_V_read_3, %rewind_init ], [ %data_10_V_read34_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 67 'phi' 'data_10_V_read34_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%data_11_V_read35_phi = phi i3 [ %data_11_V_read_4, %rewind_init ], [ %data_11_V_read35_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 68 'phi' 'data_11_V_read35_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%data_12_V_read36_phi = phi i3 [ %data_12_V_read_4, %rewind_init ], [ %data_12_V_read36_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 69 'phi' 'data_12_V_read36_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%data_13_V_read37_phi = phi i3 [ %data_13_V_read_4, %rewind_init ], [ %data_13_V_read37_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 70 'phi' 'data_13_V_read37_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%data_14_V_read38_phi = phi i3 [ %data_14_V_read_4, %rewind_init ], [ %data_14_V_read38_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 71 'phi' 'data_14_V_read38_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%data_15_V_read39_phi = phi i3 [ %data_15_V_read_4, %rewind_init ], [ %data_15_V_read39_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 72 'phi' 'data_15_V_read39_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%data_16_V_read40_phi = phi i3 [ %data_16_V_read_4, %rewind_init ], [ %data_16_V_read40_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 73 'phi' 'data_16_V_read40_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%data_17_V_read41_phi = phi i3 [ %data_17_V_read41, %rewind_init ], [ %data_17_V_read41_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 74 'phi' 'data_17_V_read41_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%data_18_V_read42_phi = phi i3 [ %data_18_V_read42, %rewind_init ], [ %data_18_V_read42_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 75 'phi' 'data_18_V_read42_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%data_19_V_read43_phi = phi i3 [ %data_19_V_read43, %rewind_init ], [ %data_19_V_read43_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_resource.h:266]   --->   Operation 76 'phi' 'data_19_V_read43_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.67ns)   --->   "%tmp_41 = call i3 @_ssdm_op_Mux.ap_auto.20i3.i5(i3 %data_0_V_read24_phi, i3 %data_1_V_read25_phi, i3 %data_2_V_read26_phi, i3 %data_3_V_read27_phi, i3 %data_4_V_read28_phi, i3 %data_5_V_read29_phi, i3 %data_6_V_read30_phi, i3 %data_7_V_read31_phi, i3 %data_8_V_read32_phi, i3 %data_9_V_read33_phi, i3 %data_10_V_read34_phi, i3 %data_11_V_read35_phi, i3 %data_12_V_read36_phi, i3 %data_13_V_read37_phi, i3 %data_14_V_read38_phi, i3 %data_15_V_read39_phi, i3 %data_16_V_read40_phi, i3 %data_17_V_read41_phi, i3 %data_18_V_read42_phi, i3 %data_19_V_read43_phi, i5 %w_index23)" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 77 'mux' 'tmp_41' <Predicate = true> <Delay = 0.67> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/2] (1.15ns)   --->   "%w6_V_load = load i40* %w6_V_addr, align 8" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 78 'load' 'w6_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 40> <Depth = 20> <ROM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i40 %w6_V_load to i4" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 79 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i40.i32.i32(i40 %w6_V_load, i32 4, i32 7)" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 80 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_PartSelect.i4.i40.i32.i32(i40 %w6_V_load, i32 8, i32 11)" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 81 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_PartSelect.i4.i40.i32.i32(i40 %w6_V_load, i32 12, i32 15)" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 82 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_PartSelect.i4.i40.i32.i32(i40 %w6_V_load, i32 16, i32 19)" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 83 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_PartSelect.i4.i40.i32.i32(i40 %w6_V_load, i32 20, i32 23)" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 84 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i40.i32.i32(i40 %w6_V_load, i32 24, i32 27)" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 85 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_PartSelect.i4.i40.i32.i32(i40 %w6_V_load, i32 28, i32 31)" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 86 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_PartSelect.i4.i40.i32.i32(i40 %w6_V_load, i32 32, i32 35)" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 87 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_PartSelect.i4.i40.i32.i32(i40 %w6_V_load, i32 36, i32 39)" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 88 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.56>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%p_Val2_22 = phi i16 [ -1024, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_0_V, %ReuseLoop ], [ -1024, %.preheader.i.0 ]"   --->   Operation 89 'phi' 'p_Val2_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%p_Val2_2320 = phi i16 [ 512, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_1_V, %ReuseLoop ], [ 512, %.preheader.i.0 ]"   --->   Operation 90 'phi' 'p_Val2_2320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_2418 = phi i16 [ -768, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_2_V, %ReuseLoop ], [ -768, %.preheader.i.0 ]"   --->   Operation 91 'phi' 'p_Val2_2418' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%p_Val2_2516 = phi i16 [ -1024, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_3_V, %ReuseLoop ], [ -1024, %.preheader.i.0 ]"   --->   Operation 92 'phi' 'p_Val2_2516' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_Val2_2614 = phi i16 [ -256, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_4_V, %ReuseLoop ], [ -256, %.preheader.i.0 ]"   --->   Operation 93 'phi' 'p_Val2_2614' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_Val2_2712 = phi i16 [ 256, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_5_V, %ReuseLoop ], [ 256, %.preheader.i.0 ]"   --->   Operation 94 'phi' 'p_Val2_2712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_Val2_2810 = phi i16 [ 512, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_6_V, %ReuseLoop ], [ 512, %.preheader.i.0 ]"   --->   Operation 95 'phi' 'p_Val2_2810' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_Val2_298 = phi i16 [ 768, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_7_V, %ReuseLoop ], [ 768, %.preheader.i.0 ]"   --->   Operation 96 'phi' 'p_Val2_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_Val2_306 = phi i16 [ -256, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_8_V, %ReuseLoop ], [ -256, %.preheader.i.0 ]"   --->   Operation 97 'phi' 'p_Val2_306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%p_Val2_314 = phi i16 [ 1280, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi2ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ], [ %acc_9_V, %ReuseLoop ], [ 1280, %.preheader.i.0 ]"   --->   Operation 98 'phi' 'p_Val2_314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 99 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str13)" [firmware/nnet_utils/nnet_dense_resource.h:64->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 100 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:65->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 101 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i3 %tmp_41 to i7" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 102 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i4 %trunc_ln76 to i7" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 103 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.78ns)   --->   "%mul_ln1118 = mul i7 %zext_ln1116, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 104 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %mul_ln1118, i6 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 105 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i13 %shl_ln to i16" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 106 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.78ns)   --->   "%acc_0_V = add i16 %p_Val2_22, %sext_ln728" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 107 'add' 'acc_0_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i4 %tmp_3 to i7" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 108 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.78ns)   --->   "%mul_ln1118_10 = mul i7 %zext_ln1116, %sext_ln1118_1" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 109 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %mul_ln1118_10, i6 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 110 'bitconcatenate' 'shl_ln728_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln728_10 = sext i13 %shl_ln728_20 to i16" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 111 'sext' 'sext_ln728_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.78ns)   --->   "%acc_1_V = add i16 %p_Val2_2320, %sext_ln728_10" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 112 'add' 'acc_1_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i4 %tmp_5 to i7" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 113 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.78ns)   --->   "%mul_ln1118_11 = mul i7 %zext_ln1116, %sext_ln1118_2" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 114 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %mul_ln1118_11, i6 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 115 'bitconcatenate' 'shl_ln728_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln728_11 = sext i13 %shl_ln728_21 to i16" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 116 'sext' 'sext_ln728_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.78ns)   --->   "%acc_2_V = add i16 %p_Val2_2418, %sext_ln728_11" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 117 'add' 'acc_2_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i4 %tmp_7 to i7" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 118 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.78ns)   --->   "%mul_ln1118_12 = mul i7 %zext_ln1116, %sext_ln1118_3" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 119 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %mul_ln1118_12, i6 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 120 'bitconcatenate' 'shl_ln728_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln728_12 = sext i13 %shl_ln728_22 to i16" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 121 'sext' 'sext_ln728_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.78ns)   --->   "%acc_3_V = add i16 %p_Val2_2516, %sext_ln728_12" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 122 'add' 'acc_3_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i4 %tmp_9 to i7" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 123 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.78ns)   --->   "%mul_ln1118_13 = mul i7 %zext_ln1116, %sext_ln1118_4" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 124 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln728_23 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %mul_ln1118_13, i6 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 125 'bitconcatenate' 'shl_ln728_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln728_13 = sext i13 %shl_ln728_23 to i16" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 126 'sext' 'sext_ln728_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.78ns)   --->   "%acc_4_V = add i16 %p_Val2_2614, %sext_ln728_13" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 127 'add' 'acc_4_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i4 %tmp_s to i7" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 128 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.78ns)   --->   "%mul_ln1118_14 = mul i7 %zext_ln1116, %sext_ln1118_5" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 129 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln728_24 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %mul_ln1118_14, i6 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 130 'bitconcatenate' 'shl_ln728_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln728_14 = sext i13 %shl_ln728_24 to i16" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 131 'sext' 'sext_ln728_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.78ns)   --->   "%acc_5_V = add i16 %p_Val2_2712, %sext_ln728_14" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 132 'add' 'acc_5_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i4 %tmp_2 to i7" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 133 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.78ns)   --->   "%mul_ln1118_15 = mul i7 %zext_ln1116, %sext_ln1118_6" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 134 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln728_25 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %mul_ln1118_15, i6 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 135 'bitconcatenate' 'shl_ln728_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln728_15 = sext i13 %shl_ln728_25 to i16" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 136 'sext' 'sext_ln728_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.78ns)   --->   "%acc_6_V = add i16 %p_Val2_2810, %sext_ln728_15" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 137 'add' 'acc_6_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i4 %tmp_4 to i7" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 138 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.78ns)   --->   "%mul_ln1118_16 = mul i7 %zext_ln1116, %sext_ln1118_7" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 139 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln728_26 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %mul_ln1118_16, i6 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 140 'bitconcatenate' 'shl_ln728_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln728_16 = sext i13 %shl_ln728_26 to i16" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 141 'sext' 'sext_ln728_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.78ns)   --->   "%acc_7_V = add i16 %p_Val2_298, %sext_ln728_16" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 142 'add' 'acc_7_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i4 %tmp_6 to i7" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 143 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.78ns)   --->   "%mul_ln1118_17 = mul i7 %zext_ln1116, %sext_ln1118_8" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 144 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln728_27 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %mul_ln1118_17, i6 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 145 'bitconcatenate' 'shl_ln728_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln728_17 = sext i13 %shl_ln728_27 to i16" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 146 'sext' 'sext_ln728_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.78ns)   --->   "%acc_8_V = add i16 %p_Val2_306, %sext_ln728_17" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 147 'add' 'acc_8_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i4 %tmp_8 to i7" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 148 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.78ns)   --->   "%mul_ln1118_18 = mul i7 %zext_ln1116, %sext_ln1118_9" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 149 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 0.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln728_28 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %mul_ln1118_18, i6 0)" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 150 'bitconcatenate' 'shl_ln728_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln728_18 = sext i13 %shl_ln728_28 to i16" [firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 151 'sext' 'sext_ln728_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.78ns)   --->   "%acc_9_V = add i16 %p_Val2_314, %sext_ln728_18" [firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 152 'add' 'acc_9_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str13, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:93->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 153 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 154 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %acc_0_V, i32 6, i32 13)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 155 'partselect' 'res_0_V_write_assign' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %acc_1_V, i32 6, i32 13)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 156 'partselect' 'res_1_V_write_assign' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %acc_2_V, i32 6, i32 13)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 157 'partselect' 'res_2_V_write_assign' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %acc_3_V, i32 6, i32 13)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 158 'partselect' 'res_3_V_write_assign' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %acc_4_V, i32 6, i32 13)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 159 'partselect' 'res_4_V_write_assign' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%res_5_V_write_assign = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %acc_5_V, i32 6, i32 13)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 160 'partselect' 'res_5_V_write_assign' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%res_6_V_write_assign = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %acc_6_V, i32 6, i32 13)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 161 'partselect' 'res_6_V_write_assign' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%res_7_V_write_assign = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %acc_7_V, i32 6, i32 13)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 162 'partselect' 'res_7_V_write_assign' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%res_8_V_write_assign = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %acc_8_V, i32 6, i32 13)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 163 'partselect' 'res_8_V_write_assign' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%res_9_V_write_assign = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %acc_9_V, i32 6, i32 13)" [firmware/nnet_utils/nnet_mult.h:117->firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274]   --->   Operation 164 'partselect' 'res_9_V_write_assign' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_dense_resource.h:280]   --->   Operation 165 'insertvalue' 'mrv' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_dense_resource.h:280]   --->   Operation 166 'insertvalue' 'mrv_1' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_dense_resource.h:280]   --->   Operation 167 'insertvalue' 'mrv_2' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_dense_resource.h:280]   --->   Operation 168 'insertvalue' 'mrv_3' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %res_4_V_write_assign, 4" [firmware/nnet_utils/nnet_dense_resource.h:280]   --->   Operation 169 'insertvalue' 'mrv_4' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %res_5_V_write_assign, 5" [firmware/nnet_utils/nnet_dense_resource.h:280]   --->   Operation 170 'insertvalue' 'mrv_5' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %res_6_V_write_assign, 6" [firmware/nnet_utils/nnet_dense_resource.h:280]   --->   Operation 171 'insertvalue' 'mrv_6' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %res_7_V_write_assign, 7" [firmware/nnet_utils/nnet_dense_resource.h:280]   --->   Operation 172 'insertvalue' 'mrv_7' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %res_8_V_write_assign, 8" [firmware/nnet_utils/nnet_dense_resource.h:280]   --->   Operation 173 'insertvalue' 'mrv_8' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %res_9_V_write_assign, 9" [firmware/nnet_utils/nnet_dense_resource.h:280]   --->   Operation 174 'insertvalue' 'mrv_9' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9)" [firmware/nnet_utils/nnet_dense_resource.h:280]   --->   Operation 175 'return' <Predicate = (icmp_ln64)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_12_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_13_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_14_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_15_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_16_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_17_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_18_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_19_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w6_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln64                 (br               ) [ 01111]
do_init                 (phi              ) [ 00111]
w_index23               (phi              ) [ 00111]
data_19_V_read43        (read             ) [ 00111]
data_18_V_read42        (read             ) [ 00111]
data_17_V_read41        (read             ) [ 00111]
data_16_V_read_4        (read             ) [ 00111]
data_15_V_read_4        (read             ) [ 00111]
data_14_V_read_4        (read             ) [ 00111]
data_13_V_read_4        (read             ) [ 00111]
data_12_V_read_4        (read             ) [ 00111]
data_11_V_read_4        (read             ) [ 00111]
data_10_V_read_3        (read             ) [ 00111]
data_9_V_read33         (read             ) [ 00111]
data_8_V_read32         (read             ) [ 00111]
data_7_V_read31         (read             ) [ 00111]
data_6_V_read_6         (read             ) [ 00111]
data_5_V_read_6         (read             ) [ 00111]
data_4_V_read_6         (read             ) [ 00111]
data_3_V_read_6         (read             ) [ 00111]
data_2_V_read_6         (read             ) [ 00111]
data_1_V_read25         (read             ) [ 00111]
data_0_V_read24         (read             ) [ 00111]
br_ln64                 (br               ) [ 00111]
zext_ln76               (zext             ) [ 00000]
w6_V_addr               (getelementptr    ) [ 00110]
w_index                 (add              ) [ 01111]
icmp_ln64               (icmp             ) [ 00111]
br_ln64                 (br               ) [ 01111]
br_ln280                (br               ) [ 01111]
data_0_V_read24_rewind  (phi              ) [ 00110]
data_1_V_read25_rewind  (phi              ) [ 00110]
data_2_V_read26_rewind  (phi              ) [ 00110]
data_3_V_read27_rewind  (phi              ) [ 00110]
data_4_V_read28_rewind  (phi              ) [ 00110]
data_5_V_read29_rewind  (phi              ) [ 00110]
data_6_V_read30_rewind  (phi              ) [ 00110]
data_7_V_read31_rewind  (phi              ) [ 00110]
data_8_V_read32_rewind  (phi              ) [ 00110]
data_9_V_read33_rewind  (phi              ) [ 00110]
data_10_V_read34_rewind (phi              ) [ 00110]
data_11_V_read35_rewind (phi              ) [ 00110]
data_12_V_read36_rewind (phi              ) [ 00110]
data_13_V_read37_rewind (phi              ) [ 00110]
data_14_V_read38_rewind (phi              ) [ 00110]
data_15_V_read39_rewind (phi              ) [ 00110]
data_16_V_read40_rewind (phi              ) [ 00110]
data_17_V_read41_rewind (phi              ) [ 00110]
data_18_V_read42_rewind (phi              ) [ 00110]
data_19_V_read43_rewind (phi              ) [ 00110]
br_ln0                  (br               ) [ 00000]
data_0_V_read24_phi     (phi              ) [ 01111]
data_1_V_read25_phi     (phi              ) [ 01111]
data_2_V_read26_phi     (phi              ) [ 01111]
data_3_V_read27_phi     (phi              ) [ 01111]
data_4_V_read28_phi     (phi              ) [ 01111]
data_5_V_read29_phi     (phi              ) [ 01111]
data_6_V_read30_phi     (phi              ) [ 01111]
data_7_V_read31_phi     (phi              ) [ 01111]
data_8_V_read32_phi     (phi              ) [ 01111]
data_9_V_read33_phi     (phi              ) [ 01111]
data_10_V_read34_phi    (phi              ) [ 01111]
data_11_V_read35_phi    (phi              ) [ 01111]
data_12_V_read36_phi    (phi              ) [ 01111]
data_13_V_read37_phi    (phi              ) [ 01111]
data_14_V_read38_phi    (phi              ) [ 01111]
data_15_V_read39_phi    (phi              ) [ 01111]
data_16_V_read40_phi    (phi              ) [ 01111]
data_17_V_read41_phi    (phi              ) [ 01111]
data_18_V_read42_phi    (phi              ) [ 01111]
data_19_V_read43_phi    (phi              ) [ 01111]
tmp_41                  (mux              ) [ 00101]
w6_V_load               (load             ) [ 00000]
trunc_ln76              (trunc            ) [ 00101]
tmp_3                   (partselect       ) [ 00101]
tmp_5                   (partselect       ) [ 00101]
tmp_7                   (partselect       ) [ 00101]
tmp_9                   (partselect       ) [ 00101]
tmp_s                   (partselect       ) [ 00101]
tmp_2                   (partselect       ) [ 00101]
tmp_4                   (partselect       ) [ 00101]
tmp_6                   (partselect       ) [ 00101]
tmp_8                   (partselect       ) [ 00101]
p_Val2_22               (phi              ) [ 00111]
p_Val2_2320             (phi              ) [ 00111]
p_Val2_2418             (phi              ) [ 00111]
p_Val2_2516             (phi              ) [ 00111]
p_Val2_2614             (phi              ) [ 00111]
p_Val2_2712             (phi              ) [ 00111]
p_Val2_2810             (phi              ) [ 00111]
p_Val2_298              (phi              ) [ 00111]
p_Val2_306              (phi              ) [ 00111]
p_Val2_314              (phi              ) [ 00111]
specloopname_ln64       (specloopname     ) [ 00000]
tmp                     (specregionbegin  ) [ 00000]
specpipeline_ln65       (specpipeline     ) [ 00000]
zext_ln1116             (zext             ) [ 00000]
sext_ln1118             (sext             ) [ 00000]
mul_ln1118              (mul              ) [ 00000]
shl_ln                  (bitconcatenate   ) [ 00000]
sext_ln728              (sext             ) [ 00000]
acc_0_V                 (add              ) [ 01111]
sext_ln1118_1           (sext             ) [ 00000]
mul_ln1118_10           (mul              ) [ 00000]
shl_ln728_20            (bitconcatenate   ) [ 00000]
sext_ln728_10           (sext             ) [ 00000]
acc_1_V                 (add              ) [ 01111]
sext_ln1118_2           (sext             ) [ 00000]
mul_ln1118_11           (mul              ) [ 00000]
shl_ln728_21            (bitconcatenate   ) [ 00000]
sext_ln728_11           (sext             ) [ 00000]
acc_2_V                 (add              ) [ 01111]
sext_ln1118_3           (sext             ) [ 00000]
mul_ln1118_12           (mul              ) [ 00000]
shl_ln728_22            (bitconcatenate   ) [ 00000]
sext_ln728_12           (sext             ) [ 00000]
acc_3_V                 (add              ) [ 01111]
sext_ln1118_4           (sext             ) [ 00000]
mul_ln1118_13           (mul              ) [ 00000]
shl_ln728_23            (bitconcatenate   ) [ 00000]
sext_ln728_13           (sext             ) [ 00000]
acc_4_V                 (add              ) [ 01111]
sext_ln1118_5           (sext             ) [ 00000]
mul_ln1118_14           (mul              ) [ 00000]
shl_ln728_24            (bitconcatenate   ) [ 00000]
sext_ln728_14           (sext             ) [ 00000]
acc_5_V                 (add              ) [ 01111]
sext_ln1118_6           (sext             ) [ 00000]
mul_ln1118_15           (mul              ) [ 00000]
shl_ln728_25            (bitconcatenate   ) [ 00000]
sext_ln728_15           (sext             ) [ 00000]
acc_6_V                 (add              ) [ 01111]
sext_ln1118_7           (sext             ) [ 00000]
mul_ln1118_16           (mul              ) [ 00000]
shl_ln728_26            (bitconcatenate   ) [ 00000]
sext_ln728_16           (sext             ) [ 00000]
acc_7_V                 (add              ) [ 01111]
sext_ln1118_8           (sext             ) [ 00000]
mul_ln1118_17           (mul              ) [ 00000]
shl_ln728_27            (bitconcatenate   ) [ 00000]
sext_ln728_17           (sext             ) [ 00000]
acc_8_V                 (add              ) [ 01111]
sext_ln1118_9           (sext             ) [ 00000]
mul_ln1118_18           (mul              ) [ 00000]
shl_ln728_28            (bitconcatenate   ) [ 00000]
sext_ln728_18           (sext             ) [ 00000]
acc_9_V                 (add              ) [ 01111]
empty                   (specregionend    ) [ 00000]
empty_35                (speclooptripcount) [ 00000]
res_0_V_write_assign    (partselect       ) [ 00000]
res_1_V_write_assign    (partselect       ) [ 00000]
res_2_V_write_assign    (partselect       ) [ 00000]
res_3_V_write_assign    (partselect       ) [ 00000]
res_4_V_write_assign    (partselect       ) [ 00000]
res_5_V_write_assign    (partselect       ) [ 00000]
res_6_V_write_assign    (partselect       ) [ 00000]
res_7_V_write_assign    (partselect       ) [ 00000]
res_8_V_write_assign    (partselect       ) [ 00000]
res_9_V_write_assign    (partselect       ) [ 00000]
mrv                     (insertvalue      ) [ 00000]
mrv_1                   (insertvalue      ) [ 00000]
mrv_2                   (insertvalue      ) [ 00000]
mrv_3                   (insertvalue      ) [ 00000]
mrv_4                   (insertvalue      ) [ 00000]
mrv_5                   (insertvalue      ) [ 00000]
mrv_6                   (insertvalue      ) [ 00000]
mrv_7                   (insertvalue      ) [ 00000]
mrv_8                   (insertvalue      ) [ 00000]
mrv_9                   (insertvalue      ) [ 00000]
return_ln280            (return           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_10_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_11_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_12_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_12_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_13_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_13_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_14_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_14_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_15_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_15_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_16_V_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_16_V_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_17_V_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_17_V_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_18_V_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_18_V_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_19_V_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_19_V_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="w6_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w6_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.20i3.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="data_19_V_read43_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="3" slack="0"/>
<pin id="147" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_19_V_read43/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="data_18_V_read42_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="3" slack="0"/>
<pin id="153" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_18_V_read42/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="data_17_V_read41_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_17_V_read41/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="data_16_V_read_4_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_16_V_read_4/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="data_15_V_read_4_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_15_V_read_4/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="data_14_V_read_4_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_14_V_read_4/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="data_13_V_read_4_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="0"/>
<pin id="183" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_13_V_read_4/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="data_12_V_read_4_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_12_V_read_4/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="data_11_V_read_4_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_11_V_read_4/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="data_10_V_read_3_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_10_V_read_3/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="data_9_V_read33_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_V_read33/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="data_8_V_read32_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read32/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="data_7_V_read31_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read31/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="data_6_V_read_6_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_6/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="data_5_V_read_6_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_6/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="data_4_V_read_6_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="0"/>
<pin id="237" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_6/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="data_3_V_read_6_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_6/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="data_2_V_read_6_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="0"/>
<pin id="249" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_6/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="data_1_V_read25_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read25/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="data_0_V_read24_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="3" slack="0"/>
<pin id="261" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read24/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="w6_V_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="40" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w6_V_addr/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w6_V_load/2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="do_init_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="do_init_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="4" bw="1" slack="0"/>
<pin id="287" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="293" class="1005" name="w_index23_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="1"/>
<pin id="295" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_index23 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="w_index23_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="5" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="4" bw="1" slack="0"/>
<pin id="303" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index23/2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="data_0_V_read24_rewind_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="1"/>
<pin id="310" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read24_rewind (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="data_0_V_read24_rewind_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="2"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="3" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="4" bw="1" slack="1"/>
<pin id="318" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_V_read24_rewind/3 "/>
</bind>
</comp>

<comp id="322" class="1005" name="data_1_V_read25_rewind_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="1"/>
<pin id="324" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read25_rewind (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="data_1_V_read25_rewind_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="2"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="3" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="4" bw="1" slack="1"/>
<pin id="332" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_V_read25_rewind/3 "/>
</bind>
</comp>

<comp id="336" class="1005" name="data_2_V_read26_rewind_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="1"/>
<pin id="338" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read26_rewind (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="data_2_V_read26_rewind_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="2"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="3" slack="0"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="4" bw="1" slack="1"/>
<pin id="346" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_V_read26_rewind/3 "/>
</bind>
</comp>

<comp id="350" class="1005" name="data_3_V_read27_rewind_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="1"/>
<pin id="352" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read27_rewind (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="data_3_V_read27_rewind_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="2"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="3" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="4" bw="1" slack="1"/>
<pin id="360" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_V_read27_rewind/3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="data_4_V_read28_rewind_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="1"/>
<pin id="366" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_read28_rewind (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="data_4_V_read28_rewind_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="2"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="3" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="4" bw="1" slack="1"/>
<pin id="374" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_V_read28_rewind/3 "/>
</bind>
</comp>

<comp id="378" class="1005" name="data_5_V_read29_rewind_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="1"/>
<pin id="380" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_read29_rewind (phireg) "/>
</bind>
</comp>

<comp id="382" class="1004" name="data_5_V_read29_rewind_phi_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="2"/>
<pin id="384" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="3" slack="0"/>
<pin id="386" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="4" bw="1" slack="1"/>
<pin id="388" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_V_read29_rewind/3 "/>
</bind>
</comp>

<comp id="392" class="1005" name="data_6_V_read30_rewind_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="1"/>
<pin id="394" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_read30_rewind (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="data_6_V_read30_rewind_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="2"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="3" slack="0"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="4" bw="1" slack="1"/>
<pin id="402" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_6_V_read30_rewind/3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="data_7_V_read31_rewind_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="1"/>
<pin id="408" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_read31_rewind (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="data_7_V_read31_rewind_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="2"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="3" slack="0"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="4" bw="1" slack="1"/>
<pin id="416" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_7_V_read31_rewind/3 "/>
</bind>
</comp>

<comp id="420" class="1005" name="data_8_V_read32_rewind_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="1"/>
<pin id="422" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V_read32_rewind (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="data_8_V_read32_rewind_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="2"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="3" slack="0"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="4" bw="1" slack="1"/>
<pin id="430" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_8_V_read32_rewind/3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="data_9_V_read33_rewind_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="1"/>
<pin id="436" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V_read33_rewind (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="data_9_V_read33_rewind_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="2"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="3" slack="0"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="4" bw="1" slack="1"/>
<pin id="444" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_9_V_read33_rewind/3 "/>
</bind>
</comp>

<comp id="448" class="1005" name="data_10_V_read34_rewind_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="1"/>
<pin id="450" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_10_V_read34_rewind (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="data_10_V_read34_rewind_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="2"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="3" slack="0"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="4" bw="1" slack="1"/>
<pin id="458" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_10_V_read34_rewind/3 "/>
</bind>
</comp>

<comp id="462" class="1005" name="data_11_V_read35_rewind_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="1"/>
<pin id="464" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_11_V_read35_rewind (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="data_11_V_read35_rewind_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="2"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="3" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="4" bw="1" slack="1"/>
<pin id="472" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_11_V_read35_rewind/3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="data_12_V_read36_rewind_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="3" slack="1"/>
<pin id="478" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_12_V_read36_rewind (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="data_12_V_read36_rewind_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="2"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="3" slack="0"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="4" bw="1" slack="1"/>
<pin id="486" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_12_V_read36_rewind/3 "/>
</bind>
</comp>

<comp id="490" class="1005" name="data_13_V_read37_rewind_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="1"/>
<pin id="492" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_13_V_read37_rewind (phireg) "/>
</bind>
</comp>

<comp id="494" class="1004" name="data_13_V_read37_rewind_phi_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="2"/>
<pin id="496" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="3" slack="0"/>
<pin id="498" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="4" bw="1" slack="1"/>
<pin id="500" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_13_V_read37_rewind/3 "/>
</bind>
</comp>

<comp id="504" class="1005" name="data_14_V_read38_rewind_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="1"/>
<pin id="506" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_14_V_read38_rewind (phireg) "/>
</bind>
</comp>

<comp id="508" class="1004" name="data_14_V_read38_rewind_phi_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="2"/>
<pin id="510" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="3" slack="0"/>
<pin id="512" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="4" bw="1" slack="1"/>
<pin id="514" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_14_V_read38_rewind/3 "/>
</bind>
</comp>

<comp id="518" class="1005" name="data_15_V_read39_rewind_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="1"/>
<pin id="520" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_15_V_read39_rewind (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="data_15_V_read39_rewind_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="2"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="3" slack="0"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="4" bw="1" slack="1"/>
<pin id="528" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_15_V_read39_rewind/3 "/>
</bind>
</comp>

<comp id="532" class="1005" name="data_16_V_read40_rewind_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="1"/>
<pin id="534" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_16_V_read40_rewind (phireg) "/>
</bind>
</comp>

<comp id="536" class="1004" name="data_16_V_read40_rewind_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="2"/>
<pin id="538" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="3" slack="0"/>
<pin id="540" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="4" bw="1" slack="1"/>
<pin id="542" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_16_V_read40_rewind/3 "/>
</bind>
</comp>

<comp id="546" class="1005" name="data_17_V_read41_rewind_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="1"/>
<pin id="548" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_17_V_read41_rewind (phireg) "/>
</bind>
</comp>

<comp id="550" class="1004" name="data_17_V_read41_rewind_phi_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="2"/>
<pin id="552" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="553" dir="0" index="2" bw="3" slack="0"/>
<pin id="554" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="555" dir="0" index="4" bw="1" slack="1"/>
<pin id="556" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="557" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_17_V_read41_rewind/3 "/>
</bind>
</comp>

<comp id="560" class="1005" name="data_18_V_read42_rewind_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="1"/>
<pin id="562" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_18_V_read42_rewind (phireg) "/>
</bind>
</comp>

<comp id="564" class="1004" name="data_18_V_read42_rewind_phi_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="2"/>
<pin id="566" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="2" bw="3" slack="0"/>
<pin id="568" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="4" bw="1" slack="1"/>
<pin id="570" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_18_V_read42_rewind/3 "/>
</bind>
</comp>

<comp id="574" class="1005" name="data_19_V_read43_rewind_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="1"/>
<pin id="576" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_19_V_read43_rewind (phireg) "/>
</bind>
</comp>

<comp id="578" class="1004" name="data_19_V_read43_rewind_phi_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="2"/>
<pin id="580" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="581" dir="0" index="2" bw="3" slack="0"/>
<pin id="582" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="583" dir="0" index="4" bw="1" slack="1"/>
<pin id="584" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="585" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_19_V_read43_rewind/3 "/>
</bind>
</comp>

<comp id="588" class="1005" name="data_0_V_read24_phi_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_0_V_read24_phi (phireg) "/>
</bind>
</comp>

<comp id="592" class="1004" name="data_0_V_read24_phi_phi_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="1"/>
<pin id="594" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="3" slack="0"/>
<pin id="596" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="597" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_V_read24_phi/3 "/>
</bind>
</comp>

<comp id="600" class="1005" name="data_1_V_read25_phi_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="0"/>
<pin id="602" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_1_V_read25_phi (phireg) "/>
</bind>
</comp>

<comp id="604" class="1004" name="data_1_V_read25_phi_phi_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="1"/>
<pin id="606" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="607" dir="0" index="2" bw="3" slack="0"/>
<pin id="608" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="609" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_V_read25_phi/3 "/>
</bind>
</comp>

<comp id="612" class="1005" name="data_2_V_read26_phi_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="0"/>
<pin id="614" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_2_V_read26_phi (phireg) "/>
</bind>
</comp>

<comp id="616" class="1004" name="data_2_V_read26_phi_phi_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="1"/>
<pin id="618" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="619" dir="0" index="2" bw="3" slack="0"/>
<pin id="620" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_V_read26_phi/3 "/>
</bind>
</comp>

<comp id="624" class="1005" name="data_3_V_read27_phi_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="0"/>
<pin id="626" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_3_V_read27_phi (phireg) "/>
</bind>
</comp>

<comp id="628" class="1004" name="data_3_V_read27_phi_phi_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="1"/>
<pin id="630" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="631" dir="0" index="2" bw="3" slack="0"/>
<pin id="632" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_V_read27_phi/3 "/>
</bind>
</comp>

<comp id="636" class="1005" name="data_4_V_read28_phi_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="0"/>
<pin id="638" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_4_V_read28_phi (phireg) "/>
</bind>
</comp>

<comp id="640" class="1004" name="data_4_V_read28_phi_phi_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="1"/>
<pin id="642" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="643" dir="0" index="2" bw="3" slack="0"/>
<pin id="644" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="645" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_V_read28_phi/3 "/>
</bind>
</comp>

<comp id="648" class="1005" name="data_5_V_read29_phi_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="3" slack="0"/>
<pin id="650" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_5_V_read29_phi (phireg) "/>
</bind>
</comp>

<comp id="652" class="1004" name="data_5_V_read29_phi_phi_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="1"/>
<pin id="654" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="655" dir="0" index="2" bw="3" slack="0"/>
<pin id="656" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="657" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_V_read29_phi/3 "/>
</bind>
</comp>

<comp id="660" class="1005" name="data_6_V_read30_phi_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="0"/>
<pin id="662" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_6_V_read30_phi (phireg) "/>
</bind>
</comp>

<comp id="664" class="1004" name="data_6_V_read30_phi_phi_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="3" slack="1"/>
<pin id="666" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="667" dir="0" index="2" bw="3" slack="0"/>
<pin id="668" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="669" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_6_V_read30_phi/3 "/>
</bind>
</comp>

<comp id="672" class="1005" name="data_7_V_read31_phi_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="0"/>
<pin id="674" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_7_V_read31_phi (phireg) "/>
</bind>
</comp>

<comp id="676" class="1004" name="data_7_V_read31_phi_phi_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="1"/>
<pin id="678" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="679" dir="0" index="2" bw="3" slack="0"/>
<pin id="680" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="681" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_7_V_read31_phi/3 "/>
</bind>
</comp>

<comp id="684" class="1005" name="data_8_V_read32_phi_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="3" slack="0"/>
<pin id="686" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_8_V_read32_phi (phireg) "/>
</bind>
</comp>

<comp id="688" class="1004" name="data_8_V_read32_phi_phi_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="1"/>
<pin id="690" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="691" dir="0" index="2" bw="3" slack="0"/>
<pin id="692" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="693" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_8_V_read32_phi/3 "/>
</bind>
</comp>

<comp id="696" class="1005" name="data_9_V_read33_phi_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="0"/>
<pin id="698" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_9_V_read33_phi (phireg) "/>
</bind>
</comp>

<comp id="700" class="1004" name="data_9_V_read33_phi_phi_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="3" slack="1"/>
<pin id="702" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="703" dir="0" index="2" bw="3" slack="0"/>
<pin id="704" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="705" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_9_V_read33_phi/3 "/>
</bind>
</comp>

<comp id="708" class="1005" name="data_10_V_read34_phi_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_10_V_read34_phi (phireg) "/>
</bind>
</comp>

<comp id="712" class="1004" name="data_10_V_read34_phi_phi_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="1"/>
<pin id="714" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="715" dir="0" index="2" bw="3" slack="0"/>
<pin id="716" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="717" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_10_V_read34_phi/3 "/>
</bind>
</comp>

<comp id="720" class="1005" name="data_11_V_read35_phi_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="3" slack="0"/>
<pin id="722" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_11_V_read35_phi (phireg) "/>
</bind>
</comp>

<comp id="724" class="1004" name="data_11_V_read35_phi_phi_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="3" slack="1"/>
<pin id="726" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="727" dir="0" index="2" bw="3" slack="0"/>
<pin id="728" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="729" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_11_V_read35_phi/3 "/>
</bind>
</comp>

<comp id="732" class="1005" name="data_12_V_read36_phi_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="0"/>
<pin id="734" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_12_V_read36_phi (phireg) "/>
</bind>
</comp>

<comp id="736" class="1004" name="data_12_V_read36_phi_phi_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="3" slack="1"/>
<pin id="738" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="739" dir="0" index="2" bw="3" slack="0"/>
<pin id="740" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="741" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_12_V_read36_phi/3 "/>
</bind>
</comp>

<comp id="744" class="1005" name="data_13_V_read37_phi_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="3" slack="0"/>
<pin id="746" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_13_V_read37_phi (phireg) "/>
</bind>
</comp>

<comp id="748" class="1004" name="data_13_V_read37_phi_phi_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="3" slack="1"/>
<pin id="750" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="751" dir="0" index="2" bw="3" slack="0"/>
<pin id="752" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="753" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_13_V_read37_phi/3 "/>
</bind>
</comp>

<comp id="756" class="1005" name="data_14_V_read38_phi_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="3" slack="0"/>
<pin id="758" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_14_V_read38_phi (phireg) "/>
</bind>
</comp>

<comp id="760" class="1004" name="data_14_V_read38_phi_phi_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="3" slack="1"/>
<pin id="762" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="763" dir="0" index="2" bw="3" slack="0"/>
<pin id="764" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="765" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_14_V_read38_phi/3 "/>
</bind>
</comp>

<comp id="768" class="1005" name="data_15_V_read39_phi_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="0"/>
<pin id="770" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_15_V_read39_phi (phireg) "/>
</bind>
</comp>

<comp id="772" class="1004" name="data_15_V_read39_phi_phi_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="1"/>
<pin id="774" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="775" dir="0" index="2" bw="3" slack="0"/>
<pin id="776" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="777" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_15_V_read39_phi/3 "/>
</bind>
</comp>

<comp id="780" class="1005" name="data_16_V_read40_phi_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="3" slack="0"/>
<pin id="782" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_16_V_read40_phi (phireg) "/>
</bind>
</comp>

<comp id="784" class="1004" name="data_16_V_read40_phi_phi_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="3" slack="1"/>
<pin id="786" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="787" dir="0" index="2" bw="3" slack="0"/>
<pin id="788" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="789" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_16_V_read40_phi/3 "/>
</bind>
</comp>

<comp id="792" class="1005" name="data_17_V_read41_phi_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="3" slack="0"/>
<pin id="794" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_17_V_read41_phi (phireg) "/>
</bind>
</comp>

<comp id="796" class="1004" name="data_17_V_read41_phi_phi_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="1"/>
<pin id="798" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="799" dir="0" index="2" bw="3" slack="0"/>
<pin id="800" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="801" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_17_V_read41_phi/3 "/>
</bind>
</comp>

<comp id="804" class="1005" name="data_18_V_read42_phi_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="3" slack="0"/>
<pin id="806" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_18_V_read42_phi (phireg) "/>
</bind>
</comp>

<comp id="808" class="1004" name="data_18_V_read42_phi_phi_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="3" slack="1"/>
<pin id="810" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="811" dir="0" index="2" bw="3" slack="0"/>
<pin id="812" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="813" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_18_V_read42_phi/3 "/>
</bind>
</comp>

<comp id="816" class="1005" name="data_19_V_read43_phi_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="3" slack="0"/>
<pin id="818" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="data_19_V_read43_phi (phireg) "/>
</bind>
</comp>

<comp id="820" class="1004" name="data_19_V_read43_phi_phi_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="1"/>
<pin id="822" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="823" dir="0" index="2" bw="3" slack="0"/>
<pin id="824" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="825" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_19_V_read43_phi/3 "/>
</bind>
</comp>

<comp id="828" class="1005" name="p_Val2_22_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="16" slack="2"/>
<pin id="830" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_22 (phireg) "/>
</bind>
</comp>

<comp id="832" class="1004" name="p_Val2_22_phi_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="11" slack="3"/>
<pin id="834" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="835" dir="0" index="2" bw="16" slack="0"/>
<pin id="836" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="837" dir="0" index="4" bw="11" slack="2"/>
<pin id="838" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="839" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_22/4 "/>
</bind>
</comp>

<comp id="842" class="1005" name="p_Val2_2320_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="2"/>
<pin id="844" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_2320 (phireg) "/>
</bind>
</comp>

<comp id="846" class="1004" name="p_Val2_2320_phi_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="11" slack="3"/>
<pin id="848" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="849" dir="0" index="2" bw="16" slack="0"/>
<pin id="850" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="851" dir="0" index="4" bw="11" slack="2"/>
<pin id="852" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="853" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2320/4 "/>
</bind>
</comp>

<comp id="856" class="1005" name="p_Val2_2418_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="2"/>
<pin id="858" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_2418 (phireg) "/>
</bind>
</comp>

<comp id="860" class="1004" name="p_Val2_2418_phi_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="11" slack="3"/>
<pin id="862" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="863" dir="0" index="2" bw="16" slack="0"/>
<pin id="864" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="865" dir="0" index="4" bw="11" slack="2"/>
<pin id="866" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="867" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2418/4 "/>
</bind>
</comp>

<comp id="870" class="1005" name="p_Val2_2516_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="2"/>
<pin id="872" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_2516 (phireg) "/>
</bind>
</comp>

<comp id="874" class="1004" name="p_Val2_2516_phi_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="11" slack="3"/>
<pin id="876" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="877" dir="0" index="2" bw="16" slack="0"/>
<pin id="878" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="879" dir="0" index="4" bw="11" slack="2"/>
<pin id="880" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="881" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2516/4 "/>
</bind>
</comp>

<comp id="884" class="1005" name="p_Val2_2614_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="2"/>
<pin id="886" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_2614 (phireg) "/>
</bind>
</comp>

<comp id="888" class="1004" name="p_Val2_2614_phi_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="9" slack="3"/>
<pin id="890" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="891" dir="0" index="2" bw="16" slack="0"/>
<pin id="892" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="893" dir="0" index="4" bw="9" slack="2"/>
<pin id="894" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="895" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2614/4 "/>
</bind>
</comp>

<comp id="898" class="1005" name="p_Val2_2712_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="2"/>
<pin id="900" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_2712 (phireg) "/>
</bind>
</comp>

<comp id="902" class="1004" name="p_Val2_2712_phi_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="3"/>
<pin id="904" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="905" dir="0" index="2" bw="16" slack="0"/>
<pin id="906" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="907" dir="0" index="4" bw="10" slack="2"/>
<pin id="908" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="909" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2712/4 "/>
</bind>
</comp>

<comp id="912" class="1005" name="p_Val2_2810_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="2"/>
<pin id="914" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_2810 (phireg) "/>
</bind>
</comp>

<comp id="916" class="1004" name="p_Val2_2810_phi_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="11" slack="3"/>
<pin id="918" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="919" dir="0" index="2" bw="16" slack="0"/>
<pin id="920" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="921" dir="0" index="4" bw="11" slack="2"/>
<pin id="922" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="923" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2810/4 "/>
</bind>
</comp>

<comp id="926" class="1005" name="p_Val2_298_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="2"/>
<pin id="928" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_298 (phireg) "/>
</bind>
</comp>

<comp id="930" class="1004" name="p_Val2_298_phi_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="11" slack="3"/>
<pin id="932" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="933" dir="0" index="2" bw="16" slack="0"/>
<pin id="934" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="935" dir="0" index="4" bw="11" slack="2"/>
<pin id="936" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="937" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_298/4 "/>
</bind>
</comp>

<comp id="940" class="1005" name="p_Val2_306_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="2"/>
<pin id="942" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_306 (phireg) "/>
</bind>
</comp>

<comp id="944" class="1004" name="p_Val2_306_phi_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="9" slack="3"/>
<pin id="946" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="947" dir="0" index="2" bw="16" slack="0"/>
<pin id="948" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="949" dir="0" index="4" bw="9" slack="2"/>
<pin id="950" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="951" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_306/4 "/>
</bind>
</comp>

<comp id="954" class="1005" name="p_Val2_314_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="2"/>
<pin id="956" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_314 (phireg) "/>
</bind>
</comp>

<comp id="958" class="1004" name="p_Val2_314_phi_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="12" slack="3"/>
<pin id="960" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="961" dir="0" index="2" bw="16" slack="0"/>
<pin id="962" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="963" dir="0" index="4" bw="12" slack="2"/>
<pin id="964" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="965" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_314/4 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln76_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="5" slack="0"/>
<pin id="970" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/2 "/>
</bind>
</comp>

<comp id="973" class="1004" name="w_index_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="5" slack="0"/>
<pin id="976" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="979" class="1004" name="icmp_ln64_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="5" slack="0"/>
<pin id="981" dir="0" index="1" bw="5" slack="0"/>
<pin id="982" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_41_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="3" slack="0"/>
<pin id="987" dir="0" index="1" bw="3" slack="0"/>
<pin id="988" dir="0" index="2" bw="3" slack="0"/>
<pin id="989" dir="0" index="3" bw="3" slack="0"/>
<pin id="990" dir="0" index="4" bw="3" slack="0"/>
<pin id="991" dir="0" index="5" bw="3" slack="0"/>
<pin id="992" dir="0" index="6" bw="3" slack="0"/>
<pin id="993" dir="0" index="7" bw="3" slack="0"/>
<pin id="994" dir="0" index="8" bw="3" slack="0"/>
<pin id="995" dir="0" index="9" bw="3" slack="0"/>
<pin id="996" dir="0" index="10" bw="3" slack="0"/>
<pin id="997" dir="0" index="11" bw="3" slack="0"/>
<pin id="998" dir="0" index="12" bw="3" slack="0"/>
<pin id="999" dir="0" index="13" bw="3" slack="0"/>
<pin id="1000" dir="0" index="14" bw="3" slack="0"/>
<pin id="1001" dir="0" index="15" bw="3" slack="0"/>
<pin id="1002" dir="0" index="16" bw="3" slack="0"/>
<pin id="1003" dir="0" index="17" bw="3" slack="0"/>
<pin id="1004" dir="0" index="18" bw="3" slack="0"/>
<pin id="1005" dir="0" index="19" bw="3" slack="0"/>
<pin id="1006" dir="0" index="20" bw="3" slack="0"/>
<pin id="1007" dir="0" index="21" bw="5" slack="1"/>
<pin id="1008" dir="1" index="22" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="trunc_ln76_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="40" slack="0"/>
<pin id="1033" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/3 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_3_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="4" slack="0"/>
<pin id="1037" dir="0" index="1" bw="40" slack="0"/>
<pin id="1038" dir="0" index="2" bw="4" slack="0"/>
<pin id="1039" dir="0" index="3" bw="4" slack="0"/>
<pin id="1040" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_5_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="4" slack="0"/>
<pin id="1047" dir="0" index="1" bw="40" slack="0"/>
<pin id="1048" dir="0" index="2" bw="5" slack="0"/>
<pin id="1049" dir="0" index="3" bw="5" slack="0"/>
<pin id="1050" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="tmp_7_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="4" slack="0"/>
<pin id="1057" dir="0" index="1" bw="40" slack="0"/>
<pin id="1058" dir="0" index="2" bw="5" slack="0"/>
<pin id="1059" dir="0" index="3" bw="5" slack="0"/>
<pin id="1060" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_9_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="4" slack="0"/>
<pin id="1067" dir="0" index="1" bw="40" slack="0"/>
<pin id="1068" dir="0" index="2" bw="6" slack="0"/>
<pin id="1069" dir="0" index="3" bw="6" slack="0"/>
<pin id="1070" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_s_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="4" slack="0"/>
<pin id="1077" dir="0" index="1" bw="40" slack="0"/>
<pin id="1078" dir="0" index="2" bw="6" slack="0"/>
<pin id="1079" dir="0" index="3" bw="6" slack="0"/>
<pin id="1080" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_2_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="4" slack="0"/>
<pin id="1087" dir="0" index="1" bw="40" slack="0"/>
<pin id="1088" dir="0" index="2" bw="6" slack="0"/>
<pin id="1089" dir="0" index="3" bw="6" slack="0"/>
<pin id="1090" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_4_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="4" slack="0"/>
<pin id="1097" dir="0" index="1" bw="40" slack="0"/>
<pin id="1098" dir="0" index="2" bw="6" slack="0"/>
<pin id="1099" dir="0" index="3" bw="6" slack="0"/>
<pin id="1100" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp_6_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="4" slack="0"/>
<pin id="1107" dir="0" index="1" bw="40" slack="0"/>
<pin id="1108" dir="0" index="2" bw="7" slack="0"/>
<pin id="1109" dir="0" index="3" bw="7" slack="0"/>
<pin id="1110" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_8_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="4" slack="0"/>
<pin id="1117" dir="0" index="1" bw="40" slack="0"/>
<pin id="1118" dir="0" index="2" bw="7" slack="0"/>
<pin id="1119" dir="0" index="3" bw="7" slack="0"/>
<pin id="1120" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="zext_ln1116_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="3" slack="1"/>
<pin id="1127" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/4 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="sext_ln1118_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="4" slack="1"/>
<pin id="1130" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="mul_ln1118_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="3" slack="0"/>
<pin id="1133" dir="0" index="1" bw="4" slack="0"/>
<pin id="1134" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/4 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="shl_ln_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="13" slack="0"/>
<pin id="1139" dir="0" index="1" bw="7" slack="0"/>
<pin id="1140" dir="0" index="2" bw="1" slack="0"/>
<pin id="1141" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="sext_ln728_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="13" slack="0"/>
<pin id="1147" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/4 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="acc_0_V_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="16" slack="0"/>
<pin id="1151" dir="0" index="1" bw="13" slack="0"/>
<pin id="1152" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/4 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="sext_ln1118_1_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="4" slack="1"/>
<pin id="1157" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/4 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="mul_ln1118_10_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="3" slack="0"/>
<pin id="1160" dir="0" index="1" bw="4" slack="0"/>
<pin id="1161" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_10/4 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="shl_ln728_20_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="13" slack="0"/>
<pin id="1166" dir="0" index="1" bw="7" slack="0"/>
<pin id="1167" dir="0" index="2" bw="1" slack="0"/>
<pin id="1168" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_20/4 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="sext_ln728_10_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="13" slack="0"/>
<pin id="1174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_10/4 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="acc_1_V_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="16" slack="0"/>
<pin id="1178" dir="0" index="1" bw="13" slack="0"/>
<pin id="1179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_V/4 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="sext_ln1118_2_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="4" slack="1"/>
<pin id="1184" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="mul_ln1118_11_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="3" slack="0"/>
<pin id="1187" dir="0" index="1" bw="4" slack="0"/>
<pin id="1188" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_11/4 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="shl_ln728_21_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="13" slack="0"/>
<pin id="1193" dir="0" index="1" bw="7" slack="0"/>
<pin id="1194" dir="0" index="2" bw="1" slack="0"/>
<pin id="1195" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_21/4 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="sext_ln728_11_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="13" slack="0"/>
<pin id="1201" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_11/4 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="acc_2_V_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="16" slack="0"/>
<pin id="1205" dir="0" index="1" bw="13" slack="0"/>
<pin id="1206" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2_V/4 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="sext_ln1118_3_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="4" slack="1"/>
<pin id="1211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/4 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="mul_ln1118_12_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="3" slack="0"/>
<pin id="1214" dir="0" index="1" bw="4" slack="0"/>
<pin id="1215" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_12/4 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="shl_ln728_22_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="13" slack="0"/>
<pin id="1220" dir="0" index="1" bw="7" slack="0"/>
<pin id="1221" dir="0" index="2" bw="1" slack="0"/>
<pin id="1222" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_22/4 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="sext_ln728_12_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="13" slack="0"/>
<pin id="1228" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_12/4 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="acc_3_V_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="16" slack="0"/>
<pin id="1232" dir="0" index="1" bw="13" slack="0"/>
<pin id="1233" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3_V/4 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="sext_ln1118_4_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="4" slack="1"/>
<pin id="1238" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/4 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="mul_ln1118_13_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="3" slack="0"/>
<pin id="1241" dir="0" index="1" bw="4" slack="0"/>
<pin id="1242" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_13/4 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="shl_ln728_23_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="13" slack="0"/>
<pin id="1247" dir="0" index="1" bw="7" slack="0"/>
<pin id="1248" dir="0" index="2" bw="1" slack="0"/>
<pin id="1249" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_23/4 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="sext_ln728_13_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="13" slack="0"/>
<pin id="1255" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_13/4 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="acc_4_V_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="16" slack="0"/>
<pin id="1259" dir="0" index="1" bw="13" slack="0"/>
<pin id="1260" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_4_V/4 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="sext_ln1118_5_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="4" slack="1"/>
<pin id="1265" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/4 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="mul_ln1118_14_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="3" slack="0"/>
<pin id="1268" dir="0" index="1" bw="4" slack="0"/>
<pin id="1269" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_14/4 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="shl_ln728_24_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="13" slack="0"/>
<pin id="1274" dir="0" index="1" bw="7" slack="0"/>
<pin id="1275" dir="0" index="2" bw="1" slack="0"/>
<pin id="1276" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_24/4 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="sext_ln728_14_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="13" slack="0"/>
<pin id="1282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_14/4 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="acc_5_V_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="16" slack="0"/>
<pin id="1286" dir="0" index="1" bw="13" slack="0"/>
<pin id="1287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_5_V/4 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="sext_ln1118_6_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="4" slack="1"/>
<pin id="1292" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/4 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="mul_ln1118_15_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="3" slack="0"/>
<pin id="1295" dir="0" index="1" bw="4" slack="0"/>
<pin id="1296" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_15/4 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="shl_ln728_25_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="13" slack="0"/>
<pin id="1301" dir="0" index="1" bw="7" slack="0"/>
<pin id="1302" dir="0" index="2" bw="1" slack="0"/>
<pin id="1303" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_25/4 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="sext_ln728_15_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="13" slack="0"/>
<pin id="1309" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_15/4 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="acc_6_V_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="16" slack="0"/>
<pin id="1313" dir="0" index="1" bw="13" slack="0"/>
<pin id="1314" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_6_V/4 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="sext_ln1118_7_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="4" slack="1"/>
<pin id="1319" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/4 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="mul_ln1118_16_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="3" slack="0"/>
<pin id="1322" dir="0" index="1" bw="4" slack="0"/>
<pin id="1323" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_16/4 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="shl_ln728_26_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="13" slack="0"/>
<pin id="1328" dir="0" index="1" bw="7" slack="0"/>
<pin id="1329" dir="0" index="2" bw="1" slack="0"/>
<pin id="1330" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_26/4 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="sext_ln728_16_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="13" slack="0"/>
<pin id="1336" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_16/4 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="acc_7_V_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="16" slack="0"/>
<pin id="1340" dir="0" index="1" bw="13" slack="0"/>
<pin id="1341" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_7_V/4 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="sext_ln1118_8_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="4" slack="1"/>
<pin id="1346" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/4 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="mul_ln1118_17_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="3" slack="0"/>
<pin id="1349" dir="0" index="1" bw="4" slack="0"/>
<pin id="1350" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_17/4 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="shl_ln728_27_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="13" slack="0"/>
<pin id="1355" dir="0" index="1" bw="7" slack="0"/>
<pin id="1356" dir="0" index="2" bw="1" slack="0"/>
<pin id="1357" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_27/4 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="sext_ln728_17_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="13" slack="0"/>
<pin id="1363" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_17/4 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="acc_8_V_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="16" slack="0"/>
<pin id="1367" dir="0" index="1" bw="13" slack="0"/>
<pin id="1368" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_8_V/4 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="sext_ln1118_9_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="4" slack="1"/>
<pin id="1373" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/4 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="mul_ln1118_18_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="3" slack="0"/>
<pin id="1376" dir="0" index="1" bw="4" slack="0"/>
<pin id="1377" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_18/4 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="shl_ln728_28_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="13" slack="0"/>
<pin id="1382" dir="0" index="1" bw="7" slack="0"/>
<pin id="1383" dir="0" index="2" bw="1" slack="0"/>
<pin id="1384" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_28/4 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="sext_ln728_18_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="13" slack="0"/>
<pin id="1390" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_18/4 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="acc_9_V_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="16" slack="0"/>
<pin id="1394" dir="0" index="1" bw="13" slack="0"/>
<pin id="1395" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_9_V/4 "/>
</bind>
</comp>

<comp id="1398" class="1004" name="res_0_V_write_assign_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="8" slack="0"/>
<pin id="1400" dir="0" index="1" bw="16" slack="0"/>
<pin id="1401" dir="0" index="2" bw="4" slack="0"/>
<pin id="1402" dir="0" index="3" bw="5" slack="0"/>
<pin id="1403" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/4 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="res_1_V_write_assign_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="8" slack="0"/>
<pin id="1410" dir="0" index="1" bw="16" slack="0"/>
<pin id="1411" dir="0" index="2" bw="4" slack="0"/>
<pin id="1412" dir="0" index="3" bw="5" slack="0"/>
<pin id="1413" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_1_V_write_assign/4 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="res_2_V_write_assign_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="8" slack="0"/>
<pin id="1420" dir="0" index="1" bw="16" slack="0"/>
<pin id="1421" dir="0" index="2" bw="4" slack="0"/>
<pin id="1422" dir="0" index="3" bw="5" slack="0"/>
<pin id="1423" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_2_V_write_assign/4 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="res_3_V_write_assign_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="8" slack="0"/>
<pin id="1430" dir="0" index="1" bw="16" slack="0"/>
<pin id="1431" dir="0" index="2" bw="4" slack="0"/>
<pin id="1432" dir="0" index="3" bw="5" slack="0"/>
<pin id="1433" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_3_V_write_assign/4 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="res_4_V_write_assign_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="8" slack="0"/>
<pin id="1440" dir="0" index="1" bw="16" slack="0"/>
<pin id="1441" dir="0" index="2" bw="4" slack="0"/>
<pin id="1442" dir="0" index="3" bw="5" slack="0"/>
<pin id="1443" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_4_V_write_assign/4 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="res_5_V_write_assign_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="8" slack="0"/>
<pin id="1450" dir="0" index="1" bw="16" slack="0"/>
<pin id="1451" dir="0" index="2" bw="4" slack="0"/>
<pin id="1452" dir="0" index="3" bw="5" slack="0"/>
<pin id="1453" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_5_V_write_assign/4 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="res_6_V_write_assign_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="8" slack="0"/>
<pin id="1460" dir="0" index="1" bw="16" slack="0"/>
<pin id="1461" dir="0" index="2" bw="4" slack="0"/>
<pin id="1462" dir="0" index="3" bw="5" slack="0"/>
<pin id="1463" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_6_V_write_assign/4 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="res_7_V_write_assign_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="8" slack="0"/>
<pin id="1470" dir="0" index="1" bw="16" slack="0"/>
<pin id="1471" dir="0" index="2" bw="4" slack="0"/>
<pin id="1472" dir="0" index="3" bw="5" slack="0"/>
<pin id="1473" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_7_V_write_assign/4 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="res_8_V_write_assign_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="8" slack="0"/>
<pin id="1480" dir="0" index="1" bw="16" slack="0"/>
<pin id="1481" dir="0" index="2" bw="4" slack="0"/>
<pin id="1482" dir="0" index="3" bw="5" slack="0"/>
<pin id="1483" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_8_V_write_assign/4 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="res_9_V_write_assign_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="8" slack="0"/>
<pin id="1490" dir="0" index="1" bw="16" slack="0"/>
<pin id="1491" dir="0" index="2" bw="4" slack="0"/>
<pin id="1492" dir="0" index="3" bw="5" slack="0"/>
<pin id="1493" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_9_V_write_assign/4 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="mrv_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="80" slack="0"/>
<pin id="1500" dir="0" index="1" bw="8" slack="0"/>
<pin id="1501" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="mrv_1_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="80" slack="0"/>
<pin id="1506" dir="0" index="1" bw="8" slack="0"/>
<pin id="1507" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="mrv_2_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="80" slack="0"/>
<pin id="1512" dir="0" index="1" bw="8" slack="0"/>
<pin id="1513" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="mrv_3_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="80" slack="0"/>
<pin id="1518" dir="0" index="1" bw="8" slack="0"/>
<pin id="1519" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/4 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="mrv_4_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="80" slack="0"/>
<pin id="1524" dir="0" index="1" bw="8" slack="0"/>
<pin id="1525" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/4 "/>
</bind>
</comp>

<comp id="1528" class="1004" name="mrv_5_fu_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="80" slack="0"/>
<pin id="1530" dir="0" index="1" bw="8" slack="0"/>
<pin id="1531" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/4 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="mrv_6_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="80" slack="0"/>
<pin id="1536" dir="0" index="1" bw="8" slack="0"/>
<pin id="1537" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/4 "/>
</bind>
</comp>

<comp id="1540" class="1004" name="mrv_7_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="80" slack="0"/>
<pin id="1542" dir="0" index="1" bw="8" slack="0"/>
<pin id="1543" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/4 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="mrv_8_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="80" slack="0"/>
<pin id="1548" dir="0" index="1" bw="8" slack="0"/>
<pin id="1549" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/4 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="mrv_9_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="80" slack="0"/>
<pin id="1554" dir="0" index="1" bw="8" slack="0"/>
<pin id="1555" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/4 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="return_ln280_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="80" slack="0"/>
<pin id="1560" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln280/4 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="data_19_V_read43_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="3" slack="1"/>
<pin id="1564" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_19_V_read43 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="data_18_V_read42_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="3" slack="1"/>
<pin id="1569" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_18_V_read42 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="data_17_V_read41_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="3" slack="1"/>
<pin id="1574" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_17_V_read41 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="data_16_V_read_4_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="3" slack="1"/>
<pin id="1579" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_16_V_read_4 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="data_15_V_read_4_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="3" slack="1"/>
<pin id="1584" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_15_V_read_4 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="data_14_V_read_4_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="3" slack="1"/>
<pin id="1589" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_14_V_read_4 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="data_13_V_read_4_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="3" slack="1"/>
<pin id="1594" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_13_V_read_4 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="data_12_V_read_4_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="3" slack="1"/>
<pin id="1599" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_12_V_read_4 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="data_11_V_read_4_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="3" slack="1"/>
<pin id="1604" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_11_V_read_4 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="data_10_V_read_3_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="3" slack="1"/>
<pin id="1609" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_10_V_read_3 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="data_9_V_read33_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="3" slack="1"/>
<pin id="1614" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V_read33 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="data_8_V_read32_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="3" slack="1"/>
<pin id="1619" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V_read32 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="data_7_V_read31_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="3" slack="1"/>
<pin id="1624" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_read31 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="data_6_V_read_6_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="3" slack="1"/>
<pin id="1629" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_read_6 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="data_5_V_read_6_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="3" slack="1"/>
<pin id="1634" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_read_6 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="data_4_V_read_6_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="3" slack="1"/>
<pin id="1639" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_read_6 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="data_3_V_read_6_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="3" slack="1"/>
<pin id="1644" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read_6 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="data_2_V_read_6_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="3" slack="1"/>
<pin id="1649" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read_6 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="data_1_V_read25_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="3" slack="1"/>
<pin id="1654" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read25 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="data_0_V_read24_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="3" slack="1"/>
<pin id="1659" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read24 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="w6_V_addr_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="5" slack="1"/>
<pin id="1664" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w6_V_addr "/>
</bind>
</comp>

<comp id="1667" class="1005" name="w_index_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="5" slack="0"/>
<pin id="1669" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="1672" class="1005" name="icmp_ln64_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="1" slack="1"/>
<pin id="1674" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="tmp_41_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="3" slack="1"/>
<pin id="1678" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="trunc_ln76_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="4" slack="1"/>
<pin id="1683" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln76 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="tmp_3_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="4" slack="1"/>
<pin id="1688" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="tmp_5_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="4" slack="1"/>
<pin id="1693" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="tmp_7_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="4" slack="1"/>
<pin id="1698" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="tmp_9_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="4" slack="1"/>
<pin id="1703" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="tmp_s_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="4" slack="1"/>
<pin id="1708" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1711" class="1005" name="tmp_2_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="4" slack="1"/>
<pin id="1713" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="tmp_4_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="4" slack="1"/>
<pin id="1718" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="tmp_6_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="4" slack="1"/>
<pin id="1723" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="tmp_8_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="4" slack="1"/>
<pin id="1728" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="acc_0_V_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="16" slack="0"/>
<pin id="1733" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_0_V "/>
</bind>
</comp>

<comp id="1736" class="1005" name="acc_1_V_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="16" slack="0"/>
<pin id="1738" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_1_V "/>
</bind>
</comp>

<comp id="1741" class="1005" name="acc_2_V_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="16" slack="0"/>
<pin id="1743" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_2_V "/>
</bind>
</comp>

<comp id="1746" class="1005" name="acc_3_V_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="16" slack="0"/>
<pin id="1748" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_3_V "/>
</bind>
</comp>

<comp id="1751" class="1005" name="acc_4_V_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="16" slack="0"/>
<pin id="1753" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_4_V "/>
</bind>
</comp>

<comp id="1756" class="1005" name="acc_5_V_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="16" slack="0"/>
<pin id="1758" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_5_V "/>
</bind>
</comp>

<comp id="1761" class="1005" name="acc_6_V_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="16" slack="0"/>
<pin id="1763" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_6_V "/>
</bind>
</comp>

<comp id="1766" class="1005" name="acc_7_V_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="16" slack="0"/>
<pin id="1768" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_7_V "/>
</bind>
</comp>

<comp id="1771" class="1005" name="acc_8_V_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="16" slack="0"/>
<pin id="1773" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_8_V "/>
</bind>
</comp>

<comp id="1776" class="1005" name="acc_9_V_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="16" slack="0"/>
<pin id="1778" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_9_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="148"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="48" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="281" pin=4"/></net>

<net id="292"><net_src comp="281" pin="6"/><net_sink comp="277" pin=0"/></net>

<net id="296"><net_src comp="46" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="46" pin="0"/><net_sink comp="297" pin=4"/></net>

<net id="307"><net_src comp="297" pin="6"/><net_sink comp="293" pin=0"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="308" pin="1"/><net_sink comp="312" pin=4"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="334"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="322" pin="1"/><net_sink comp="326" pin=4"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="348"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="336" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="353"><net_src comp="56" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="362"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="350" pin="1"/><net_sink comp="354" pin=4"/></net>

<net id="367"><net_src comp="56" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="376"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="364" pin="1"/><net_sink comp="368" pin=4"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="390"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="378" pin="1"/><net_sink comp="382" pin=4"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="404"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="392" pin="1"/><net_sink comp="396" pin=4"/></net>

<net id="409"><net_src comp="56" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="418"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="406" pin="1"/><net_sink comp="410" pin=4"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="432"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="420" pin="1"/><net_sink comp="424" pin=4"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="446"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="434" pin="1"/><net_sink comp="438" pin=4"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="460"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="448" pin="1"/><net_sink comp="452" pin=4"/></net>

<net id="465"><net_src comp="56" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="474"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="462" pin="1"/><net_sink comp="466" pin=4"/></net>

<net id="479"><net_src comp="56" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="488"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="476" pin="1"/><net_sink comp="480" pin=4"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="502"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="490" pin="1"/><net_sink comp="494" pin=4"/></net>

<net id="507"><net_src comp="56" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="516"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="504" pin="1"/><net_sink comp="508" pin=4"/></net>

<net id="521"><net_src comp="56" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="530"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="518" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="535"><net_src comp="56" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="544"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="532" pin="1"/><net_sink comp="536" pin=4"/></net>

<net id="549"><net_src comp="56" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="558"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="546" pin="1"/><net_sink comp="550" pin=4"/></net>

<net id="563"><net_src comp="56" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="572"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="560" pin="1"/><net_sink comp="564" pin=4"/></net>

<net id="577"><net_src comp="56" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="586"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="574" pin="1"/><net_sink comp="578" pin=4"/></net>

<net id="591"><net_src comp="588" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="598"><net_src comp="312" pin="6"/><net_sink comp="592" pin=2"/></net>

<net id="599"><net_src comp="592" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="603"><net_src comp="600" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="610"><net_src comp="326" pin="6"/><net_sink comp="604" pin=2"/></net>

<net id="611"><net_src comp="604" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="615"><net_src comp="612" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="622"><net_src comp="340" pin="6"/><net_sink comp="616" pin=2"/></net>

<net id="623"><net_src comp="616" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="627"><net_src comp="624" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="634"><net_src comp="354" pin="6"/><net_sink comp="628" pin=2"/></net>

<net id="635"><net_src comp="628" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="639"><net_src comp="636" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="646"><net_src comp="368" pin="6"/><net_sink comp="640" pin=2"/></net>

<net id="647"><net_src comp="640" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="651"><net_src comp="648" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="658"><net_src comp="382" pin="6"/><net_sink comp="652" pin=2"/></net>

<net id="659"><net_src comp="652" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="663"><net_src comp="660" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="670"><net_src comp="396" pin="6"/><net_sink comp="664" pin=2"/></net>

<net id="671"><net_src comp="664" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="682"><net_src comp="410" pin="6"/><net_sink comp="676" pin=2"/></net>

<net id="683"><net_src comp="676" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="687"><net_src comp="684" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="694"><net_src comp="424" pin="6"/><net_sink comp="688" pin=2"/></net>

<net id="695"><net_src comp="688" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="699"><net_src comp="696" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="706"><net_src comp="438" pin="6"/><net_sink comp="700" pin=2"/></net>

<net id="707"><net_src comp="700" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="718"><net_src comp="452" pin="6"/><net_sink comp="712" pin=2"/></net>

<net id="719"><net_src comp="712" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="730"><net_src comp="466" pin="6"/><net_sink comp="724" pin=2"/></net>

<net id="731"><net_src comp="724" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="742"><net_src comp="480" pin="6"/><net_sink comp="736" pin=2"/></net>

<net id="743"><net_src comp="736" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="747"><net_src comp="744" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="754"><net_src comp="494" pin="6"/><net_sink comp="748" pin=2"/></net>

<net id="755"><net_src comp="748" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="759"><net_src comp="756" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="766"><net_src comp="508" pin="6"/><net_sink comp="760" pin=2"/></net>

<net id="767"><net_src comp="760" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="771"><net_src comp="768" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="778"><net_src comp="522" pin="6"/><net_sink comp="772" pin=2"/></net>

<net id="779"><net_src comp="772" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="783"><net_src comp="780" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="790"><net_src comp="536" pin="6"/><net_sink comp="784" pin=2"/></net>

<net id="791"><net_src comp="784" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="795"><net_src comp="792" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="802"><net_src comp="550" pin="6"/><net_sink comp="796" pin=2"/></net>

<net id="803"><net_src comp="796" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="807"><net_src comp="804" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="814"><net_src comp="564" pin="6"/><net_sink comp="808" pin=2"/></net>

<net id="815"><net_src comp="808" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="819"><net_src comp="816" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="826"><net_src comp="578" pin="6"/><net_sink comp="820" pin=2"/></net>

<net id="827"><net_src comp="820" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="831"><net_src comp="98" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="840"><net_src comp="828" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="841"><net_src comp="828" pin="1"/><net_sink comp="832" pin=4"/></net>

<net id="845"><net_src comp="100" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="854"><net_src comp="842" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="842" pin="1"/><net_sink comp="846" pin=4"/></net>

<net id="859"><net_src comp="102" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="868"><net_src comp="856" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="869"><net_src comp="856" pin="1"/><net_sink comp="860" pin=4"/></net>

<net id="873"><net_src comp="98" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="882"><net_src comp="870" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="870" pin="1"/><net_sink comp="874" pin=4"/></net>

<net id="887"><net_src comp="104" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="896"><net_src comp="884" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="897"><net_src comp="884" pin="1"/><net_sink comp="888" pin=4"/></net>

<net id="901"><net_src comp="106" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="910"><net_src comp="898" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="911"><net_src comp="898" pin="1"/><net_sink comp="902" pin=4"/></net>

<net id="915"><net_src comp="100" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="924"><net_src comp="912" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="925"><net_src comp="912" pin="1"/><net_sink comp="916" pin=4"/></net>

<net id="929"><net_src comp="108" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="938"><net_src comp="926" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="939"><net_src comp="926" pin="1"/><net_sink comp="930" pin=4"/></net>

<net id="943"><net_src comp="104" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="952"><net_src comp="940" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="953"><net_src comp="940" pin="1"/><net_sink comp="944" pin=4"/></net>

<net id="957"><net_src comp="110" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="966"><net_src comp="954" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="967"><net_src comp="954" pin="1"/><net_sink comp="958" pin=4"/></net>

<net id="971"><net_src comp="297" pin="6"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="977"><net_src comp="52" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="297" pin="6"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="297" pin="6"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="54" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="1009"><net_src comp="58" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="1010"><net_src comp="592" pin="4"/><net_sink comp="985" pin=1"/></net>

<net id="1011"><net_src comp="604" pin="4"/><net_sink comp="985" pin=2"/></net>

<net id="1012"><net_src comp="616" pin="4"/><net_sink comp="985" pin=3"/></net>

<net id="1013"><net_src comp="628" pin="4"/><net_sink comp="985" pin=4"/></net>

<net id="1014"><net_src comp="640" pin="4"/><net_sink comp="985" pin=5"/></net>

<net id="1015"><net_src comp="652" pin="4"/><net_sink comp="985" pin=6"/></net>

<net id="1016"><net_src comp="664" pin="4"/><net_sink comp="985" pin=7"/></net>

<net id="1017"><net_src comp="676" pin="4"/><net_sink comp="985" pin=8"/></net>

<net id="1018"><net_src comp="688" pin="4"/><net_sink comp="985" pin=9"/></net>

<net id="1019"><net_src comp="700" pin="4"/><net_sink comp="985" pin=10"/></net>

<net id="1020"><net_src comp="712" pin="4"/><net_sink comp="985" pin=11"/></net>

<net id="1021"><net_src comp="724" pin="4"/><net_sink comp="985" pin=12"/></net>

<net id="1022"><net_src comp="736" pin="4"/><net_sink comp="985" pin=13"/></net>

<net id="1023"><net_src comp="748" pin="4"/><net_sink comp="985" pin=14"/></net>

<net id="1024"><net_src comp="760" pin="4"/><net_sink comp="985" pin=15"/></net>

<net id="1025"><net_src comp="772" pin="4"/><net_sink comp="985" pin=16"/></net>

<net id="1026"><net_src comp="784" pin="4"/><net_sink comp="985" pin=17"/></net>

<net id="1027"><net_src comp="796" pin="4"/><net_sink comp="985" pin=18"/></net>

<net id="1028"><net_src comp="808" pin="4"/><net_sink comp="985" pin=19"/></net>

<net id="1029"><net_src comp="820" pin="4"/><net_sink comp="985" pin=20"/></net>

<net id="1030"><net_src comp="293" pin="1"/><net_sink comp="985" pin=21"/></net>

<net id="1034"><net_src comp="271" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1041"><net_src comp="60" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="271" pin="3"/><net_sink comp="1035" pin=1"/></net>

<net id="1043"><net_src comp="62" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1044"><net_src comp="64" pin="0"/><net_sink comp="1035" pin=3"/></net>

<net id="1051"><net_src comp="60" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="271" pin="3"/><net_sink comp="1045" pin=1"/></net>

<net id="1053"><net_src comp="66" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1054"><net_src comp="68" pin="0"/><net_sink comp="1045" pin=3"/></net>

<net id="1061"><net_src comp="60" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="271" pin="3"/><net_sink comp="1055" pin=1"/></net>

<net id="1063"><net_src comp="70" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1064"><net_src comp="72" pin="0"/><net_sink comp="1055" pin=3"/></net>

<net id="1071"><net_src comp="60" pin="0"/><net_sink comp="1065" pin=0"/></net>

<net id="1072"><net_src comp="271" pin="3"/><net_sink comp="1065" pin=1"/></net>

<net id="1073"><net_src comp="74" pin="0"/><net_sink comp="1065" pin=2"/></net>

<net id="1074"><net_src comp="76" pin="0"/><net_sink comp="1065" pin=3"/></net>

<net id="1081"><net_src comp="60" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1082"><net_src comp="271" pin="3"/><net_sink comp="1075" pin=1"/></net>

<net id="1083"><net_src comp="78" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1084"><net_src comp="80" pin="0"/><net_sink comp="1075" pin=3"/></net>

<net id="1091"><net_src comp="60" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="271" pin="3"/><net_sink comp="1085" pin=1"/></net>

<net id="1093"><net_src comp="82" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1094"><net_src comp="84" pin="0"/><net_sink comp="1085" pin=3"/></net>

<net id="1101"><net_src comp="60" pin="0"/><net_sink comp="1095" pin=0"/></net>

<net id="1102"><net_src comp="271" pin="3"/><net_sink comp="1095" pin=1"/></net>

<net id="1103"><net_src comp="86" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1104"><net_src comp="88" pin="0"/><net_sink comp="1095" pin=3"/></net>

<net id="1111"><net_src comp="60" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="271" pin="3"/><net_sink comp="1105" pin=1"/></net>

<net id="1113"><net_src comp="90" pin="0"/><net_sink comp="1105" pin=2"/></net>

<net id="1114"><net_src comp="92" pin="0"/><net_sink comp="1105" pin=3"/></net>

<net id="1121"><net_src comp="60" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="271" pin="3"/><net_sink comp="1115" pin=1"/></net>

<net id="1123"><net_src comp="94" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1124"><net_src comp="96" pin="0"/><net_sink comp="1115" pin=3"/></net>

<net id="1135"><net_src comp="1125" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="1128" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1142"><net_src comp="126" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="1131" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1144"><net_src comp="128" pin="0"/><net_sink comp="1137" pin=2"/></net>

<net id="1148"><net_src comp="1137" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1153"><net_src comp="832" pin="6"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="1145" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1162"><net_src comp="1125" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="1155" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1169"><net_src comp="126" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="1158" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1171"><net_src comp="128" pin="0"/><net_sink comp="1164" pin=2"/></net>

<net id="1175"><net_src comp="1164" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1180"><net_src comp="846" pin="6"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="1172" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1189"><net_src comp="1125" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1182" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1196"><net_src comp="126" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1197"><net_src comp="1185" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1198"><net_src comp="128" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1202"><net_src comp="1191" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1207"><net_src comp="860" pin="6"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="1199" pin="1"/><net_sink comp="1203" pin=1"/></net>

<net id="1216"><net_src comp="1125" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1217"><net_src comp="1209" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1223"><net_src comp="126" pin="0"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="1212" pin="2"/><net_sink comp="1218" pin=1"/></net>

<net id="1225"><net_src comp="128" pin="0"/><net_sink comp="1218" pin=2"/></net>

<net id="1229"><net_src comp="1218" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1234"><net_src comp="874" pin="6"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="1226" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1243"><net_src comp="1125" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1236" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1250"><net_src comp="126" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="1239" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1252"><net_src comp="128" pin="0"/><net_sink comp="1245" pin=2"/></net>

<net id="1256"><net_src comp="1245" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1261"><net_src comp="888" pin="6"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="1253" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="1270"><net_src comp="1125" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="1263" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="1277"><net_src comp="126" pin="0"/><net_sink comp="1272" pin=0"/></net>

<net id="1278"><net_src comp="1266" pin="2"/><net_sink comp="1272" pin=1"/></net>

<net id="1279"><net_src comp="128" pin="0"/><net_sink comp="1272" pin=2"/></net>

<net id="1283"><net_src comp="1272" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1288"><net_src comp="902" pin="6"/><net_sink comp="1284" pin=0"/></net>

<net id="1289"><net_src comp="1280" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="1297"><net_src comp="1125" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1298"><net_src comp="1290" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1304"><net_src comp="126" pin="0"/><net_sink comp="1299" pin=0"/></net>

<net id="1305"><net_src comp="1293" pin="2"/><net_sink comp="1299" pin=1"/></net>

<net id="1306"><net_src comp="128" pin="0"/><net_sink comp="1299" pin=2"/></net>

<net id="1310"><net_src comp="1299" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1315"><net_src comp="916" pin="6"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="1307" pin="1"/><net_sink comp="1311" pin=1"/></net>

<net id="1324"><net_src comp="1125" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1325"><net_src comp="1317" pin="1"/><net_sink comp="1320" pin=1"/></net>

<net id="1331"><net_src comp="126" pin="0"/><net_sink comp="1326" pin=0"/></net>

<net id="1332"><net_src comp="1320" pin="2"/><net_sink comp="1326" pin=1"/></net>

<net id="1333"><net_src comp="128" pin="0"/><net_sink comp="1326" pin=2"/></net>

<net id="1337"><net_src comp="1326" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1342"><net_src comp="930" pin="6"/><net_sink comp="1338" pin=0"/></net>

<net id="1343"><net_src comp="1334" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="1351"><net_src comp="1125" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1352"><net_src comp="1344" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="1358"><net_src comp="126" pin="0"/><net_sink comp="1353" pin=0"/></net>

<net id="1359"><net_src comp="1347" pin="2"/><net_sink comp="1353" pin=1"/></net>

<net id="1360"><net_src comp="128" pin="0"/><net_sink comp="1353" pin=2"/></net>

<net id="1364"><net_src comp="1353" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1369"><net_src comp="944" pin="6"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="1361" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1378"><net_src comp="1125" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1379"><net_src comp="1371" pin="1"/><net_sink comp="1374" pin=1"/></net>

<net id="1385"><net_src comp="126" pin="0"/><net_sink comp="1380" pin=0"/></net>

<net id="1386"><net_src comp="1374" pin="2"/><net_sink comp="1380" pin=1"/></net>

<net id="1387"><net_src comp="128" pin="0"/><net_sink comp="1380" pin=2"/></net>

<net id="1391"><net_src comp="1380" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1396"><net_src comp="958" pin="6"/><net_sink comp="1392" pin=0"/></net>

<net id="1397"><net_src comp="1388" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="1404"><net_src comp="136" pin="0"/><net_sink comp="1398" pin=0"/></net>

<net id="1405"><net_src comp="1149" pin="2"/><net_sink comp="1398" pin=1"/></net>

<net id="1406"><net_src comp="138" pin="0"/><net_sink comp="1398" pin=2"/></net>

<net id="1407"><net_src comp="140" pin="0"/><net_sink comp="1398" pin=3"/></net>

<net id="1414"><net_src comp="136" pin="0"/><net_sink comp="1408" pin=0"/></net>

<net id="1415"><net_src comp="1176" pin="2"/><net_sink comp="1408" pin=1"/></net>

<net id="1416"><net_src comp="138" pin="0"/><net_sink comp="1408" pin=2"/></net>

<net id="1417"><net_src comp="140" pin="0"/><net_sink comp="1408" pin=3"/></net>

<net id="1424"><net_src comp="136" pin="0"/><net_sink comp="1418" pin=0"/></net>

<net id="1425"><net_src comp="1203" pin="2"/><net_sink comp="1418" pin=1"/></net>

<net id="1426"><net_src comp="138" pin="0"/><net_sink comp="1418" pin=2"/></net>

<net id="1427"><net_src comp="140" pin="0"/><net_sink comp="1418" pin=3"/></net>

<net id="1434"><net_src comp="136" pin="0"/><net_sink comp="1428" pin=0"/></net>

<net id="1435"><net_src comp="1230" pin="2"/><net_sink comp="1428" pin=1"/></net>

<net id="1436"><net_src comp="138" pin="0"/><net_sink comp="1428" pin=2"/></net>

<net id="1437"><net_src comp="140" pin="0"/><net_sink comp="1428" pin=3"/></net>

<net id="1444"><net_src comp="136" pin="0"/><net_sink comp="1438" pin=0"/></net>

<net id="1445"><net_src comp="1257" pin="2"/><net_sink comp="1438" pin=1"/></net>

<net id="1446"><net_src comp="138" pin="0"/><net_sink comp="1438" pin=2"/></net>

<net id="1447"><net_src comp="140" pin="0"/><net_sink comp="1438" pin=3"/></net>

<net id="1454"><net_src comp="136" pin="0"/><net_sink comp="1448" pin=0"/></net>

<net id="1455"><net_src comp="1284" pin="2"/><net_sink comp="1448" pin=1"/></net>

<net id="1456"><net_src comp="138" pin="0"/><net_sink comp="1448" pin=2"/></net>

<net id="1457"><net_src comp="140" pin="0"/><net_sink comp="1448" pin=3"/></net>

<net id="1464"><net_src comp="136" pin="0"/><net_sink comp="1458" pin=0"/></net>

<net id="1465"><net_src comp="1311" pin="2"/><net_sink comp="1458" pin=1"/></net>

<net id="1466"><net_src comp="138" pin="0"/><net_sink comp="1458" pin=2"/></net>

<net id="1467"><net_src comp="140" pin="0"/><net_sink comp="1458" pin=3"/></net>

<net id="1474"><net_src comp="136" pin="0"/><net_sink comp="1468" pin=0"/></net>

<net id="1475"><net_src comp="1338" pin="2"/><net_sink comp="1468" pin=1"/></net>

<net id="1476"><net_src comp="138" pin="0"/><net_sink comp="1468" pin=2"/></net>

<net id="1477"><net_src comp="140" pin="0"/><net_sink comp="1468" pin=3"/></net>

<net id="1484"><net_src comp="136" pin="0"/><net_sink comp="1478" pin=0"/></net>

<net id="1485"><net_src comp="1365" pin="2"/><net_sink comp="1478" pin=1"/></net>

<net id="1486"><net_src comp="138" pin="0"/><net_sink comp="1478" pin=2"/></net>

<net id="1487"><net_src comp="140" pin="0"/><net_sink comp="1478" pin=3"/></net>

<net id="1494"><net_src comp="136" pin="0"/><net_sink comp="1488" pin=0"/></net>

<net id="1495"><net_src comp="1392" pin="2"/><net_sink comp="1488" pin=1"/></net>

<net id="1496"><net_src comp="138" pin="0"/><net_sink comp="1488" pin=2"/></net>

<net id="1497"><net_src comp="140" pin="0"/><net_sink comp="1488" pin=3"/></net>

<net id="1502"><net_src comp="142" pin="0"/><net_sink comp="1498" pin=0"/></net>

<net id="1503"><net_src comp="1398" pin="4"/><net_sink comp="1498" pin=1"/></net>

<net id="1508"><net_src comp="1498" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1509"><net_src comp="1408" pin="4"/><net_sink comp="1504" pin=1"/></net>

<net id="1514"><net_src comp="1504" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1515"><net_src comp="1418" pin="4"/><net_sink comp="1510" pin=1"/></net>

<net id="1520"><net_src comp="1510" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1521"><net_src comp="1428" pin="4"/><net_sink comp="1516" pin=1"/></net>

<net id="1526"><net_src comp="1516" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1527"><net_src comp="1438" pin="4"/><net_sink comp="1522" pin=1"/></net>

<net id="1532"><net_src comp="1522" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1533"><net_src comp="1448" pin="4"/><net_sink comp="1528" pin=1"/></net>

<net id="1538"><net_src comp="1528" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1539"><net_src comp="1458" pin="4"/><net_sink comp="1534" pin=1"/></net>

<net id="1544"><net_src comp="1534" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1545"><net_src comp="1468" pin="4"/><net_sink comp="1540" pin=1"/></net>

<net id="1550"><net_src comp="1540" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1551"><net_src comp="1478" pin="4"/><net_sink comp="1546" pin=1"/></net>

<net id="1556"><net_src comp="1546" pin="2"/><net_sink comp="1552" pin=0"/></net>

<net id="1557"><net_src comp="1488" pin="4"/><net_sink comp="1552" pin=1"/></net>

<net id="1561"><net_src comp="1552" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1565"><net_src comp="144" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1570"><net_src comp="150" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1575"><net_src comp="156" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1580"><net_src comp="162" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1585"><net_src comp="168" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1590"><net_src comp="174" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1595"><net_src comp="180" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1600"><net_src comp="186" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1605"><net_src comp="192" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1610"><net_src comp="198" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1615"><net_src comp="204" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1620"><net_src comp="210" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1625"><net_src comp="216" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1630"><net_src comp="222" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1635"><net_src comp="228" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1640"><net_src comp="234" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1645"><net_src comp="240" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1650"><net_src comp="246" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1655"><net_src comp="252" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1660"><net_src comp="258" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1665"><net_src comp="264" pin="3"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1670"><net_src comp="973" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1675"><net_src comp="979" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1679"><net_src comp="985" pin="22"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1684"><net_src comp="1031" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1689"><net_src comp="1035" pin="4"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1694"><net_src comp="1045" pin="4"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1699"><net_src comp="1055" pin="4"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1704"><net_src comp="1065" pin="4"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1709"><net_src comp="1075" pin="4"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1714"><net_src comp="1085" pin="4"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1719"><net_src comp="1095" pin="4"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1724"><net_src comp="1105" pin="4"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1729"><net_src comp="1115" pin="4"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1734"><net_src comp="1149" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="832" pin=2"/></net>

<net id="1739"><net_src comp="1176" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="846" pin=2"/></net>

<net id="1744"><net_src comp="1203" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="860" pin=2"/></net>

<net id="1749"><net_src comp="1230" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="874" pin=2"/></net>

<net id="1754"><net_src comp="1257" pin="2"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="888" pin=2"/></net>

<net id="1759"><net_src comp="1284" pin="2"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="902" pin=2"/></net>

<net id="1764"><net_src comp="1311" pin="2"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="916" pin=2"/></net>

<net id="1769"><net_src comp="1338" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="930" pin=2"/></net>

<net id="1774"><net_src comp="1365" pin="2"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="944" pin=2"/></net>

<net id="1779"><net_src comp="1392" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="958" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w6_V | {}
 - Input state : 
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_0_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_1_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_2_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_3_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_4_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_5_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_6_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_7_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_8_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_9_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_10_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_11_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_12_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_13_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_14_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_15_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_16_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_17_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_18_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : data_19_V_read | {2 }
	Port: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> : w6_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln76 : 1
		w6_V_addr : 2
		w6_V_load : 3
		w_index : 1
		icmp_ln64 : 1
		br_ln64 : 2
	State 3
		data_0_V_read24_phi : 1
		data_1_V_read25_phi : 1
		data_2_V_read26_phi : 1
		data_3_V_read27_phi : 1
		data_4_V_read28_phi : 1
		data_5_V_read29_phi : 1
		data_6_V_read30_phi : 1
		data_7_V_read31_phi : 1
		data_8_V_read32_phi : 1
		data_9_V_read33_phi : 1
		data_10_V_read34_phi : 1
		data_11_V_read35_phi : 1
		data_12_V_read36_phi : 1
		data_13_V_read37_phi : 1
		data_14_V_read38_phi : 1
		data_15_V_read39_phi : 1
		data_16_V_read40_phi : 1
		data_17_V_read41_phi : 1
		data_18_V_read42_phi : 1
		data_19_V_read43_phi : 1
		tmp_41 : 2
		trunc_ln76 : 1
		tmp_3 : 1
		tmp_5 : 1
		tmp_7 : 1
		tmp_9 : 1
		tmp_s : 1
		tmp_2 : 1
		tmp_4 : 1
		tmp_6 : 1
		tmp_8 : 1
	State 4
		mul_ln1118 : 1
		shl_ln : 2
		sext_ln728 : 3
		acc_0_V : 4
		mul_ln1118_10 : 1
		shl_ln728_20 : 2
		sext_ln728_10 : 3
		acc_1_V : 4
		mul_ln1118_11 : 1
		shl_ln728_21 : 2
		sext_ln728_11 : 3
		acc_2_V : 4
		mul_ln1118_12 : 1
		shl_ln728_22 : 2
		sext_ln728_12 : 3
		acc_3_V : 4
		mul_ln1118_13 : 1
		shl_ln728_23 : 2
		sext_ln728_13 : 3
		acc_4_V : 4
		mul_ln1118_14 : 1
		shl_ln728_24 : 2
		sext_ln728_14 : 3
		acc_5_V : 4
		mul_ln1118_15 : 1
		shl_ln728_25 : 2
		sext_ln728_15 : 3
		acc_6_V : 4
		mul_ln1118_16 : 1
		shl_ln728_26 : 2
		sext_ln728_16 : 3
		acc_7_V : 4
		mul_ln1118_17 : 1
		shl_ln728_27 : 2
		sext_ln728_17 : 3
		acc_8_V : 4
		mul_ln1118_18 : 1
		shl_ln728_28 : 2
		sext_ln728_18 : 3
		acc_9_V : 4
		empty : 1
		res_0_V_write_assign : 5
		res_1_V_write_assign : 5
		res_2_V_write_assign : 5
		res_3_V_write_assign : 5
		res_4_V_write_assign : 5
		res_5_V_write_assign : 5
		res_6_V_write_assign : 5
		res_7_V_write_assign : 5
		res_8_V_write_assign : 5
		res_9_V_write_assign : 5
		mrv : 6
		mrv_1 : 7
		mrv_2 : 8
		mrv_3 : 9
		mrv_4 : 10
		mrv_5 : 11
		mrv_6 : 12
		mrv_7 : 13
		mrv_8 : 14
		mrv_9 : 15
		return_ln280 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        w_index_fu_973        |    0    |    0    |    15   |
|          |        acc_0_V_fu_1149       |    0    |    0    |    23   |
|          |        acc_1_V_fu_1176       |    0    |    0    |    23   |
|          |        acc_2_V_fu_1203       |    0    |    0    |    23   |
|          |        acc_3_V_fu_1230       |    0    |    0    |    23   |
|    add   |        acc_4_V_fu_1257       |    0    |    0    |    23   |
|          |        acc_5_V_fu_1284       |    0    |    0    |    23   |
|          |        acc_6_V_fu_1311       |    0    |    0    |    23   |
|          |        acc_7_V_fu_1338       |    0    |    0    |    23   |
|          |        acc_8_V_fu_1365       |    0    |    0    |    23   |
|          |        acc_9_V_fu_1392       |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |      mul_ln1118_fu_1131      |    0    |    0    |    11   |
|          |     mul_ln1118_10_fu_1158    |    0    |    0    |    11   |
|          |     mul_ln1118_11_fu_1185    |    0    |    0    |    11   |
|          |     mul_ln1118_12_fu_1212    |    0    |    0    |    11   |
|    mul   |     mul_ln1118_13_fu_1239    |    0    |    0    |    11   |
|          |     mul_ln1118_14_fu_1266    |    0    |    0    |    11   |
|          |     mul_ln1118_15_fu_1293    |    0    |    0    |    11   |
|          |     mul_ln1118_16_fu_1320    |    0    |    0    |    11   |
|          |     mul_ln1118_17_fu_1347    |    0    |    0    |    11   |
|          |     mul_ln1118_18_fu_1374    |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    mux   |         tmp_41_fu_985        |    0    |    0    |    55   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln64_fu_979       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          | data_19_V_read43_read_fu_144 |    0    |    0    |    0    |
|          | data_18_V_read42_read_fu_150 |    0    |    0    |    0    |
|          | data_17_V_read41_read_fu_156 |    0    |    0    |    0    |
|          | data_16_V_read_4_read_fu_162 |    0    |    0    |    0    |
|          | data_15_V_read_4_read_fu_168 |    0    |    0    |    0    |
|          | data_14_V_read_4_read_fu_174 |    0    |    0    |    0    |
|          | data_13_V_read_4_read_fu_180 |    0    |    0    |    0    |
|          | data_12_V_read_4_read_fu_186 |    0    |    0    |    0    |
|          | data_11_V_read_4_read_fu_192 |    0    |    0    |    0    |
|   read   | data_10_V_read_3_read_fu_198 |    0    |    0    |    0    |
|          |  data_9_V_read33_read_fu_204 |    0    |    0    |    0    |
|          |  data_8_V_read32_read_fu_210 |    0    |    0    |    0    |
|          |  data_7_V_read31_read_fu_216 |    0    |    0    |    0    |
|          |  data_6_V_read_6_read_fu_222 |    0    |    0    |    0    |
|          |  data_5_V_read_6_read_fu_228 |    0    |    0    |    0    |
|          |  data_4_V_read_6_read_fu_234 |    0    |    0    |    0    |
|          |  data_3_V_read_6_read_fu_240 |    0    |    0    |    0    |
|          |  data_2_V_read_6_read_fu_246 |    0    |    0    |    0    |
|          |  data_1_V_read25_read_fu_252 |    0    |    0    |    0    |
|          |  data_0_V_read24_read_fu_258 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |       zext_ln76_fu_968       |    0    |    0    |    0    |
|          |      zext_ln1116_fu_1125     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln76_fu_1031      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_1035        |    0    |    0    |    0    |
|          |         tmp_5_fu_1045        |    0    |    0    |    0    |
|          |         tmp_7_fu_1055        |    0    |    0    |    0    |
|          |         tmp_9_fu_1065        |    0    |    0    |    0    |
|          |         tmp_s_fu_1075        |    0    |    0    |    0    |
|          |         tmp_2_fu_1085        |    0    |    0    |    0    |
|          |         tmp_4_fu_1095        |    0    |    0    |    0    |
|          |         tmp_6_fu_1105        |    0    |    0    |    0    |
|          |         tmp_8_fu_1115        |    0    |    0    |    0    |
|partselect| res_0_V_write_assign_fu_1398 |    0    |    0    |    0    |
|          | res_1_V_write_assign_fu_1408 |    0    |    0    |    0    |
|          | res_2_V_write_assign_fu_1418 |    0    |    0    |    0    |
|          | res_3_V_write_assign_fu_1428 |    0    |    0    |    0    |
|          | res_4_V_write_assign_fu_1438 |    0    |    0    |    0    |
|          | res_5_V_write_assign_fu_1448 |    0    |    0    |    0    |
|          | res_6_V_write_assign_fu_1458 |    0    |    0    |    0    |
|          | res_7_V_write_assign_fu_1468 |    0    |    0    |    0    |
|          | res_8_V_write_assign_fu_1478 |    0    |    0    |    0    |
|          | res_9_V_write_assign_fu_1488 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      sext_ln1118_fu_1128     |    0    |    0    |    0    |
|          |      sext_ln728_fu_1145      |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_1155    |    0    |    0    |    0    |
|          |     sext_ln728_10_fu_1172    |    0    |    0    |    0    |
|          |     sext_ln1118_2_fu_1182    |    0    |    0    |    0    |
|          |     sext_ln728_11_fu_1199    |    0    |    0    |    0    |
|          |     sext_ln1118_3_fu_1209    |    0    |    0    |    0    |
|          |     sext_ln728_12_fu_1226    |    0    |    0    |    0    |
|          |     sext_ln1118_4_fu_1236    |    0    |    0    |    0    |
|   sext   |     sext_ln728_13_fu_1253    |    0    |    0    |    0    |
|          |     sext_ln1118_5_fu_1263    |    0    |    0    |    0    |
|          |     sext_ln728_14_fu_1280    |    0    |    0    |    0    |
|          |     sext_ln1118_6_fu_1290    |    0    |    0    |    0    |
|          |     sext_ln728_15_fu_1307    |    0    |    0    |    0    |
|          |     sext_ln1118_7_fu_1317    |    0    |    0    |    0    |
|          |     sext_ln728_16_fu_1334    |    0    |    0    |    0    |
|          |     sext_ln1118_8_fu_1344    |    0    |    0    |    0    |
|          |     sext_ln728_17_fu_1361    |    0    |    0    |    0    |
|          |     sext_ln1118_9_fu_1371    |    0    |    0    |    0    |
|          |     sext_ln728_18_fu_1388    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        shl_ln_fu_1137        |    0    |    0    |    0    |
|          |     shl_ln728_20_fu_1164     |    0    |    0    |    0    |
|          |     shl_ln728_21_fu_1191     |    0    |    0    |    0    |
|          |     shl_ln728_22_fu_1218     |    0    |    0    |    0    |
|bitconcatenate|     shl_ln728_23_fu_1245     |    0    |    0    |    0    |
|          |     shl_ln728_24_fu_1272     |    0    |    0    |    0    |
|          |     shl_ln728_25_fu_1299     |    0    |    0    |    0    |
|          |     shl_ln728_26_fu_1326     |    0    |    0    |    0    |
|          |     shl_ln728_27_fu_1353     |    0    |    0    |    0    |
|          |     shl_ln728_28_fu_1380     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_1498         |    0    |    0    |    0    |
|          |         mrv_1_fu_1504        |    0    |    0    |    0    |
|          |         mrv_2_fu_1510        |    0    |    0    |    0    |
|          |         mrv_3_fu_1516        |    0    |    0    |    0    |
|insertvalue|         mrv_4_fu_1522        |    0    |    0    |    0    |
|          |         mrv_5_fu_1528        |    0    |    0    |    0    |
|          |         mrv_6_fu_1534        |    0    |    0    |    0    |
|          |         mrv_7_fu_1540        |    0    |    0    |    0    |
|          |         mrv_8_fu_1546        |    0    |    0    |    0    |
|          |         mrv_9_fu_1552        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  return  |     return_ln280_fu_1558     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |    0    |   421   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        acc_0_V_reg_1731       |   16   |
|        acc_1_V_reg_1736       |   16   |
|        acc_2_V_reg_1741       |   16   |
|        acc_3_V_reg_1746       |   16   |
|        acc_4_V_reg_1751       |   16   |
|        acc_5_V_reg_1756       |   16   |
|        acc_6_V_reg_1761       |   16   |
|        acc_7_V_reg_1766       |   16   |
|        acc_8_V_reg_1771       |   16   |
|        acc_9_V_reg_1776       |   16   |
|  data_0_V_read24_phi_reg_588  |    3   |
|    data_0_V_read24_reg_1657   |    3   |
| data_0_V_read24_rewind_reg_308|    3   |
|  data_10_V_read34_phi_reg_708 |    3   |
|data_10_V_read34_rewind_reg_448|    3   |
|   data_10_V_read_3_reg_1607   |    3   |
|  data_11_V_read35_phi_reg_720 |    3   |
|data_11_V_read35_rewind_reg_462|    3   |
|   data_11_V_read_4_reg_1602   |    3   |
|  data_12_V_read36_phi_reg_732 |    3   |
|data_12_V_read36_rewind_reg_476|    3   |
|   data_12_V_read_4_reg_1597   |    3   |
|  data_13_V_read37_phi_reg_744 |    3   |
|data_13_V_read37_rewind_reg_490|    3   |
|   data_13_V_read_4_reg_1592   |    3   |
|  data_14_V_read38_phi_reg_756 |    3   |
|data_14_V_read38_rewind_reg_504|    3   |
|   data_14_V_read_4_reg_1587   |    3   |
|  data_15_V_read39_phi_reg_768 |    3   |
|data_15_V_read39_rewind_reg_518|    3   |
|   data_15_V_read_4_reg_1582   |    3   |
|  data_16_V_read40_phi_reg_780 |    3   |
|data_16_V_read40_rewind_reg_532|    3   |
|   data_16_V_read_4_reg_1577   |    3   |
|  data_17_V_read41_phi_reg_792 |    3   |
|   data_17_V_read41_reg_1572   |    3   |
|data_17_V_read41_rewind_reg_546|    3   |
|  data_18_V_read42_phi_reg_804 |    3   |
|   data_18_V_read42_reg_1567   |    3   |
|data_18_V_read42_rewind_reg_560|    3   |
|  data_19_V_read43_phi_reg_816 |    3   |
|   data_19_V_read43_reg_1562   |    3   |
|data_19_V_read43_rewind_reg_574|    3   |
|  data_1_V_read25_phi_reg_600  |    3   |
|    data_1_V_read25_reg_1652   |    3   |
| data_1_V_read25_rewind_reg_322|    3   |
|  data_2_V_read26_phi_reg_612  |    3   |
| data_2_V_read26_rewind_reg_336|    3   |
|    data_2_V_read_6_reg_1647   |    3   |
|  data_3_V_read27_phi_reg_624  |    3   |
| data_3_V_read27_rewind_reg_350|    3   |
|    data_3_V_read_6_reg_1642   |    3   |
|  data_4_V_read28_phi_reg_636  |    3   |
| data_4_V_read28_rewind_reg_364|    3   |
|    data_4_V_read_6_reg_1637   |    3   |
|  data_5_V_read29_phi_reg_648  |    3   |
| data_5_V_read29_rewind_reg_378|    3   |
|    data_5_V_read_6_reg_1632   |    3   |
|  data_6_V_read30_phi_reg_660  |    3   |
| data_6_V_read30_rewind_reg_392|    3   |
|    data_6_V_read_6_reg_1627   |    3   |
|  data_7_V_read31_phi_reg_672  |    3   |
|    data_7_V_read31_reg_1622   |    3   |
| data_7_V_read31_rewind_reg_406|    3   |
|  data_8_V_read32_phi_reg_684  |    3   |
|    data_8_V_read32_reg_1617   |    3   |
| data_8_V_read32_rewind_reg_420|    3   |
|  data_9_V_read33_phi_reg_696  |    3   |
|    data_9_V_read33_reg_1612   |    3   |
| data_9_V_read33_rewind_reg_434|    3   |
|        do_init_reg_277        |    1   |
|       icmp_ln64_reg_1672      |    1   |
|       p_Val2_22_reg_828       |   16   |
|      p_Val2_2320_reg_842      |   16   |
|      p_Val2_2418_reg_856      |   16   |
|      p_Val2_2516_reg_870      |   16   |
|      p_Val2_2614_reg_884      |   16   |
|      p_Val2_2712_reg_898      |   16   |
|      p_Val2_2810_reg_912      |   16   |
|       p_Val2_298_reg_926      |   16   |
|       p_Val2_306_reg_940      |   16   |
|       p_Val2_314_reg_954      |   16   |
|         tmp_2_reg_1711        |    4   |
|         tmp_3_reg_1686        |    4   |
|        tmp_41_reg_1676        |    3   |
|         tmp_4_reg_1716        |    4   |
|         tmp_5_reg_1691        |    4   |
|         tmp_6_reg_1721        |    4   |
|         tmp_7_reg_1696        |    4   |
|         tmp_8_reg_1726        |    4   |
|         tmp_9_reg_1701        |    4   |
|         tmp_s_reg_1706        |    4   |
|      trunc_ln76_reg_1681      |    4   |
|       w6_V_addr_reg_1662      |    5   |
|       w_index23_reg_293       |    5   |
|        w_index_reg_1667       |    5   |
+-------------------------------+--------+
|             Total             |   560  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_271 |  p0  |   2  |   5  |   10   ||    9    |
|  do_init_reg_277  |  p0  |   2  |   1  |    2   ||    9    |
| w_index23_reg_293 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  1.809  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   421  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   560  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   560  |   448  |
+-----------+--------+--------+--------+--------+
