INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx2019/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_cnn_top glbl -prj cnn.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --initfile C:/Xilinx2019/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s cnn -debug wave 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/ip/xil_defaultlib/cnn_ap_dcmp_0_no_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_ap_dcmp_0_no_dsp_64'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/ip/xil_defaultlib/cnn_ap_fpext_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_ap_fpext_0_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/AESL_autobram_cnn_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_autobram_cnn_input'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/AESL_autobram_prediction_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_autobram_prediction_output'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/AESL_axi_slave_CRTL_BUS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_slave_CRTL_BUS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_cnn_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_conv_1_input_bBo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_conv_1_input_bBo_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_conv_1_input_bBo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_conv_1_input_bxn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_conv_1_input_bxn_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_conv_1_input_bxn'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_conv_1_input_byn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_conv_1_input_byn_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_conv_1_input_byn'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_conv_1_out_0_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_conv_1_out_0_V_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_conv_1_out_0_V'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_conv_1_out_c_bGp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_conv_1_out_c_bGp_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_conv_1_out_c_bGp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_conv_2_out_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_conv_2_out_V_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_conv_2_out_V'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_CRTL_BUS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_CRTL_BUS_s_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_dcmp_64ns_64ndEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_dcmp_64ns_64ndEe'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_dense_1_out_cfeY.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_dense_1_out_cfeY_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_dense_1_out_cfeY'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_dense_1_out_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_dense_1_out_V_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_dense_1_out_V'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_dense_2_out_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_dense_2_out_V_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_dense_2_out_V'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_flat_array_c_ePU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_flat_array_c_ePU_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_flat_array_c_ePU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_fpext_32ns_64fjZ.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_fpext_32ns_64fjZ'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mac_muladd_13bwn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_13bwn_DSP48_12'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_13bwn'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mac_muladd_4nfmZ.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_4nfmZ_DSP48_14'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_4nfmZ'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mac_muladd_5nbck.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_5nbck_DSP48_3'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_5nbck'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mac_muladd_5nflZ.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_5nflZ_DSP48_13'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_5nflZ'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mac_muladd_6nhbi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_6nhbi_DSP48_2'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_6nhbi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mac_muladd_7sbhl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_7sbhl_DSP48_8'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_7sbhl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mac_muladd_9nbkl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_9nbkl_DSP48_9'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_9nbkl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mac_muladd_9sbll.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_9sbll_DSP48_10'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_9sbll'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mac_muladd_9sbom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_9sbom_DSP48_11'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mac_muladd_9sbom'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_max_pool_1_oub6t.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_max_pool_1_oub6t_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_max_pool_1_oub6t'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_max_pool_1_oucHz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_max_pool_1_oucHz_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_max_pool_1_oucHz'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_max_pool_1_oucjv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_max_pool_1_oucjv_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_max_pool_1_oucjv'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_max_pool_1_oucpw.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_max_pool_1_oucpw_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_max_pool_1_oucpw'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_max_pool_2_oueNU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_max_pool_2_oueNU_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_max_pool_2_oueNU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_max_pool_2_oueOU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_max_pool_2_oueOU_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_max_pool_2_oueOU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mul_mul_10s_1bgk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mul_mul_10s_1bgk_DSP48_7'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mul_mul_10s_1bgk'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mul_mul_14s_8bdk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mul_mul_14s_8bdk_DSP48_4'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mul_mul_14s_8bdk'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mul_mul_14s_9fYi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mul_mul_14s_9fYi_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mul_mul_14s_9fYi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mul_mul_8s_14bfk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mul_mul_8s_14bfk_DSP48_6'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mul_mul_8s_14bfk'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mul_mul_9s_14bek.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mul_mul_9s_14bek_DSP48_5'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mul_mul_9s_14bek'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mul_mul_9s_14g8j.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mul_mul_9s_14g8j_DSP48_1'
INFO: [VRFC 10-3107] analyzing entity 'cnn_mul_mul_9s_14g8j'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mux_134_14_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mux_134_14_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_mux_332_14_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_mux_332_14_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_prediction_V.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_prediction_V_ram'
INFO: [VRFC 10-3107] analyzing entity 'cnn_prediction_V'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_sdiv_22ns_14sbsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_sdiv_22ns_14sbsm_div_u'
INFO: [VRFC 10-3107] analyzing entity 'cnn_sdiv_22ns_14sbsm_div'
INFO: [VRFC 10-3107] analyzing entity 'cnn_sdiv_22ns_14sbsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_urem_3ns_3ns_fkZ.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_urem_3ns_3ns_fkZ_div_u'
INFO: [VRFC 10-3107] analyzing entity 'cnn_urem_3ns_3ns_fkZ_div'
INFO: [VRFC 10-3107] analyzing entity 'cnn_urem_3ns_3ns_fkZ'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_urem_4ns_3ns_bbk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_urem_4ns_3ns_bbk_div_u'
INFO: [VRFC 10-3107] analyzing entity 'cnn_urem_4ns_3ns_bbk_div'
INFO: [VRFC 10-3107] analyzing entity 'cnn_urem_4ns_3ns_bbk'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/cnn_urem_5ns_3ns_eOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnn_urem_5ns_3ns_eOg_div_u'
INFO: [VRFC 10-3107] analyzing entity 'cnn_urem_5ns_3ns_eOg_div'
INFO: [VRFC 10-3107] analyzing entity 'cnn_urem_5ns_3ns_eOg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_1_conv_1_biacud.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_1_conv_1_biacud_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_1_conv_1_biacud'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_1_conv_1_weibkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_1_conv_1_weibkb_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_1_conv_1_weibkb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_bia9j0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_bia9j0_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_bia9j0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_wei0iy.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei0iy_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei0iy'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_wei1iI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei1iI_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei1iI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_wei2iS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei2iS_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei2iS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_wei3i2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei3i2_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei3i2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_wei4jc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei4jc_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei4jc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_wei5jm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei5jm_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei5jm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_wei6jw.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei6jw_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei6jw'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_wei7jG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei7jG_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei7jG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_wei8jQ.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei8jQ_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_wei8jQ'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiAem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiAem_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiAem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weibak.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weibak_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weibak'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiBew.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiBew_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiBew'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiCeG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiCeG_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiCeG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiDeQ.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiDeQ_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiDeQ'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiEe0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiEe0_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiEe0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiFfa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiFfa_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiFfa'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiGfk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiGfk_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiGfk'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiHfu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiHfu_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiHfu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiibs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiibs_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiibs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiIfE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiIfE_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiIfE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weijbC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weijbC_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weijbC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiJfO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiJfO_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiJfO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weikbM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weikbM_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weikbM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiKfY.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiKfY_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiKfY'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weilbW.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weilbW_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weilbW'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiLf8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiLf8_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiLf8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weimb6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weimb6_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weimb6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiMgi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiMgi_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiMgi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weincg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weincg_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weincg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiNgs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiNgs_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiNgs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiocq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiocq_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiocq'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiOgC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiOgC_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiOgC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weipcA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weipcA_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weipcA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiPgM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiPgM_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiPgM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiqcK.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiqcK_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiqcK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiQgW.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiQgW_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiQgW'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weircU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weircU_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weircU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiRg6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiRg6_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiRg6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weisc4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weisc4_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weisc4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiShg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiShg_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiShg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weitde.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weitde_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weitde'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiThq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiThq_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiThq'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiudo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiudo_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiudo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiUhA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiUhA_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiUhA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weivdy.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weivdy_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weivdy'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiVhK.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiVhK_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiVhK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiwdI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiwdI_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiwdI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiWhU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiWhU_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiWhU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weixdS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weixdS_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weixdS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiXh4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiXh4_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiXh4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiyd2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiyd2_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiyd2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiYie.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiYie_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiYie'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weizec.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weizec_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weizec'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/conv_2_conv_2_weiZio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiZio_rom'
INFO: [VRFC 10-3107] analyzing entity 'conv_2_conv_2_weiZio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/dense_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dense_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/dense_1_dense_1_bbjl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dense_1_dense_1_bbjl_rom'
INFO: [VRFC 10-3107] analyzing entity 'dense_1_dense_1_bbjl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/dense_1_dense_1_wbil.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dense_1_dense_1_wbil_rom'
INFO: [VRFC 10-3107] analyzing entity 'dense_1_dense_1_wbil'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/dense_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dense_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/dense_2_dense_2_bbnm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dense_2_dense_2_bbnm_rom'
INFO: [VRFC 10-3107] analyzing entity 'dense_2_dense_2_bbnm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/dense_2_dense_2_wbml.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dense_2_dense_2_wbml_rom'
INFO: [VRFC 10-3107] analyzing entity 'dense_2_dense_2_wbml'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/dense_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dense_out'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/dense_out_dense_abvn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dense_out_dense_abvn_ram'
INFO: [VRFC 10-3107] analyzing entity 'dense_out_dense_abvn'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/dense_out_dense_obtn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dense_out_dense_obtn_rom'
INFO: [VRFC 10-3107] analyzing entity 'dense_out_dense_obtn'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/dense_out_dense_obun.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dense_out_dense_obun_rom'
INFO: [VRFC 10-3107] analyzing entity 'dense_out_dense_obun'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/exp_15_7_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'exp_15_7_s'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/exp_15_7_s_exp_x_bqm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'exp_15_7_s_exp_x_bqm_rom'
INFO: [VRFC 10-3107] analyzing entity 'exp_15_7_s_exp_x_bqm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/exp_15_7_s_exp_x_brm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'exp_15_7_s_exp_x_brm_rom'
INFO: [VRFC 10-3107] analyzing entity 'exp_15_7_s_exp_x_brm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/exp_15_7_s_f_x_lsbpm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'exp_15_7_s_f_x_lsbpm_rom'
INFO: [VRFC 10-3107] analyzing entity 'exp_15_7_s_f_x_lsbpm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/flat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flat'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/max_pool_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'max_pool_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/max_pool_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'max_pool_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1/sim/vhdl/soft_max.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'soft_max'
Starting static elaboration
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cnn_ap_dcmp_0_no_dsp_64.vhd:200]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cnn_ap_fpext_0_no_dsp_32.vhd:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg
Compiling package floating_point_v7_1_8.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling module work.glbl
Compiling architecture behave of entity xil_defaultlib.cnn_CRTL_BUS_s_axi [cnn_crtl_bus_s_axi_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_input_bxn_ram [\cnn_conv_1_input_bxn_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_input_bxn [cnn_conv_1_input_bxn_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_input_byn_ram [\cnn_conv_1_input_byn_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_input_byn [cnn_conv_1_input_byn_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_input_bBo_ram [\cnn_conv_1_input_bBo_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_input_bBo [cnn_conv_1_input_bbo_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_out_0_V_ram [\cnn_conv_1_out_0_V_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_out_0_V [cnn_conv_1_out_0_v_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_conv_1_out_c_bGp_ram [\cnn_conv_1_out_c_bGp_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.cnn_conv_1_out_c_bGp [cnn_conv_1_out_c_bgp_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_1_oub6t_ram [\cnn_max_pool_1_oub6t_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_1_oub6t [cnn_max_pool_1_oub6t_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_1_oucjv_ram [\cnn_max_pool_1_oucjv_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_1_oucjv [cnn_max_pool_1_oucjv_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_1_oucpw_ram [\cnn_max_pool_1_oucpw_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_1_oucpw [cnn_max_pool_1_oucpw_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_1_oucHz_ram [\cnn_max_pool_1_oucHz_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_1_oucHz [cnn_max_pool_1_ouchz_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_conv_2_out_V_ram [\cnn_conv_2_out_V_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.cnn_conv_2_out_V [cnn_conv_2_out_v_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_2_oueNU_ram [\cnn_max_pool_2_oueNU_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_2_oueNU [cnn_max_pool_2_ouenu_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_max_pool_2_oueOU_ram [\cnn_max_pool_2_oueOU_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.cnn_max_pool_2_oueOU [cnn_max_pool_2_oueou_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_flat_array_c_ePU_ram [\cnn_flat_array_c_ePU_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.cnn_flat_array_c_ePU [cnn_flat_array_c_epu_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_dense_1_out_V_ram [\cnn_dense_1_out_V_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.cnn_dense_1_out_V [cnn_dense_1_out_v_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_dense_1_out_cfeY_ram [\cnn_dense_1_out_cfeY_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.cnn_dense_1_out_cfeY [cnn_dense_1_out_cfey_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_dense_2_out_V_ram [\cnn_dense_2_out_V_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.cnn_dense_2_out_V [cnn_dense_2_out_v_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_prediction_V_ram [\cnn_prediction_V_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.cnn_prediction_V [cnn_prediction_v_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiibs_rom [conv_2_conv_2_weiibs_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiibs [conv_2_conv_2_weiibs_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weijbC_rom [conv_2_conv_2_weijbc_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weijbC [conv_2_conv_2_weijbc_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weikbM_rom [conv_2_conv_2_weikbm_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weikbM [conv_2_conv_2_weikbm_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weilbW_rom [conv_2_conv_2_weilbw_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weilbW [conv_2_conv_2_weilbw_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weimb6_rom [conv_2_conv_2_weimb6_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weimb6 [conv_2_conv_2_weimb6_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weincg_rom [conv_2_conv_2_weincg_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weincg [conv_2_conv_2_weincg_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiocq_rom [conv_2_conv_2_weiocq_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiocq [conv_2_conv_2_weiocq_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weipcA_rom [conv_2_conv_2_weipca_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weipcA [conv_2_conv_2_weipca_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiqcK_rom [conv_2_conv_2_weiqck_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiqcK [conv_2_conv_2_weiqck_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weircU_rom [conv_2_conv_2_weircu_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weircU [conv_2_conv_2_weircu_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weisc4_rom [conv_2_conv_2_weisc4_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weisc4 [conv_2_conv_2_weisc4_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weitde_rom [conv_2_conv_2_weitde_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weitde [conv_2_conv_2_weitde_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiudo_rom [conv_2_conv_2_weiudo_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiudo [conv_2_conv_2_weiudo_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weivdy_rom [conv_2_conv_2_weivdy_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weivdy [conv_2_conv_2_weivdy_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiwdI_rom [conv_2_conv_2_weiwdi_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiwdI [conv_2_conv_2_weiwdi_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weixdS_rom [conv_2_conv_2_weixds_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weixdS [conv_2_conv_2_weixds_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiyd2_rom [conv_2_conv_2_weiyd2_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiyd2 [conv_2_conv_2_weiyd2_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weizec_rom [conv_2_conv_2_weizec_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weizec [conv_2_conv_2_weizec_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiAem_rom [conv_2_conv_2_weiaem_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiAem [conv_2_conv_2_weiaem_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiBew_rom [conv_2_conv_2_weibew_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiBew [conv_2_conv_2_weibew_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiCeG_rom [conv_2_conv_2_weiceg_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiCeG [conv_2_conv_2_weiceg_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiDeQ_rom [conv_2_conv_2_weideq_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiDeQ [conv_2_conv_2_weideq_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiEe0_rom [conv_2_conv_2_weiee0_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiEe0 [conv_2_conv_2_weiee0_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiFfa_rom [conv_2_conv_2_weiffa_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiFfa [conv_2_conv_2_weiffa_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiGfk_rom [conv_2_conv_2_weigfk_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiGfk [conv_2_conv_2_weigfk_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiHfu_rom [conv_2_conv_2_weihfu_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiHfu [conv_2_conv_2_weihfu_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiIfE_rom [conv_2_conv_2_weiife_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiIfE [conv_2_conv_2_weiife_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiJfO_rom [conv_2_conv_2_weijfo_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiJfO [conv_2_conv_2_weijfo_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiKfY_rom [conv_2_conv_2_weikfy_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiKfY [conv_2_conv_2_weikfy_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiLf8_rom [conv_2_conv_2_weilf8_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiLf8 [conv_2_conv_2_weilf8_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiMgi_rom [conv_2_conv_2_weimgi_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiMgi [conv_2_conv_2_weimgi_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiNgs_rom [conv_2_conv_2_weings_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiNgs [conv_2_conv_2_weings_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiOgC_rom [conv_2_conv_2_weiogc_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiOgC [conv_2_conv_2_weiogc_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiPgM_rom [conv_2_conv_2_weipgm_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiPgM [conv_2_conv_2_weipgm_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiQgW_rom [conv_2_conv_2_weiqgw_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiQgW [conv_2_conv_2_weiqgw_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiRg6_rom [conv_2_conv_2_weirg6_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiRg6 [conv_2_conv_2_weirg6_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiShg_rom [conv_2_conv_2_weishg_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiShg [conv_2_conv_2_weishg_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiThq_rom [conv_2_conv_2_weithq_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiThq [conv_2_conv_2_weithq_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiUhA_rom [conv_2_conv_2_weiuha_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiUhA [conv_2_conv_2_weiuha_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiVhK_rom [conv_2_conv_2_weivhk_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiVhK [conv_2_conv_2_weivhk_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiWhU_rom [conv_2_conv_2_weiwhu_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiWhU [conv_2_conv_2_weiwhu_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiXh4_rom [conv_2_conv_2_weixh4_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiXh4 [conv_2_conv_2_weixh4_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiYie_rom [conv_2_conv_2_weiyie_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiYie [conv_2_conv_2_weiyie_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weiZio_rom [conv_2_conv_2_weizio_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weiZio [conv_2_conv_2_weizio_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei0iy_rom [conv_2_conv_2_wei0iy_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei0iy [conv_2_conv_2_wei0iy_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei1iI_rom [conv_2_conv_2_wei1ii_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei1iI [conv_2_conv_2_wei1ii_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei2iS_rom [conv_2_conv_2_wei2is_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei2iS [conv_2_conv_2_wei2is_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei3i2_rom [conv_2_conv_2_wei3i2_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei3i2 [conv_2_conv_2_wei3i2_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei4jc_rom [conv_2_conv_2_wei4jc_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei4jc [conv_2_conv_2_wei4jc_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei5jm_rom [conv_2_conv_2_wei5jm_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei5jm [conv_2_conv_2_wei5jm_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei6jw_rom [conv_2_conv_2_wei6jw_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei6jw [conv_2_conv_2_wei6jw_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei7jG_rom [conv_2_conv_2_wei7jg_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei7jG [conv_2_conv_2_wei7jg_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_wei8jQ_rom [conv_2_conv_2_wei8jq_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_wei8jQ [conv_2_conv_2_wei8jq_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_bia9j0_rom [conv_2_conv_2_bia9j0_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_bia9j0 [conv_2_conv_2_bia9j0_default]
Compiling architecture rtl of entity xil_defaultlib.conv_2_conv_2_weibak_rom [conv_2_conv_2_weibak_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_2_conv_2_weibak [conv_2_conv_2_weibak_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=22,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_8.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture cnn_ap_dcmp_0_no_dsp_64_arch of entity xil_defaultlib.cnn_ap_dcmp_0_no_dsp_64 [cnn_ap_dcmp_0_no_dsp_64_default]
Compiling architecture arch of entity xil_defaultlib.cnn_dcmp_64ns_64ndEe [cnn_dcmp_64ns_64ndee_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_urem_4ns_3ns_bbk_div_u [\cnn_urem_4ns_3ns_bbk_div_u(in0_...]
Compiling architecture rtl of entity xil_defaultlib.cnn_urem_4ns_3ns_bbk_div [\cnn_urem_4ns_3ns_bbk_div(in0_wi...]
Compiling architecture arch of entity xil_defaultlib.cnn_urem_4ns_3ns_bbk [\cnn_urem_4ns_3ns_bbk(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_5nbck_DSP48_3 [cnn_mac_muladd_5nbck_dsp48_3_def...]
Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_5nbck [\cnn_mac_muladd_5nbck(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_14s_8bdk_DSP48_4 [cnn_mul_mul_14s_8bdk_dsp48_4_def...]
Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_14s_8bdk [\cnn_mul_mul_14s_8bdk(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_9s_14bek_DSP48_5 [cnn_mul_mul_9s_14bek_dsp48_5_def...]
Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_9s_14bek [\cnn_mul_mul_9s_14bek(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_8s_14bfk_DSP48_6 [cnn_mul_mul_8s_14bfk_dsp48_6_def...]
Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_8s_14bfk [\cnn_mul_mul_8s_14bfk(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_10s_1bgk_DSP48_7 [cnn_mul_mul_10s_1bgk_dsp48_7_def...]
Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_10s_1bgk [\cnn_mul_mul_10s_1bgk(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_7sbhl_DSP48_8 [cnn_mac_muladd_7sbhl_dsp48_8_def...]
Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_7sbhl [\cnn_mac_muladd_7sbhl(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.conv_2 [conv_2_default]
Compiling architecture rtl of entity xil_defaultlib.conv_1_conv_1_weibkb_rom [conv_1_conv_1_weibkb_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_1_conv_1_weibkb [conv_1_conv_1_weibkb_default]
Compiling architecture rtl of entity xil_defaultlib.conv_1_conv_1_biacud_rom [conv_1_conv_1_biacud_rom_default]
Compiling architecture arch of entity xil_defaultlib.conv_1_conv_1_biacud [conv_1_conv_1_biacud_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_urem_5ns_3ns_eOg_div_u [\cnn_urem_5ns_3ns_eOg_div_u(in0_...]
Compiling architecture rtl of entity xil_defaultlib.cnn_urem_5ns_3ns_eOg_div [\cnn_urem_5ns_3ns_eOg_div(in0_wi...]
Compiling architecture arch of entity xil_defaultlib.cnn_urem_5ns_3ns_eOg [\cnn_urem_5ns_3ns_eOg(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_14s_9fYi_DSP48_0 [cnn_mul_mul_14s_9fyi_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_14s_9fYi [\cnn_mul_mul_14s_9fYi(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.cnn_mul_mul_9s_14g8j_DSP48_1 [cnn_mul_mul_9s_14g8j_dsp48_1_def...]
Compiling architecture arch of entity xil_defaultlib.cnn_mul_mul_9s_14g8j [\cnn_mul_mul_9s_14g8j(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_6nhbi_DSP48_2 [cnn_mac_muladd_6nhbi_dsp48_2_def...]
Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_6nhbi [\cnn_mac_muladd_6nhbi(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.conv_1 [conv_1_default]
Compiling architecture rtl of entity xil_defaultlib.dense_1_dense_1_wbil_rom [dense_1_dense_1_wbil_rom_default]
Compiling architecture arch of entity xil_defaultlib.dense_1_dense_1_wbil [dense_1_dense_1_wbil_default]
Compiling architecture rtl of entity xil_defaultlib.dense_1_dense_1_bbjl_rom [dense_1_dense_1_bbjl_rom_default]
Compiling architecture arch of entity xil_defaultlib.dense_1_dense_1_bbjl [dense_1_dense_1_bbjl_default]
Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_9nbkl_DSP48_9 [cnn_mac_muladd_9nbkl_dsp48_9_def...]
Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_9nbkl [\cnn_mac_muladd_9nbkl(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_9sbll_DSP48_10 [cnn_mac_muladd_9sbll_dsp48_10_de...]
Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_9sbll [\cnn_mac_muladd_9sbll(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.dense_1 [dense_1_default]
Compiling architecture behav of entity xil_defaultlib.max_pool_2 [max_pool_2_default]
Compiling architecture rtl of entity xil_defaultlib.dense_out_dense_obtn_rom [dense_out_dense_obtn_rom_default]
Compiling architecture arch of entity xil_defaultlib.dense_out_dense_obtn [dense_out_dense_obtn_default]
Compiling architecture rtl of entity xil_defaultlib.dense_out_dense_obun_rom [dense_out_dense_obun_rom_default]
Compiling architecture arch of entity xil_defaultlib.dense_out_dense_obun [dense_out_dense_obun_default]
Compiling architecture rtl of entity xil_defaultlib.dense_out_dense_abvn_ram [\dense_out_dense_abvn_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.dense_out_dense_abvn [dense_out_dense_abvn_default]
Compiling architecture rtl of entity xil_defaultlib.exp_15_7_s_f_x_lsbpm_rom [exp_15_7_s_f_x_lsbpm_rom_default]
Compiling architecture arch of entity xil_defaultlib.exp_15_7_s_f_x_lsbpm [exp_15_7_s_f_x_lsbpm_default]
Compiling architecture rtl of entity xil_defaultlib.exp_15_7_s_exp_x_bqm_rom [exp_15_7_s_exp_x_bqm_rom_default]
Compiling architecture arch of entity xil_defaultlib.exp_15_7_s_exp_x_bqm [exp_15_7_s_exp_x_bqm_default]
Compiling architecture rtl of entity xil_defaultlib.exp_15_7_s_exp_x_brm_rom [exp_15_7_s_exp_x_brm_rom_default]
Compiling architecture arch of entity xil_defaultlib.exp_15_7_s_exp_x_brm [exp_15_7_s_exp_x_brm_default]
Compiling architecture behav of entity xil_defaultlib.exp_15_7_s [exp_15_7_s_default]
Compiling architecture rtl of entity xil_defaultlib.cnn_sdiv_22ns_14sbsm_div_u [\cnn_sdiv_22ns_14sbsm_div_u(in0_...]
Compiling architecture rtl of entity xil_defaultlib.cnn_sdiv_22ns_14sbsm_div [\cnn_sdiv_22ns_14sbsm_div(in0_wi...]
Compiling architecture arch of entity xil_defaultlib.cnn_sdiv_22ns_14sbsm [\cnn_sdiv_22ns_14sbsm(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.soft_max [soft_max_default]
Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_13bwn_DSP48_12 [cnn_mac_muladd_13bwn_dsp48_12_de...]
Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_13bwn [\cnn_mac_muladd_13bwn(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.dense_out [dense_out_default]
Compiling architecture behav of entity xil_defaultlib.max_pool_1 [max_pool_1_default]
Compiling architecture rtl of entity xil_defaultlib.dense_2_dense_2_wbml_rom [dense_2_dense_2_wbml_rom_default]
Compiling architecture arch of entity xil_defaultlib.dense_2_dense_2_wbml [dense_2_dense_2_wbml_default]
Compiling architecture rtl of entity xil_defaultlib.dense_2_dense_2_bbnm_rom [dense_2_dense_2_bbnm_rom_default]
Compiling architecture arch of entity xil_defaultlib.dense_2_dense_2_bbnm [dense_2_dense_2_bbnm_default]
Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_9sbom_DSP48_11 [cnn_mac_muladd_9sbom_dsp48_11_de...]
Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_9sbom [\cnn_mac_muladd_9sbom(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.dense_2 [dense_2_default]
Compiling architecture behav of entity xil_defaultlib.flat [flat_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_8.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]
Compiling architecture cnn_ap_fpext_0_no_dsp_32_arch of entity xil_defaultlib.cnn_ap_fpext_0_no_dsp_32 [cnn_ap_fpext_0_no_dsp_32_default]
Compiling architecture arch of entity xil_defaultlib.cnn_fpext_32ns_64fjZ [\cnn_fpext_32ns_64fjZ(id=1)\]
Compiling architecture rtl of entity xil_defaultlib.cnn_urem_3ns_3ns_fkZ_div_u [\cnn_urem_3ns_3ns_fkZ_div_u(in0_...]
Compiling architecture rtl of entity xil_defaultlib.cnn_urem_3ns_3ns_fkZ_div [\cnn_urem_3ns_3ns_fkZ_div(in0_wi...]
Compiling architecture arch of entity xil_defaultlib.cnn_urem_3ns_3ns_fkZ [\cnn_urem_3ns_3ns_fkZ(id=1,num_s...]
Compiling architecture rtl of entity xil_defaultlib.cnn_mux_332_14_1_1 [\cnn_mux_332_14_1_1(id=1,din0_wi...]
Compiling architecture rtl of entity xil_defaultlib.cnn_mux_134_14_1_1 [\cnn_mux_134_14_1_1(id=1,din0_wi...]
Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_5nflZ_DSP48_13 [cnn_mac_muladd_5nflz_dsp48_13_de...]
Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_5nflZ [\cnn_mac_muladd_5nflZ(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.cnn_mac_muladd_4nfmZ_DSP48_14 [cnn_mac_muladd_4nfmz_dsp48_14_de...]
Compiling architecture arch of entity xil_defaultlib.cnn_mac_muladd_4nfmZ [\cnn_mac_muladd_4nfmZ(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.cnn [cnn_default]
Compiling architecture behav of entity xil_defaultlib.AESL_autobram_cnn_input [aesl_autobram_cnn_input_default]
Compiling architecture behav of entity xil_defaultlib.AESL_autobram_prediction_output [aesl_autobram_prediction_output_...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_CRTL_BUS [aesl_axi_slave_crtl_bus_default]
Compiling architecture behav of entity xil_defaultlib.apatb_cnn_top
Built simulation snapshot cnn
