-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/test/divider_ip_src_Divide_by_zero_handler_imag.vhd
-- Created: 2024-10-03 19:36:10
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: divider_ip_src_Divide_by_zero_handler_imag
-- Source Path: test/divider/Complex Divide HDL Optimized/ForEach - Complex Divide/Divide by zero handler imag
-- Hierarchy Level: 3
-- Model version: 1.59
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY divider_ip_src_Divide_by_zero_handler_imag IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        yIn                               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        yOut                              :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En10
        );
END divider_ip_src_Divide_by_zero_handler_imag;


ARCHITECTURE rtl OF divider_ip_src_Divide_by_zero_handler_imag IS

  -- Component Declarations
  COMPONENT divider_ip_src_Compare_To_Zero_block
    PORT( u                               :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : divider_ip_src_Compare_To_Zero_block
    USE ENTITY work.divider_ip_src_Compare_To_Zero_block(rtl);

  -- Signals
  SIGNAL Compare_To_Zero_out1             : std_logic;
  SIGNAL Delay13_out1                     : std_logic;
  SIGNAL switch_compare_1                 : std_logic;
  SIGNAL Constant3_out1                   : signed(15 DOWNTO 0);  -- sfix16_En10
  SIGNAL Constant4_out1                   : signed(15 DOWNTO 0);  -- sfix16_En10
  SIGNAL Switch_out1                      : signed(15 DOWNTO 0);  -- sfix16_En10
  SIGNAL Delay3_out1                      : signed(15 DOWNTO 0);  -- sfix16_En10

BEGIN
  u_Compare_To_Zero : divider_ip_src_Compare_To_Zero_block
    PORT MAP( u => yIn,  -- sfix16_En14
              y => Compare_To_Zero_out1
              );

  Delay13_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay13_out1 <= '0';
      ELSIF enb = '1' THEN
        Delay13_out1 <= Compare_To_Zero_out1;
      END IF;
    END IF;
  END PROCESS Delay13_process;


  
  switch_compare_1 <= '1' WHEN Delay13_out1 > '0' ELSE
      '0';

  Constant3_out1 <= to_signed(-16#8000#, 16);

  Constant4_out1 <= to_signed(16#7FFF#, 16);

  
  Switch_out1 <= Constant3_out1 WHEN switch_compare_1 = '0' ELSE
      Constant4_out1;

  Delay3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay3_out1 <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Delay3_out1 <= Switch_out1;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  yOut <= std_logic_vector(Delay3_out1);

END rtl;

