<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4900" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4900{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4900{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4900{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4900{left:208px;bottom:998px;letter-spacing:-0.15px;}
#t5_4900{left:567px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t6_4900{left:567px;bottom:981px;letter-spacing:-0.11px;}
#t7_4900{left:567px;bottom:964px;letter-spacing:-0.11px;}
#t8_4900{left:567px;bottom:947px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t9_4900{left:567px;bottom:930px;letter-spacing:-0.11px;}
#ta_4900{left:80px;bottom:906px;letter-spacing:-0.17px;}
#tb_4900{left:136px;bottom:906px;letter-spacing:-0.17px;}
#tc_4900{left:180px;bottom:906px;letter-spacing:-0.16px;}
#td_4900{left:400px;bottom:906px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#te_4900{left:400px;bottom:889px;letter-spacing:-0.11px;}
#tf_4900{left:475px;bottom:906px;letter-spacing:-0.14px;}
#tg_4900{left:567px;bottom:906px;letter-spacing:-0.12px;}
#th_4900{left:567px;bottom:885px;letter-spacing:-0.12px;}
#ti_4900{left:567px;bottom:868px;letter-spacing:-0.12px;}
#tj_4900{left:208px;bottom:843px;letter-spacing:-0.15px;}
#tk_4900{left:567px;bottom:843px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#tl_4900{left:567px;bottom:826px;letter-spacing:-0.11px;}
#tm_4900{left:567px;bottom:810px;letter-spacing:-0.11px;}
#tn_4900{left:567px;bottom:793px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#to_4900{left:567px;bottom:776px;letter-spacing:-0.11px;}
#tp_4900{left:80px;bottom:752px;letter-spacing:-0.17px;}
#tq_4900{left:136px;bottom:752px;letter-spacing:-0.17px;}
#tr_4900{left:180px;bottom:752px;letter-spacing:-0.16px;}
#ts_4900{left:400px;bottom:752px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#tt_4900{left:400px;bottom:735px;letter-spacing:-0.11px;}
#tu_4900{left:475px;bottom:752px;letter-spacing:-0.14px;}
#tv_4900{left:567px;bottom:752px;letter-spacing:-0.12px;}
#tw_4900{left:567px;bottom:730px;letter-spacing:-0.12px;}
#tx_4900{left:567px;bottom:713px;letter-spacing:-0.12px;}
#ty_4900{left:208px;bottom:689px;letter-spacing:-0.15px;}
#tz_4900{left:567px;bottom:689px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#t10_4900{left:567px;bottom:672px;letter-spacing:-0.11px;}
#t11_4900{left:567px;bottom:655px;letter-spacing:-0.11px;}
#t12_4900{left:567px;bottom:639px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t13_4900{left:567px;bottom:622px;letter-spacing:-0.11px;}
#t14_4900{left:80px;bottom:597px;letter-spacing:-0.16px;}
#t15_4900{left:136px;bottom:597px;letter-spacing:-0.17px;}
#t16_4900{left:180px;bottom:597px;letter-spacing:-0.13px;}
#t17_4900{left:400px;bottom:597px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t18_4900{left:476px;bottom:597px;letter-spacing:-0.13px;}
#t19_4900{left:567px;bottom:597px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1a_4900{left:567px;bottom:580px;letter-spacing:-0.12px;}
#t1b_4900{left:80px;bottom:556px;letter-spacing:-0.16px;}
#t1c_4900{left:136px;bottom:556px;letter-spacing:-0.17px;}
#t1d_4900{left:180px;bottom:556px;letter-spacing:-0.13px;}
#t1e_4900{left:400px;bottom:556px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t1f_4900{left:476px;bottom:556px;letter-spacing:-0.13px;}
#t1g_4900{left:567px;bottom:556px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_4900{left:567px;bottom:539px;letter-spacing:-0.12px;}
#t1i_4900{left:79px;bottom:515px;letter-spacing:-0.16px;}
#t1j_4900{left:137px;bottom:515px;letter-spacing:-0.18px;}
#t1k_4900{left:180px;bottom:515px;letter-spacing:-0.14px;}
#t1l_4900{left:400px;bottom:515px;letter-spacing:-0.09px;}
#t1m_4900{left:400px;bottom:498px;letter-spacing:-0.11px;}
#t1n_4900{left:475px;bottom:515px;letter-spacing:-0.12px;}
#t1o_4900{left:567px;bottom:515px;letter-spacing:-0.12px;}
#t1p_4900{left:567px;bottom:493px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t1q_4900{left:567px;bottom:472px;letter-spacing:-0.11px;}
#t1r_4900{left:567px;bottom:455px;letter-spacing:-0.11px;}
#t1s_4900{left:79px;bottom:431px;letter-spacing:-0.17px;}
#t1t_4900{left:136px;bottom:431px;letter-spacing:-0.18px;}
#t1u_4900{left:180px;bottom:431px;letter-spacing:-0.15px;}
#t1v_4900{left:400px;bottom:431px;letter-spacing:-0.09px;}
#t1w_4900{left:400px;bottom:414px;letter-spacing:-0.11px;}
#t1x_4900{left:475px;bottom:431px;letter-spacing:-0.13px;}
#t1y_4900{left:567px;bottom:431px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1z_4900{left:567px;bottom:409px;letter-spacing:-0.11px;}
#t20_4900{left:567px;bottom:393px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t21_4900{left:80px;bottom:368px;letter-spacing:-0.16px;}
#t22_4900{left:136px;bottom:368px;letter-spacing:-0.17px;}
#t23_4900{left:180px;bottom:368px;letter-spacing:-0.15px;}
#t24_4900{left:400px;bottom:368px;letter-spacing:-0.09px;}
#t25_4900{left:400px;bottom:351px;letter-spacing:-0.11px;}
#t26_4900{left:475px;bottom:368px;letter-spacing:-0.13px;}
#t27_4900{left:567px;bottom:368px;letter-spacing:-0.12px;}
#t28_4900{left:567px;bottom:347px;letter-spacing:-0.11px;}
#t29_4900{left:567px;bottom:330px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t2a_4900{left:79px;bottom:305px;letter-spacing:-0.16px;}
#t2b_4900{left:136px;bottom:305px;letter-spacing:-0.17px;}
#t2c_4900{left:180px;bottom:305px;letter-spacing:-0.15px;}
#t2d_4900{left:567px;bottom:305px;letter-spacing:-0.12px;}
#t2e_4900{left:400px;bottom:281px;letter-spacing:-0.05px;}
#t2f_4900{left:476px;bottom:281px;letter-spacing:-0.12px;}
#t2g_4900{left:567px;bottom:281px;letter-spacing:-0.11px;}
#t2h_4900{left:567px;bottom:264px;letter-spacing:-0.1px;word-spacing:-0.27px;}
#t2i_4900{left:567px;bottom:247px;letter-spacing:-0.11px;}
#t2j_4900{left:567px;bottom:231px;letter-spacing:-0.11px;}
#t2k_4900{left:400px;bottom:206px;letter-spacing:-0.11px;}
#t2l_4900{left:475px;bottom:206px;letter-spacing:-0.12px;}
#t2m_4900{left:567px;bottom:206px;letter-spacing:-0.11px;}
#t2n_4900{left:567px;bottom:189px;letter-spacing:-0.11px;}
#t2o_4900{left:567px;bottom:173px;letter-spacing:-0.11px;}
#t2p_4900{left:567px;bottom:156px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2q_4900{left:79px;bottom:131px;letter-spacing:-0.18px;}
#t2r_4900{left:136px;bottom:131px;letter-spacing:-0.18px;}
#t2s_4900{left:180px;bottom:131px;letter-spacing:-0.14px;}
#t2t_4900{left:400px;bottom:131px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t2u_4900{left:400px;bottom:114px;letter-spacing:-0.11px;}
#t2v_4900{left:475px;bottom:131px;letter-spacing:-0.12px;}
#t2w_4900{left:567px;bottom:131px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2x_4900{left:208px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2y_4900{left:294px;bottom:1086px;letter-spacing:0.12px;}
#t2z_4900{left:657px;bottom:1086px;letter-spacing:0.11px;}
#t30_4900{left:95px;bottom:1063px;letter-spacing:-0.12px;}
#t31_4900{left:96px;bottom:1046px;letter-spacing:-0.15px;}
#t32_4900{left:238px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t33_4900{left:235px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t34_4900{left:413px;bottom:1063px;letter-spacing:-0.12px;}
#t35_4900{left:414px;bottom:1046px;letter-spacing:-0.12px;}
#t36_4900{left:413px;bottom:1030px;letter-spacing:-0.11px;}
#t37_4900{left:491px;bottom:1063px;letter-spacing:-0.13px;}
#t38_4900{left:490px;bottom:1046px;letter-spacing:-0.15px;}
#t39_4900{left:534px;bottom:1053px;}
#t3a_4900{left:660px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t3b_4900{left:85px;bottom:1022px;letter-spacing:-0.14px;}
#t3c_4900{left:137px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4900{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4900{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4900{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4900{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4900{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4900{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4900" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4900Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4900" style="-webkit-user-select: none;"><object width="935" height="1210" data="4900/4900.svg" type="image/svg+xml" id="pdf4900" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4900" class="t s1_4900">2-378 </span><span id="t2_4900" class="t s1_4900">Vol. 4 </span>
<span id="t3_4900" class="t s2_4900">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4900" class="t s3_4900">63:0 </span><span id="t5_4900" class="t s3_4900">Registers R8-15 (and the associated state-save </span>
<span id="t6_4900" class="t s3_4900">MSRs) exist only in Intel 64 processors. These </span>
<span id="t7_4900" class="t s3_4900">registers contain valid information only when </span>
<span id="t8_4900" class="t s3_4900">the processor is operating in 64-bit mode at the </span>
<span id="t9_4900" class="t s3_4900">time of the error. </span>
<span id="ta_4900" class="t s3_4900">196H </span><span id="tb_4900" class="t s3_4900">406 </span><span id="tc_4900" class="t s3_4900">MSR_MCG_R14 </span><span id="td_4900" class="t s3_4900">0, 1, 2, 3, </span>
<span id="te_4900" class="t s3_4900">4, 6 </span>
<span id="tf_4900" class="t s3_4900">Unique </span><span id="tg_4900" class="t s3_4900">Machine Check R14 </span>
<span id="th_4900" class="t s3_4900">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="ti_4900" class="t s3_4900">Machine Check State MSRs.” </span>
<span id="tj_4900" class="t s3_4900">63:0 </span><span id="tk_4900" class="t s3_4900">Registers R8-15 (and the associated state-save </span>
<span id="tl_4900" class="t s3_4900">MSRs) exist only in Intel 64 processors. These </span>
<span id="tm_4900" class="t s3_4900">registers contain valid information only when </span>
<span id="tn_4900" class="t s3_4900">the processor is operating in 64-bit mode at the </span>
<span id="to_4900" class="t s3_4900">time of the error. </span>
<span id="tp_4900" class="t s3_4900">197H </span><span id="tq_4900" class="t s3_4900">407 </span><span id="tr_4900" class="t s3_4900">MSR_MCG_R15 </span><span id="ts_4900" class="t s3_4900">0, 1, 2, 3, </span>
<span id="tt_4900" class="t s3_4900">4, 6 </span>
<span id="tu_4900" class="t s3_4900">Unique </span><span id="tv_4900" class="t s3_4900">Machine Check R15 </span>
<span id="tw_4900" class="t s3_4900">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="tx_4900" class="t s3_4900">Machine Check State MSRs.” </span>
<span id="ty_4900" class="t s3_4900">63:0 </span><span id="tz_4900" class="t s3_4900">Registers R8-15 (and the associated state-save </span>
<span id="t10_4900" class="t s3_4900">MSRs) exist only in Intel 64 processors. These </span>
<span id="t11_4900" class="t s3_4900">registers contain valid information only when </span>
<span id="t12_4900" class="t s3_4900">the processor is operating in 64-bit mode at the </span>
<span id="t13_4900" class="t s3_4900">time of the error. </span>
<span id="t14_4900" class="t s3_4900">198H </span><span id="t15_4900" class="t s3_4900">408 </span><span id="t16_4900" class="t s3_4900">IA32_PERF_STATUS </span><span id="t17_4900" class="t s3_4900">3, 4, 6 </span><span id="t18_4900" class="t s3_4900">Unique </span><span id="t19_4900" class="t s3_4900">See Table 2-2. See Section 15.1, “Enhanced </span>
<span id="t1a_4900" class="t s3_4900">Intel Speedstep® Technology.” </span>
<span id="t1b_4900" class="t s3_4900">199H </span><span id="t1c_4900" class="t s3_4900">409 </span><span id="t1d_4900" class="t s3_4900">IA32_PERF_CTL </span><span id="t1e_4900" class="t s3_4900">3, 4, 6 </span><span id="t1f_4900" class="t s3_4900">Unique </span><span id="t1g_4900" class="t s3_4900">See Table 2-2. See Section 15.1, “Enhanced </span>
<span id="t1h_4900" class="t s3_4900">Intel Speedstep® Technology.” </span>
<span id="t1i_4900" class="t s3_4900">19AH </span><span id="t1j_4900" class="t s3_4900">410 </span><span id="t1k_4900" class="t s3_4900">IA32_CLOCK_MODULATION </span><span id="t1l_4900" class="t s3_4900">0, 1, 2, 3, </span>
<span id="t1m_4900" class="t s3_4900">4, 6 </span>
<span id="t1n_4900" class="t s3_4900">Unique </span><span id="t1o_4900" class="t s3_4900">Thermal Monitor Control (R/W) </span>
<span id="t1p_4900" class="t s3_4900">See Table 2-2. </span>
<span id="t1q_4900" class="t s3_4900">See Section 15.8.3, “Software Controlled Clock </span>
<span id="t1r_4900" class="t s3_4900">Modulation.” </span>
<span id="t1s_4900" class="t s3_4900">19BH </span><span id="t1t_4900" class="t s3_4900">411 </span><span id="t1u_4900" class="t s3_4900">IA32_THERM_INTERRUPT </span><span id="t1v_4900" class="t s3_4900">0, 1, 2, 3, </span>
<span id="t1w_4900" class="t s3_4900">4, 6 </span>
<span id="t1x_4900" class="t s3_4900">Unique </span><span id="t1y_4900" class="t s3_4900">Thermal Interrupt Control (R/W) </span>
<span id="t1z_4900" class="t s3_4900">See Section 15.8.2, “Thermal Monitor,” and </span>
<span id="t20_4900" class="t s3_4900">Table 2-2. </span>
<span id="t21_4900" class="t s3_4900">19CH </span><span id="t22_4900" class="t s3_4900">412 </span><span id="t23_4900" class="t s3_4900">IA32_THERM_STATUS </span><span id="t24_4900" class="t s3_4900">0, 1, 2, 3, </span>
<span id="t25_4900" class="t s3_4900">4, 6 </span>
<span id="t26_4900" class="t s3_4900">Shared </span><span id="t27_4900" class="t s3_4900">Thermal Monitor Status (R/W) </span>
<span id="t28_4900" class="t s3_4900">See Section 15.8.2, “Thermal Monitor,” and </span>
<span id="t29_4900" class="t s3_4900">Table 2-2. </span>
<span id="t2a_4900" class="t s3_4900">19DH </span><span id="t2b_4900" class="t s3_4900">413 </span><span id="t2c_4900" class="t s3_4900">MSR_THERM2_CTL </span><span id="t2d_4900" class="t s3_4900">Thermal Monitor 2 Control </span>
<span id="t2e_4900" class="t s3_4900">3, </span><span id="t2f_4900" class="t s3_4900">Shared </span><span id="t2g_4900" class="t s3_4900">For Family F, Model 3 processors: When read, </span>
<span id="t2h_4900" class="t s3_4900">specifies the value of the target TM2 transition </span>
<span id="t2i_4900" class="t s3_4900">last written. When set, it sets the next target </span>
<span id="t2j_4900" class="t s3_4900">value for TM2 transition. </span>
<span id="t2k_4900" class="t s3_4900">4, 6 </span><span id="t2l_4900" class="t s3_4900">Shared </span><span id="t2m_4900" class="t s3_4900">For Family F, Model 4 and Model 6 processors: </span>
<span id="t2n_4900" class="t s3_4900">When read, specifies the value of the target </span>
<span id="t2o_4900" class="t s3_4900">TM2 transition last written. Writes may cause </span>
<span id="t2p_4900" class="t s3_4900">#GP exceptions. </span>
<span id="t2q_4900" class="t s3_4900">1A0H </span><span id="t2r_4900" class="t s3_4900">416 </span><span id="t2s_4900" class="t s3_4900">IA32_MISC_ENABLE </span><span id="t2t_4900" class="t s3_4900">0, 1, 2, 3, </span>
<span id="t2u_4900" class="t s3_4900">4, 6 </span>
<span id="t2v_4900" class="t s3_4900">Shared </span><span id="t2w_4900" class="t s3_4900">Enable Miscellaneous Processor Features (R/W) </span>
<span id="t2x_4900" class="t s4_4900">Table 2-55. </span><span id="t2y_4900" class="t s4_4900">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t2z_4900" class="t s4_4900">(Contd.) </span>
<span id="t30_4900" class="t s5_4900">Register </span>
<span id="t31_4900" class="t s5_4900">Address </span>
<span id="t32_4900" class="t s5_4900">Register Name </span>
<span id="t33_4900" class="t s5_4900">Fields and Flags </span>
<span id="t34_4900" class="t s5_4900">Model </span>
<span id="t35_4900" class="t s5_4900">Avail- </span>
<span id="t36_4900" class="t s5_4900">ability </span>
<span id="t37_4900" class="t s5_4900">Shared/ </span>
<span id="t38_4900" class="t s5_4900">Unique </span>
<span id="t39_4900" class="t s6_4900">1 </span>
<span id="t3a_4900" class="t s5_4900">Bit Description </span>
<span id="t3b_4900" class="t s5_4900">Hex </span><span id="t3c_4900" class="t s5_4900">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
