{"vcs1":{"timestamp_begin":1682327892.319607666, "rt":1.10, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1682327893.460656864, "rt":1.57, "ut":0.20, "st":0.28}}
{"link":{"timestamp_begin":1682327895.056830875, "rt":2.41, "ut":0.06, "st":1.74}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682327892.022700221}
{"VCS_COMP_START_TIME": 1682327892.022700221}
{"VCS_COMP_END_TIME": 1682327898.400608284}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341304}}
{"stitch_vcselab": {"peak_mem": 238988}}
