{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697750866300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697750866305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 14:27:46 2023 " "Processing started: Thu Oct 19 14:27:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697750866305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750866305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task2_4 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task2_4 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750866305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697750866601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697750866601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combined_parts.v 1 1 " "Found 1 design units, including 1 entities, in source file combined_parts.v" { { "Info" "ISGN_ENTITY_NAME" "1 combined_parts " "Found entity 1: combined_parts" {  } { { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750873629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750873629 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 part2.sv(13) " "Verilog HDL Expression warning at part2.sv(13): truncated literal to match 15 bits" {  } { { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697750873630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.sv 1 1 " "Found 1 design units, including 1 entities, in source file part2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750873630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750873630 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "combined_parts " "Elaborating entity \"combined_parts\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697750873876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part2 part2:p2 " "Elaborating entity \"part2\" for hierarchy \"part2:p2\"" {  } { { "combined_parts.v" "p2" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750873916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 part2.sv(12) " "Verilog HDL assignment warning at part2.sv(12): truncated value with size 32 to match size of target (15)" {  } { { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697750873917 "|combined_parts|part2:p2"}
{ "Warning" "WSGN_SEARCH_FILE" "c4.v 1 1 " "Using design file c4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 C4 " "Found entity 1: C4" {  } { { "c4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/c4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750873933 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697750873933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C4 part2:p2\|C4:tone " "Elaborating entity \"C4\" for hierarchy \"part2:p2\|C4:tone\"" {  } { { "part2.sv" "tone" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750873933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram part2:p2\|C4:tone\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\"" {  } { { "C4.v" "altsyncram_component" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "part2:p2\|C4:tone\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\"" {  } { { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "part2:p2\|C4:tone\|altsyncram:altsyncram_component " "Instantiated megafunction \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file note_data.mif " "Parameter \"init_file\" = \"note_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 48000 " "Parameter \"numwords_a\" = \"48000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874111 ""}  } { { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697750874111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0rh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0rh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0rh1 " "Found entity 1: altsyncram_0rh1" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750874196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0rh1 part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated " "Elaborating entity \"altsyncram_0rh1\" for hierarchy \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_41a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_41a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_41a " "Found entity 1: decode_41a" {  } { { "db/decode_41a.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/decode_41a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750874237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_41a part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|decode_41a:rden_decode " "Elaborating entity \"decode_41a\" for hierarchy \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|decode_41a:rden_decode\"" {  } { { "db/altsyncram_0rh1.tdf" "rden_decode" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750874282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_0rh1.tdf" "mux2" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874283 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.v 1 1 " "Using design file clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874295 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697750874295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "combined_parts.v" "my_clock_gen" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874381 ""}  } { { "clock_generator.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697750874381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_1uu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_1uu1 " "Found entity 1: altpll_1uu1" {  } { { "db/altpll_1uu1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altpll_1uu1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750874423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_1uu1 clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated " "Elaborating entity \"altpll_1uu1\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|altpll_1uu1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874424 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_and_video_config.v 1 1 " "Using design file audio_and_video_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "audio_and_video_config.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874433 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697750874433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "combined_parts.v" "cfg" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_slow_clock_generator.v 1 1 " "Using design file altera_up_slow_clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "altera_up_slow_clock_generator.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874441 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697750874441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "audio_and_video_config.v" "Clock_Generator_400KHz" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_i2c_av_auto_initialize.v 1 1 " "Using design file altera_up_i2c_av_auto_initialize.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_i2c_av_auto_initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874449 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697750874449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "audio_and_video_config.v" "Auto_Initialize" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874450 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_i2c.v 1 1 " "Using design file altera_up_i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "altera_up_i2c.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_i2c.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874459 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697750874459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "audio_and_video_config.v" "I2C_Controller" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_codec.v 1 1 " "Using design file audio_codec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697750874469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "combined_parts.v" "codec" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874470 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_clock_edge.v 1 1 " "Using design file altera_up_clock_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "altera_up_clock_edge.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_clock_edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697750874478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio_codec.v" "Bit_Clock_Edges" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874478 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_in_deserializer.v 1 1 " "Using design file altera_up_audio_in_deserializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_audio_in_deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874486 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697750874486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio_codec.v" "Audio_In_Deserializer" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874486 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_bit_counter.v 1 1 " "Using design file altera_up_audio_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "altera_up_audio_bit_counter.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_audio_bit_counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874495 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697750874495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_audio_in_deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874495 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_sync_fifo.v 1 1 " "Using design file altera_up_sync_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "altera_up_sync_fifo.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_sync_fifo.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874502 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697750874502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_audio_in_deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_sync_fifo.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_sync_fifo.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697750874678 ""}  } { { "altera_up_sync_fifo.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_sync_fifo.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697750874678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8ba1 " "Found entity 1: scfifo_8ba1" {  } { { "db/scfifo_8ba1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/scfifo_8ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750874714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8ba1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated " "Elaborating entity \"scfifo_8ba1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r2a1 " "Found entity 1: a_dpfifo_r2a1" {  } { { "db/a_dpfifo_r2a1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/a_dpfifo_r2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750874723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r2a1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo " "Elaborating entity \"a_dpfifo_r2a1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\"" {  } { { "db/scfifo_8ba1.tdf" "dpfifo" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/scfifo_8ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3i1 " "Found entity 1: altsyncram_p3i1" {  } { { "db/altsyncram_p3i1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_p3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750874757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3i1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram " "Elaborating entity \"altsyncram_p3i1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|altsyncram_p3i1:FIFOram\"" {  } { { "db/a_dpfifo_r2a1.tdf" "FIFOram" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/a_dpfifo_r2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750874797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r2a1.tdf" "almost_full_comparer" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/a_dpfifo_r2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_r2a1.tdf" "three_comparison" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/a_dpfifo_r2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750874838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_r2a1.tdf" "rd_ptr_msb" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/a_dpfifo_r2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750874870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_r2a1.tdf" "usedw_counter" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/a_dpfifo_r2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750874903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750874903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_8ba1:auto_generated\|a_dpfifo_r2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_r2a1.tdf" "wr_ptr" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/a_dpfifo_r2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750874903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_out_serializer.v 1 1 " "Using design file altera_up_audio_out_serializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "altera_up_audio_out_serializer.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_audio_out_serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750875033 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697750875033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio_codec.v" "Audio_Out_Serializer" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750875033 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1697750875330 "|combined_parts|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a96 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a97 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2177 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a98 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2199 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a99 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a100 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a101 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a102 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a103 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a104 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a105 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a106 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a107 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a108 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a109 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a110 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2463 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a111 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a112 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2507 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a113 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a114 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2551 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a115 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a116 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a117 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a118 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2639 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a119 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a120 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2683 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a121 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2705 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a122 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a123 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a124 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2771 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a125 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2793 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a126 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a127 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2837 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a128 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2859 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a129 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a130 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a131 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2925 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a132 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a133 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a134 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 2991 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a135 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a136 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 3035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a137 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 3057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a138 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a139 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 3101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a140 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 3123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a141 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 3145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a142 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 3167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a143 " "Synthesized away node \"part2:p2\|C4:tone\|altsyncram:altsyncram_component\|altsyncram_0rh1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_0rh1.tdf" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/db/altsyncram_0rh1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "C4.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/C4.v" 82 0 0 } } { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 19 0 0 } } { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750875466 "|combined_parts|part2:p2|C4:tone|altsyncram:altsyncram_component|altsyncram_0rh1:auto_generated|ram_block1a143"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1697750875466 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1697750875466 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0 " "RAM logic \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "altera_up_i2c_av_auto_initialize.v" "Ram0" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/altera_up_i2c_av_auto_initialize.v" 305 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1697750875756 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1697750875756 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697750876071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697750876339 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697750876662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697750877072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697750877072 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750877463 "|combined_parts|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750877463 "|combined_parts|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750877463 "|combined_parts|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750877463 "|combined_parts|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750877463 "|combined_parts|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750877463 "|combined_parts|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750877463 "|combined_parts|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750877463 "|combined_parts|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697750877463 "|combined_parts|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697750877463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "749 " "Implemented 749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697750877465 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697750877465 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1697750877465 ""} { "Info" "ICUT_CUT_TM_LCELLS" "535 " "Implemented 535 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697750877465 ""} { "Info" "ICUT_CUT_TM_RAMS" "192 " "Implemented 192 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1697750877465 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1697750877465 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697750877465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697750877497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 14:27:57 2023 " "Processing ended: Thu Oct 19 14:27:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697750877497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697750877497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697750877497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750877497 ""}
