$date
	Wed May 24 23:19:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module firstStage $end
$var wire 64 ! uprime [63:0] $end
$var wire 65 " v1 [64:0] $end
$var wire 64 # lnmu [63:0] $end
$var reg 32 $ mu1 [31:0] $end
$var reg 1 % reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
bx $
bx #
bx "
b10011001100110111111110101101000 !
$end
#10
b100110100011010110011001011001010110100000 "
b10000000100 #
b1010111010100011110 $
0%
#20
1%
#30
0%
#40
1%
#50
0%
#60
1%
#70
