$comment
	File created using the following command:
		vcd file aula05.msim.vcd -direction
$end
$date
	Wed Sep 21 21:32:15 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula05_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " DECODER_CMD [11] $end
$var wire 1 # DECODER_CMD [10] $end
$var wire 1 $ DECODER_CMD [9] $end
$var wire 1 % DECODER_CMD [8] $end
$var wire 1 & DECODER_CMD [7] $end
$var wire 1 ' DECODER_CMD [6] $end
$var wire 1 ( DECODER_CMD [5] $end
$var wire 1 ) DECODER_CMD [4] $end
$var wire 1 * DECODER_CMD [3] $end
$var wire 1 + DECODER_CMD [2] $end
$var wire 1 , DECODER_CMD [1] $end
$var wire 1 - DECODER_CMD [0] $end
$var wire 1 . HEX0 [6] $end
$var wire 1 / HEX0 [5] $end
$var wire 1 0 HEX0 [4] $end
$var wire 1 1 HEX0 [3] $end
$var wire 1 2 HEX0 [2] $end
$var wire 1 3 HEX0 [1] $end
$var wire 1 4 HEX0 [0] $end
$var wire 1 5 HEX1 [6] $end
$var wire 1 6 HEX1 [5] $end
$var wire 1 7 HEX1 [4] $end
$var wire 1 8 HEX1 [3] $end
$var wire 1 9 HEX1 [2] $end
$var wire 1 : HEX1 [1] $end
$var wire 1 ; HEX1 [0] $end
$var wire 1 < HEX2 [6] $end
$var wire 1 = HEX2 [5] $end
$var wire 1 > HEX2 [4] $end
$var wire 1 ? HEX2 [3] $end
$var wire 1 @ HEX2 [2] $end
$var wire 1 A HEX2 [1] $end
$var wire 1 B HEX2 [0] $end
$var wire 1 C HEX3 [6] $end
$var wire 1 D HEX3 [5] $end
$var wire 1 E HEX3 [4] $end
$var wire 1 F HEX3 [3] $end
$var wire 1 G HEX3 [2] $end
$var wire 1 H HEX3 [1] $end
$var wire 1 I HEX3 [0] $end
$var wire 1 J HEX4 [6] $end
$var wire 1 K HEX4 [5] $end
$var wire 1 L HEX4 [4] $end
$var wire 1 M HEX4 [3] $end
$var wire 1 N HEX4 [2] $end
$var wire 1 O HEX4 [1] $end
$var wire 1 P HEX4 [0] $end
$var wire 1 Q HEX5 [6] $end
$var wire 1 R HEX5 [5] $end
$var wire 1 S HEX5 [4] $end
$var wire 1 T HEX5 [3] $end
$var wire 1 U HEX5 [2] $end
$var wire 1 V HEX5 [1] $end
$var wire 1 W HEX5 [0] $end
$var wire 1 X KEY [3] $end
$var wire 1 Y KEY [2] $end
$var wire 1 Z KEY [1] $end
$var wire 1 [ KEY [0] $end
$var wire 1 \ LEDR [9] $end
$var wire 1 ] LEDR [8] $end
$var wire 1 ^ LEDR [7] $end
$var wire 1 _ LEDR [6] $end
$var wire 1 ` LEDR [5] $end
$var wire 1 a LEDR [4] $end
$var wire 1 b LEDR [3] $end
$var wire 1 c LEDR [2] $end
$var wire 1 d LEDR [1] $end
$var wire 1 e LEDR [0] $end
$var wire 1 f PC_OUT [8] $end
$var wire 1 g PC_OUT [7] $end
$var wire 1 h PC_OUT [6] $end
$var wire 1 i PC_OUT [5] $end
$var wire 1 j PC_OUT [4] $end
$var wire 1 k PC_OUT [3] $end
$var wire 1 l PC_OUT [2] $end
$var wire 1 m PC_OUT [1] $end
$var wire 1 n PC_OUT [0] $end
$var wire 1 o SW [9] $end
$var wire 1 p SW [8] $end
$var wire 1 q SW [7] $end
$var wire 1 r SW [6] $end
$var wire 1 s SW [5] $end
$var wire 1 t SW [4] $end
$var wire 1 u SW [3] $end
$var wire 1 v SW [2] $end
$var wire 1 w SW [1] $end
$var wire 1 x SW [0] $end

$scope module i1 $end
$var wire 1 y gnd $end
$var wire 1 z vcc $end
$var wire 1 { unknown $end
$var wire 1 | devoe $end
$var wire 1 } devclrn $end
$var wire 1 ~ devpor $end
$var wire 1 !! ww_devoe $end
$var wire 1 "! ww_devclrn $end
$var wire 1 #! ww_devpor $end
$var wire 1 $! ww_CLOCK_50 $end
$var wire 1 %! ww_KEY [3] $end
$var wire 1 &! ww_KEY [2] $end
$var wire 1 '! ww_KEY [1] $end
$var wire 1 (! ww_KEY [0] $end
$var wire 1 )! ww_SW [9] $end
$var wire 1 *! ww_SW [8] $end
$var wire 1 +! ww_SW [7] $end
$var wire 1 ,! ww_SW [6] $end
$var wire 1 -! ww_SW [5] $end
$var wire 1 .! ww_SW [4] $end
$var wire 1 /! ww_SW [3] $end
$var wire 1 0! ww_SW [2] $end
$var wire 1 1! ww_SW [1] $end
$var wire 1 2! ww_SW [0] $end
$var wire 1 3! ww_HEX0 [6] $end
$var wire 1 4! ww_HEX0 [5] $end
$var wire 1 5! ww_HEX0 [4] $end
$var wire 1 6! ww_HEX0 [3] $end
$var wire 1 7! ww_HEX0 [2] $end
$var wire 1 8! ww_HEX0 [1] $end
$var wire 1 9! ww_HEX0 [0] $end
$var wire 1 :! ww_HEX1 [6] $end
$var wire 1 ;! ww_HEX1 [5] $end
$var wire 1 <! ww_HEX1 [4] $end
$var wire 1 =! ww_HEX1 [3] $end
$var wire 1 >! ww_HEX1 [2] $end
$var wire 1 ?! ww_HEX1 [1] $end
$var wire 1 @! ww_HEX1 [0] $end
$var wire 1 A! ww_HEX2 [6] $end
$var wire 1 B! ww_HEX2 [5] $end
$var wire 1 C! ww_HEX2 [4] $end
$var wire 1 D! ww_HEX2 [3] $end
$var wire 1 E! ww_HEX2 [2] $end
$var wire 1 F! ww_HEX2 [1] $end
$var wire 1 G! ww_HEX2 [0] $end
$var wire 1 H! ww_HEX3 [6] $end
$var wire 1 I! ww_HEX3 [5] $end
$var wire 1 J! ww_HEX3 [4] $end
$var wire 1 K! ww_HEX3 [3] $end
$var wire 1 L! ww_HEX3 [2] $end
$var wire 1 M! ww_HEX3 [1] $end
$var wire 1 N! ww_HEX3 [0] $end
$var wire 1 O! ww_HEX4 [6] $end
$var wire 1 P! ww_HEX4 [5] $end
$var wire 1 Q! ww_HEX4 [4] $end
$var wire 1 R! ww_HEX4 [3] $end
$var wire 1 S! ww_HEX4 [2] $end
$var wire 1 T! ww_HEX4 [1] $end
$var wire 1 U! ww_HEX4 [0] $end
$var wire 1 V! ww_HEX5 [6] $end
$var wire 1 W! ww_HEX5 [5] $end
$var wire 1 X! ww_HEX5 [4] $end
$var wire 1 Y! ww_HEX5 [3] $end
$var wire 1 Z! ww_HEX5 [2] $end
$var wire 1 [! ww_HEX5 [1] $end
$var wire 1 \! ww_HEX5 [0] $end
$var wire 1 ]! ww_PC_OUT [8] $end
$var wire 1 ^! ww_PC_OUT [7] $end
$var wire 1 _! ww_PC_OUT [6] $end
$var wire 1 `! ww_PC_OUT [5] $end
$var wire 1 a! ww_PC_OUT [4] $end
$var wire 1 b! ww_PC_OUT [3] $end
$var wire 1 c! ww_PC_OUT [2] $end
$var wire 1 d! ww_PC_OUT [1] $end
$var wire 1 e! ww_PC_OUT [0] $end
$var wire 1 f! ww_LEDR [9] $end
$var wire 1 g! ww_LEDR [8] $end
$var wire 1 h! ww_LEDR [7] $end
$var wire 1 i! ww_LEDR [6] $end
$var wire 1 j! ww_LEDR [5] $end
$var wire 1 k! ww_LEDR [4] $end
$var wire 1 l! ww_LEDR [3] $end
$var wire 1 m! ww_LEDR [2] $end
$var wire 1 n! ww_LEDR [1] $end
$var wire 1 o! ww_LEDR [0] $end
$var wire 1 p! ww_DECODER_CMD [11] $end
$var wire 1 q! ww_DECODER_CMD [10] $end
$var wire 1 r! ww_DECODER_CMD [9] $end
$var wire 1 s! ww_DECODER_CMD [8] $end
$var wire 1 t! ww_DECODER_CMD [7] $end
$var wire 1 u! ww_DECODER_CMD [6] $end
$var wire 1 v! ww_DECODER_CMD [5] $end
$var wire 1 w! ww_DECODER_CMD [4] $end
$var wire 1 x! ww_DECODER_CMD [3] $end
$var wire 1 y! ww_DECODER_CMD [2] $end
$var wire 1 z! ww_DECODER_CMD [1] $end
$var wire 1 {! ww_DECODER_CMD [0] $end
$var wire 1 |! \KEY[1]~input_o\ $end
$var wire 1 }! \KEY[2]~input_o\ $end
$var wire 1 ~! \KEY[3]~input_o\ $end
$var wire 1 !" \SW[0]~input_o\ $end
$var wire 1 "" \SW[1]~input_o\ $end
$var wire 1 #" \SW[2]~input_o\ $end
$var wire 1 $" \SW[3]~input_o\ $end
$var wire 1 %" \SW[4]~input_o\ $end
$var wire 1 &" \SW[5]~input_o\ $end
$var wire 1 '" \SW[6]~input_o\ $end
$var wire 1 (" \SW[7]~input_o\ $end
$var wire 1 )" \SW[8]~input_o\ $end
$var wire 1 *" \HEX0[0]~output_o\ $end
$var wire 1 +" \HEX0[1]~output_o\ $end
$var wire 1 ," \HEX0[2]~output_o\ $end
$var wire 1 -" \HEX0[3]~output_o\ $end
$var wire 1 ." \HEX0[4]~output_o\ $end
$var wire 1 /" \HEX0[5]~output_o\ $end
$var wire 1 0" \HEX0[6]~output_o\ $end
$var wire 1 1" \HEX1[0]~output_o\ $end
$var wire 1 2" \HEX1[1]~output_o\ $end
$var wire 1 3" \HEX1[2]~output_o\ $end
$var wire 1 4" \HEX1[3]~output_o\ $end
$var wire 1 5" \HEX1[4]~output_o\ $end
$var wire 1 6" \HEX1[5]~output_o\ $end
$var wire 1 7" \HEX1[6]~output_o\ $end
$var wire 1 8" \HEX2[0]~output_o\ $end
$var wire 1 9" \HEX2[1]~output_o\ $end
$var wire 1 :" \HEX2[2]~output_o\ $end
$var wire 1 ;" \HEX2[3]~output_o\ $end
$var wire 1 <" \HEX2[4]~output_o\ $end
$var wire 1 =" \HEX2[5]~output_o\ $end
$var wire 1 >" \HEX2[6]~output_o\ $end
$var wire 1 ?" \HEX3[0]~output_o\ $end
$var wire 1 @" \HEX3[1]~output_o\ $end
$var wire 1 A" \HEX3[2]~output_o\ $end
$var wire 1 B" \HEX3[3]~output_o\ $end
$var wire 1 C" \HEX3[4]~output_o\ $end
$var wire 1 D" \HEX3[5]~output_o\ $end
$var wire 1 E" \HEX3[6]~output_o\ $end
$var wire 1 F" \HEX4[0]~output_o\ $end
$var wire 1 G" \HEX4[1]~output_o\ $end
$var wire 1 H" \HEX4[2]~output_o\ $end
$var wire 1 I" \HEX4[3]~output_o\ $end
$var wire 1 J" \HEX4[4]~output_o\ $end
$var wire 1 K" \HEX4[5]~output_o\ $end
$var wire 1 L" \HEX4[6]~output_o\ $end
$var wire 1 M" \HEX5[0]~output_o\ $end
$var wire 1 N" \HEX5[1]~output_o\ $end
$var wire 1 O" \HEX5[2]~output_o\ $end
$var wire 1 P" \HEX5[3]~output_o\ $end
$var wire 1 Q" \HEX5[4]~output_o\ $end
$var wire 1 R" \HEX5[5]~output_o\ $end
$var wire 1 S" \HEX5[6]~output_o\ $end
$var wire 1 T" \PC_OUT[0]~output_o\ $end
$var wire 1 U" \PC_OUT[1]~output_o\ $end
$var wire 1 V" \PC_OUT[2]~output_o\ $end
$var wire 1 W" \PC_OUT[3]~output_o\ $end
$var wire 1 X" \PC_OUT[4]~output_o\ $end
$var wire 1 Y" \PC_OUT[5]~output_o\ $end
$var wire 1 Z" \PC_OUT[6]~output_o\ $end
$var wire 1 [" \PC_OUT[7]~output_o\ $end
$var wire 1 \" \PC_OUT[8]~output_o\ $end
$var wire 1 ]" \LEDR[0]~output_o\ $end
$var wire 1 ^" \LEDR[1]~output_o\ $end
$var wire 1 _" \LEDR[2]~output_o\ $end
$var wire 1 `" \LEDR[3]~output_o\ $end
$var wire 1 a" \LEDR[4]~output_o\ $end
$var wire 1 b" \LEDR[5]~output_o\ $end
$var wire 1 c" \LEDR[6]~output_o\ $end
$var wire 1 d" \LEDR[7]~output_o\ $end
$var wire 1 e" \LEDR[8]~output_o\ $end
$var wire 1 f" \LEDR[9]~output_o\ $end
$var wire 1 g" \DECODER_CMD[0]~output_o\ $end
$var wire 1 h" \DECODER_CMD[1]~output_o\ $end
$var wire 1 i" \DECODER_CMD[2]~output_o\ $end
$var wire 1 j" \DECODER_CMD[3]~output_o\ $end
$var wire 1 k" \DECODER_CMD[4]~output_o\ $end
$var wire 1 l" \DECODER_CMD[5]~output_o\ $end
$var wire 1 m" \DECODER_CMD[6]~output_o\ $end
$var wire 1 n" \DECODER_CMD[7]~output_o\ $end
$var wire 1 o" \DECODER_CMD[8]~output_o\ $end
$var wire 1 p" \DECODER_CMD[9]~output_o\ $end
$var wire 1 q" \DECODER_CMD[10]~output_o\ $end
$var wire 1 r" \DECODER_CMD[11]~output_o\ $end
$var wire 1 s" \KEY[0]~input_o\ $end
$var wire 1 t" \CLOCK_50~input_o\ $end
$var wire 1 u" \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 v" \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 w" \gravar:detectorSub0|saida~combout\ $end
$var wire 1 x" \ROM1|memROM~0_combout\ $end
$var wire 1 y" \ROM1|memROM~1_combout\ $end
$var wire 1 z" \incrementaPC|Add0~6\ $end
$var wire 1 {" \incrementaPC|Add0~10\ $end
$var wire 1 |" \incrementaPC|Add0~14\ $end
$var wire 1 }" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 ~" \ROM1|memROM~12_combout\ $end
$var wire 1 !# \ROM1|memROM~13_combout\ $end
$var wire 1 "# \ROM1|memROM~14_combout\ $end
$var wire 1 ## \DECODER_INSTRU|saida~8_combout\ $end
$var wire 1 $# \MUX2|MUX_OUT[3]~4_combout\ $end
$var wire 1 %# \ROM1|memROM~2_combout\ $end
$var wire 1 &# \ROM1|memROM~3_combout\ $end
$var wire 1 '# \incrementaPC|Add0~13_sumout\ $end
$var wire 1 (# \MUX2|MUX_OUT[2]~3_combout\ $end
$var wire 1 )# \ROM1|memROM~6_combout\ $end
$var wire 1 *# \HEX2_SEVENSEG|rascSaida7seg[1]~0_combout\ $end
$var wire 1 +# \incrementaPC|Add0~9_sumout\ $end
$var wire 1 ,# \MUX2|MUX_OUT[1]~2_combout\ $end
$var wire 1 -# \ROM1|memROM~11_combout\ $end
$var wire 1 .# \ROM1|memROM~15_combout\ $end
$var wire 1 /# \DECODER_INSTRU|saida[5]~10_combout\ $end
$var wire 1 0# \ROM1|memROM~16_combout\ $end
$var wire 1 1# \DECODER_INSTRU|Equal5~0_combout\ $end
$var wire 1 2# \RAM1|ram~161_combout\ $end
$var wire 1 3# \RAM1|ram~20_q\ $end
$var wire 1 4# \RAM1|ram~145_combout\ $end
$var wire 1 5# \RAM1|ram~146_combout\ $end
$var wire 1 6# \ROM1|memROM~9_combout\ $end
$var wire 1 7# \ROM1|memROM~8_combout\ $end
$var wire 1 8# \ROM1|memROM~10_combout\ $end
$var wire 1 9# \ROM1|memROM~4_combout\ $end
$var wire 1 :# \ROM1|memROM~7_combout\ $end
$var wire 1 ;# \ULA1|Add0~5_sumout\ $end
$var wire 1 <# \DECODER_INSTRU|saida[4]~5_combout\ $end
$var wire 1 =# \ULA1|Add1~34_cout\ $end
$var wire 1 ># \ULA1|Add1~5_sumout\ $end
$var wire 1 ?# \ULA1|saida[0]~1_combout\ $end
$var wire 1 @# \DECODER_INSTRU|saida[3]~4_combout\ $end
$var wire 1 A# \RAM1|ram~17_q\ $end
$var wire 1 B# \RAM1|ram~147_combout\ $end
$var wire 1 C# \RAM1|ram~148_combout\ $end
$var wire 1 D# \ULA1|Add0~6\ $end
$var wire 1 E# \ULA1|Add0~9_sumout\ $end
$var wire 1 F# \ULA1|Add1~6\ $end
$var wire 1 G# \ULA1|Add1~9_sumout\ $end
$var wire 1 H# \ULA1|saida[1]~2_combout\ $end
$var wire 1 I# \RAM1|ram~18_q\ $end
$var wire 1 J# \RAM1|ram~149_combout\ $end
$var wire 1 K# \RAM1|ram~150_combout\ $end
$var wire 1 L# \ULA1|Add0~10\ $end
$var wire 1 M# \ULA1|Add0~13_sumout\ $end
$var wire 1 N# \ULA1|Add1~10\ $end
$var wire 1 O# \ULA1|Add1~13_sumout\ $end
$var wire 1 P# \ULA1|saida[2]~3_combout\ $end
$var wire 1 Q# \RAM1|ram~19_q\ $end
$var wire 1 R# \RAM1|ram~151_combout\ $end
$var wire 1 S# \RAM1|ram~152_combout\ $end
$var wire 1 T# \ULA1|Add0~14\ $end
$var wire 1 U# \ULA1|Add0~2\ $end
$var wire 1 V# \ULA1|Add0~21_sumout\ $end
$var wire 1 W# \ULA1|Add1~14\ $end
$var wire 1 X# \ULA1|Add1~2\ $end
$var wire 1 Y# \ULA1|Add1~21_sumout\ $end
$var wire 1 Z# \ULA1|saida[4]~5_combout\ $end
$var wire 1 [# \RAM1|ram~21_q\ $end
$var wire 1 \# \RAM1|ram~155_combout\ $end
$var wire 1 ]# \RAM1|ram~156_combout\ $end
$var wire 1 ^# \ULA1|Add0~22\ $end
$var wire 1 _# \ULA1|Add0~25_sumout\ $end
$var wire 1 `# \ULA1|Add1~22\ $end
$var wire 1 a# \ULA1|Add1~25_sumout\ $end
$var wire 1 b# \ULA1|saida[5]~6_combout\ $end
$var wire 1 c# \RAM1|ram~22_q\ $end
$var wire 1 d# \RAM1|ram~157_combout\ $end
$var wire 1 e# \RAM1|ram~158_combout\ $end
$var wire 1 f# \ULA1|Add0~26\ $end
$var wire 1 g# \ULA1|Add0~29_sumout\ $end
$var wire 1 h# \ULA1|Add1~26\ $end
$var wire 1 i# \ULA1|Add1~29_sumout\ $end
$var wire 1 j# \ULA1|saida[6]~7_combout\ $end
$var wire 1 k# \RAM1|ram~23_q\ $end
$var wire 1 l# \RAM1|ram~159_combout\ $end
$var wire 1 m# \RAM1|ram~160_combout\ $end
$var wire 1 n# \ULA1|Add0~30\ $end
$var wire 1 o# \ULA1|Add0~17_sumout\ $end
$var wire 1 p# \ULA1|saida[7]~4_combout\ $end
$var wire 1 q# \RAM1|ram~24_q\ $end
$var wire 1 r# \RAM1|ram~153_combout\ $end
$var wire 1 s# \RAM1|ram~154_combout\ $end
$var wire 1 t# \ULA1|Add1~30\ $end
$var wire 1 u# \ULA1|Add1~17_sumout\ $end
$var wire 1 v# \DECODER_INSTRU|saida~3_combout\ $end
$var wire 1 w# \ULA1|Add1~1_sumout\ $end
$var wire 1 x# \FLIPFLOP1|DOUT~1_combout\ $end
$var wire 1 y# \FLIPFLOP1|DOUT~0_combout\ $end
$var wire 1 z# \FLIPFLOP1|DOUT~q\ $end
$var wire 1 {# \DESVIO1|Sel[0]~1_combout\ $end
$var wire 1 |# \incrementaPC|Add0~18\ $end
$var wire 1 }# \incrementaPC|Add0~33_sumout\ $end
$var wire 1 ~# \MUX2|MUX_OUT[4]~8_combout\ $end
$var wire 1 !$ \incrementaPC|Add0~34\ $end
$var wire 1 "$ \incrementaPC|Add0~29_sumout\ $end
$var wire 1 #$ \MUX2|MUX_OUT[5]~7_combout\ $end
$var wire 1 $$ \incrementaPC|Add0~30\ $end
$var wire 1 %$ \incrementaPC|Add0~25_sumout\ $end
$var wire 1 &$ \MUX2|MUX_OUT[6]~6_combout\ $end
$var wire 1 '$ \DECODER_INSTRU|saida[1]~1_combout\ $end
$var wire 1 ($ \DESVIO1|Sel[1]~0_combout\ $end
$var wire 1 )$ \incrementaPC|Add0~26\ $end
$var wire 1 *$ \incrementaPC|Add0~21_sumout\ $end
$var wire 1 +$ \MUX2|MUX_OUT[7]~5_combout\ $end
$var wire 1 ,$ \DECODER_INSTRU|saida[1]~0_combout\ $end
$var wire 1 -$ \ROM1|memROM~5_combout\ $end
$var wire 1 .$ \incrementaPC|Add0~5_sumout\ $end
$var wire 1 /$ \MUX2|MUX_OUT[0]~1_combout\ $end
$var wire 1 0$ \RAM1|process_0~0_combout\ $end
$var wire 1 1$ \incrementaPC|Add0~22\ $end
$var wire 1 2$ \incrementaPC|Add0~1_sumout\ $end
$var wire 1 3$ \MUX2|MUX_OUT[8]~0_combout\ $end
$var wire 1 4$ \DECODER_INSTRU|saida[5]~6_combout\ $end
$var wire 1 5$ \ULA1|Add0~1_sumout\ $end
$var wire 1 6$ \ULA1|saida[3]~0_combout\ $end
$var wire 1 7$ \SW[9]~input_o\ $end
$var wire 1 8$ \MUX_7SEG|saida_MUX[0]~0_combout\ $end
$var wire 1 9$ \MUX_7SEG|saida_MUX[1]~1_combout\ $end
$var wire 1 :$ \MUX_7SEG|saida_MUX[2]~2_combout\ $end
$var wire 1 ;$ \HEX0_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 <$ \MUX_7SEG|saida_MUX[3]~3_combout\ $end
$var wire 1 =$ \HEX0_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 >$ \HEX0_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ?$ \HEX0_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 @$ \HEX0_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 A$ \HEX0_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 B$ \HEX0_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 C$ \MUX_7SEG|saida_MUX[4]~4_combout\ $end
$var wire 1 D$ \MUX_7SEG|saida_MUX[5]~5_combout\ $end
$var wire 1 E$ \MUX_7SEG|saida_MUX[6]~6_combout\ $end
$var wire 1 F$ \HEX1_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 G$ \MUX_7SEG|saida_MUX[7]~7_combout\ $end
$var wire 1 H$ \HEX1_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 I$ \HEX1_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 J$ \HEX1_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 K$ \HEX1_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 L$ \HEX1_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 M$ \HEX1_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 N$ \HEX2_SEVENSEG|rascSaida7seg[0]~1_combout\ $end
$var wire 1 O$ \HEX2_SEVENSEG|rascSaida7seg[1]~2_combout\ $end
$var wire 1 P$ \HEX2_SEVENSEG|rascSaida7seg[2]~3_combout\ $end
$var wire 1 Q$ \HEX2_SEVENSEG|rascSaida7seg[3]~4_combout\ $end
$var wire 1 R$ \HEX2_SEVENSEG|rascSaida7seg[4]~5_combout\ $end
$var wire 1 S$ \HEX2_SEVENSEG|rascSaida7seg[5]~6_combout\ $end
$var wire 1 T$ \HEX2_SEVENSEG|rascSaida7seg[6]~7_combout\ $end
$var wire 1 U$ \MUX_7SEG|saida_MUX[16]~8_combout\ $end
$var wire 1 V$ \MUX_7SEG|saida_MUX[17]~9_combout\ $end
$var wire 1 W$ \MUX_7SEG|saida_MUX[18]~10_combout\ $end
$var wire 1 X$ \HEX4_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 Y$ \MUX_7SEG|saida_MUX[19]~11_combout\ $end
$var wire 1 Z$ \HEX4_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 [$ \HEX4_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 \$ \HEX4_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ]$ \HEX4_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 ^$ \HEX4_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 _$ \HEX4_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 `$ \MUX_7SEG|saida_MUX[20]~12_combout\ $end
$var wire 1 a$ \MUX_7SEG|saida_MUX[21]~13_combout\ $end
$var wire 1 b$ \MUX_7SEG|saida_MUX[22]~14_combout\ $end
$var wire 1 c$ \HEX5_SEVENSEG|rascSaida7seg[0]~0_combout\ $end
$var wire 1 d$ \MUX_7SEG|saida_MUX[23]~15_combout\ $end
$var wire 1 e$ \HEX5_SEVENSEG|rascSaida7seg[1]~1_combout\ $end
$var wire 1 f$ \HEX5_SEVENSEG|rascSaida7seg[2]~2_combout\ $end
$var wire 1 g$ \HEX5_SEVENSEG|rascSaida7seg[3]~3_combout\ $end
$var wire 1 h$ \HEX5_SEVENSEG|rascSaida7seg[4]~4_combout\ $end
$var wire 1 i$ \HEX5_SEVENSEG|rascSaida7seg[5]~5_combout\ $end
$var wire 1 j$ \HEX5_SEVENSEG|rascSaida7seg[6]~6_combout\ $end
$var wire 1 k$ \DECODER_INSTRU|saida[1]~2_combout\ $end
$var wire 1 l$ \DECODER_INSTRU|saida[6]~7_combout\ $end
$var wire 1 m$ \DECODER_INSTRU|Equal3~0_combout\ $end
$var wire 1 n$ \DECODER_INSTRU|saida~9_combout\ $end
$var wire 1 o$ \DECODER_INSTRU|Equal4~0_combout\ $end
$var wire 1 p$ \REGA|DOUT\ [7] $end
$var wire 1 q$ \REGA|DOUT\ [6] $end
$var wire 1 r$ \REGA|DOUT\ [5] $end
$var wire 1 s$ \REGA|DOUT\ [4] $end
$var wire 1 t$ \REGA|DOUT\ [3] $end
$var wire 1 u$ \REGA|DOUT\ [2] $end
$var wire 1 v$ \REGA|DOUT\ [1] $end
$var wire 1 w$ \REGA|DOUT\ [0] $end
$var wire 1 x$ \PC|DOUT\ [8] $end
$var wire 1 y$ \PC|DOUT\ [7] $end
$var wire 1 z$ \PC|DOUT\ [6] $end
$var wire 1 {$ \PC|DOUT\ [5] $end
$var wire 1 |$ \PC|DOUT\ [4] $end
$var wire 1 }$ \PC|DOUT\ [3] $end
$var wire 1 ~$ \PC|DOUT\ [2] $end
$var wire 1 !% \PC|DOUT\ [1] $end
$var wire 1 "% \PC|DOUT\ [0] $end
$var wire 1 #% \END_RETORNO|DOUT\ [8] $end
$var wire 1 $% \END_RETORNO|DOUT\ [7] $end
$var wire 1 %% \END_RETORNO|DOUT\ [6] $end
$var wire 1 &% \END_RETORNO|DOUT\ [5] $end
$var wire 1 '% \END_RETORNO|DOUT\ [4] $end
$var wire 1 (% \END_RETORNO|DOUT\ [3] $end
$var wire 1 )% \END_RETORNO|DOUT\ [2] $end
$var wire 1 *% \END_RETORNO|DOUT\ [1] $end
$var wire 1 +% \END_RETORNO|DOUT\ [0] $end
$var wire 1 ,% \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 -% \ALT_INV_SW[9]~input_o\ $end
$var wire 1 .% \FLIPFLOP1|ALT_INV_DOUT~1_combout\ $end
$var wire 1 /% \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 0% \DECODER_INSTRU|ALT_INV_saida[5]~10_combout\ $end
$var wire 1 1% \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 2% \END_RETORNO|ALT_INV_DOUT\ [8] $end
$var wire 1 3% \END_RETORNO|ALT_INV_DOUT\ [7] $end
$var wire 1 4% \END_RETORNO|ALT_INV_DOUT\ [6] $end
$var wire 1 5% \END_RETORNO|ALT_INV_DOUT\ [5] $end
$var wire 1 6% \END_RETORNO|ALT_INV_DOUT\ [4] $end
$var wire 1 7% \END_RETORNO|ALT_INV_DOUT\ [3] $end
$var wire 1 8% \END_RETORNO|ALT_INV_DOUT\ [2] $end
$var wire 1 9% \END_RETORNO|ALT_INV_DOUT\ [1] $end
$var wire 1 :% \END_RETORNO|ALT_INV_DOUT\ [0] $end
$var wire 1 ;% \DESVIO1|ALT_INV_Sel[0]~1_combout\ $end
$var wire 1 <% \FLIPFLOP1|ALT_INV_DOUT~q\ $end
$var wire 1 =% \DESVIO1|ALT_INV_Sel[1]~0_combout\ $end
$var wire 1 >% \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 ?% \DECODER_INSTRU|ALT_INV_saida[6]~7_combout\ $end
$var wire 1 @% \DECODER_INSTRU|ALT_INV_saida[5]~6_combout\ $end
$var wire 1 A% \DECODER_INSTRU|ALT_INV_saida[4]~5_combout\ $end
$var wire 1 B% \DECODER_INSTRU|ALT_INV_saida[3]~4_combout\ $end
$var wire 1 C% \DECODER_INSTRU|ALT_INV_saida~3_combout\ $end
$var wire 1 D% \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 E% \DECODER_INSTRU|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 F% \DECODER_INSTRU|ALT_INV_Equal5~0_combout\ $end
$var wire 1 G% \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 H% \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 I% \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 J% \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 K% \MUX_7SEG|ALT_INV_saida_MUX[23]~15_combout\ $end
$var wire 1 L% \MUX_7SEG|ALT_INV_saida_MUX[22]~14_combout\ $end
$var wire 1 M% \MUX_7SEG|ALT_INV_saida_MUX[21]~13_combout\ $end
$var wire 1 N% \MUX_7SEG|ALT_INV_saida_MUX[20]~12_combout\ $end
$var wire 1 O% \MUX_7SEG|ALT_INV_saida_MUX[19]~11_combout\ $end
$var wire 1 P% \MUX_7SEG|ALT_INV_saida_MUX[18]~10_combout\ $end
$var wire 1 Q% \MUX_7SEG|ALT_INV_saida_MUX[17]~9_combout\ $end
$var wire 1 R% \MUX_7SEG|ALT_INV_saida_MUX[16]~8_combout\ $end
$var wire 1 S% \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 T% \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 U% \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 V% \HEX2_SEVENSEG|ALT_INV_rascSaida7seg[2]~3_combout\ $end
$var wire 1 W% \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 X% \MUX_7SEG|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 Y% \MUX_7SEG|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 Z% \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 [% \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 \% \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 ]% \MUX_7SEG|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 ^% \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 _% \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 `% \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 a% \MUX_7SEG|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 b% \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 c% \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 d% \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 e% \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 f% \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 g% \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 h% \MUX_7SEG|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 i% \MUX_7SEG|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 j% \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 k% \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 l% \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 m% \MUX_7SEG|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 n% \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 o% \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 p% \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 q% \MUX_7SEG|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 r% \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 s% \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 t% \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 u% \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 v% \HEX2_SEVENSEG|ALT_INV_rascSaida7seg[1]~0_combout\ $end
$var wire 1 w% \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 x% \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 y% \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 z% \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 {% \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 |% \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 }% \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 ~% \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 !& \DECODER_INSTRU|ALT_INV_saida[1]~0_combout\ $end
$var wire 1 "& \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 #& \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 $& \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 %& \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 && \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 '& \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 (& \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 )& \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 *& \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 +& \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 ,& \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 -& \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 .& \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 /& \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 0& \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 1& \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 2& \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 3& \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 4& \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 5& \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 6& \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 7& \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 8& \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 9& \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 :& \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ;& \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 <& \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 =& \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 >& \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 ?& \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 @& \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 A& \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 B& \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 C& \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 D& \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0y
1z
x{
1|
1}
1~
1!!
1"!
1#!
x$!
x|!
x}!
x~!
x!"
x""
x#"
x$"
x%"
x&"
x'"
x("
x)"
0*"
0+"
0,"
0-"
0."
0/"
10"
01"
02"
03"
04"
05"
06"
17"
08"
19"
1:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
1E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
0M"
0N"
0O"
0P"
0Q"
0R"
1S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
1o"
0p"
0q"
1r"
1s"
xt"
0u"
0v"
0w"
1x"
0y"
0z"
0{"
0|"
0}"
1~"
1!#
0"#
1##
1$#
1%#
1&#
0'#
1(#
1)#
1*#
0+#
1,#
0-#
1.#
1/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
1=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
1F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
1N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
1W#
1X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
1`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
1h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
1t#
0u#
0v#
0w#
0x#
0y#
0z#
1{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
1'$
0($
0)$
0*$
0+$
1,$
0-$
1.$
0/$
00$
01$
02$
03$
04$
05$
06$
x7$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
1B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
1M$
0N$
1O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
1_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
1j$
0k$
1l$
0m$
0n$
0o$
0,%
x-%
1.%
1/%
00%
11%
0;%
1<%
1=%
1>%
0?%
1@%
1A%
1B%
1C%
0D%
0E%
1F%
1G%
0H%
0I%
1J%
1K%
1L%
1M%
1N%
1O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
1q%
1r%
1s%
1t%
1u%
0v%
0w%
1x%
1y%
1z%
1{%
0|%
0}%
1~%
0!&
0+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
0:&
1;&
1<&
xX
xY
xZ
1[
x%!
x&!
x'!
1(!
x)!
x*!
x+!
x,!
x-!
x.!
x/!
x0!
x1!
x2!
13!
04!
05!
06!
07!
08!
09!
1:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
1E!
1F!
0G!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
1p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1"&
1#&
1$&
1%&
1&&
1'&
1(&
1)&
1*&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1"
0#
0$
1%
0&
0'
0(
0)
0*
0+
0,
0-
1.
0/
00
01
02
03
04
15
06
07
08
09
0:
0;
0<
0=
0>
0?
1@
1A
0B
1C
0D
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
0O
0P
1Q
0R
0S
0T
0U
0V
0W
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
xo
xp
xq
xr
xs
xt
xu
xv
xw
xx
$end
#20000
0[
0(!
0s"
1,%
1u"
1w"
1}$
1~$
1!%
1+%
0:%
0)&
0(&
0'&
1}"
xY$
1'#
xW$
0x"
1+#
0~"
0!#
0%#
0)#
xV$
xQ%
1w%
1}%
1H%
1I%
09&
1+&
xP%
08&
xO%
07&
1U"
1V"
1W"
1y"
16#
0/#
1v#
0{#
0##
0.#
10#
0&#
17#
0*#
18#
xX$
xZ$
x[$
x\$
x]$
x^$
x_$
1d!
1c!
1b!
0S%
1v%
0U%
1|%
0/%
1D%
1;%
0C%
10%
0T%
0~%
1m
1l
1k
1x#
1/$
0v#
0O$
1P$
1T$
0V%
1C%
0.%
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
0o"
0r"
1i"
0x#
1y#
xO!
xP!
xQ!
xR!
xS!
xT!
xU!
0s!
0p!
1y!
1.%
xP
xO
xN
xM
xL
xK
xJ
1+
0%
0"
1>"
09"
0i"
0:"
0y#
1A!
0F!
0y!
0E!
0A
1<
0+
0@
#40000
1[
1(!
1s"
0,%
0u"
0w"
#60000
0[
0(!
0s"
1,%
1u"
1w"
1"%
0*&
0.$
1z"
1!#
1-#
xU$
xR%
0J%
0H%
1:&
1T"
0+#
1{"
0/$
1.#
00#
1/#
1@#
1k$
1n$
19&
1e!
0'#
1|"
0B%
00%
1/%
0D%
1n
0,#
18&
0@#
1($
0k$
0}"
1|#
0(#
17&
0=%
1B%
1p"
1h"
1j"
1}#
1/$
0$#
03&
1r!
1z!
1x!
1,
1*
1$
0h"
0j"
0z!
0x!
0,
0*
#80000
1[
1(!
1s"
0,%
0u"
0w"
#100000
0[
0(!
0s"
1,%
1u"
1w"
0}$
0~$
0!%
1)&
1(&
1'&
1}"
0|#
0Y$
1'#
0|"
0W$
1+#
0{"
0!#
1"#
1%#
19#
0V$
1Q%
0y%
0}%
0G%
1H%
09&
1P%
08&
1O%
07&
0U"
0V"
0W"
0'#
0}"
0}#
0.#
10#
0/#
0($
0n$
1o$
1&#
07#
1:#
1-$
0Z$
0[$
1_$
13&
17&
18&
0d!
0c!
0b!
0x%
0W%
1U%
0|%
1=%
10%
0/%
1D%
0m
0l
0k
1{#
1,#
1O$
1R$
0T$
0/$
0;%
1L"
0H"
0G"
1q"
0p"
1(#
0,#
1/$
1O!
0S!
0T!
1q!
0r!
0O
0N
1J
0$
1#
0>"
1<"
19"
0A!
1C!
1F!
1A
1>
0<
#120000
1[
1(!
1s"
0,%
0u"
0w"
#140000
0[
0(!
0s"
1,%
1u"
1w"
1~$
0(&
1'#
0-#
xW$
xP%
1J%
08&
1V"
1/#
1<#
0{#
14$
0l$
0o$
xZ$
x_$
1c!
1?%
0@%
1;%
0A%
00%
1l
1,#
0/$
1;#
1>#
0F#
1?#
1M#
1O#
0W#
1P#
00&
02&
xL"
xG"
0q"
1l"
1k"
1w#
0X#
1G#
0N#
1m"
01&
0<&
xO!
xT!
0q!
1v!
1w!
0O#
1Y#
0`#
1u!
xO
xJ
1)
1(
0#
0.&
10&
1'
1a#
0h#
0-&
1i#
0t#
0,&
1u#
0/&
#160000
1[
1(!
1s"
0,%
0u"
0w"
#180000
0[
0(!
0s"
1,%
1u"
1w"
1!%
1w$
1u$
0"%
1*&
0B&
0D&
0)&
0+#
1{"
xV$
0;#
1D#
0>#
1F#
x8$
x@$
0M#
1T#
1O#
x:$
1.$
0z"
1~"
0%#
09#
10$
0U$
1R%
0>%
1y%
1}%
0I%
0:&
xi%
00&
xq%
12&
xQ%
19&
0T"
1_"
1]"
1U"
1+#
0{"
15$
0G#
1N#
1E#
0'#
1|"
0,#
x;$
x=$
x?$
xA$
xB$
1/$
0/#
11#
0<#
04$
1l$
0&#
17#
0:#
0-$
x[$
18&
11&
09&
0e!
1m!
1o!
1d!
1}"
0O#
1W#
1'#
0|"
1x%
1W%
0U%
1|%
0?%
1@%
1A%
0F%
10%
0n
1m
1e
1c
x."
1,#
0(#
08&
10&
07&
1Z#
1b#
1j#
1p#
16$
1M#
0T#
1O#
1;#
0D#
1>#
0O$
0R$
1T$
12#
0?#
0}"
0w#
1X#
x5!
1$#
0P#
1(#
1<&
17&
02&
00&
x0
xH"
0l"
0k"
1g"
x0"
x/"
x-"
x+"
x*"
0Y#
1`#
0E#
05$
0m"
1P#
1?#
0$#
06$
1.&
xS!
0v!
0w!
1{!
x3!
x4!
x6!
x8!
x9!
0a#
1h#
0u!
xN
1-
0)
0(
x4
x3
x1
x/
x.
1>"
0<"
09"
0Z#
1-&
0'
0i#
1t#
1A!
0C!
0F!
0b#
1,&
0A
0>
1<
0u#
0j#
1/&
0p#
#200000
1[
1(!
1s"
0,%
0u"
0w"
#220000
0[
0(!
0s"
1,%
1u"
1w"
1A#
1Q#
1"%
0*&
0l%
0t%
1B#
1R#
0.$
1z"
0~"
1!#
0"#
xU$
xR%
1G%
0H%
1I%
1:&
0k%
0s%
1T"
0+#
1{"
1C#
1S#
0/$
1.#
00#
01#
19&
1e!
0'#
1|"
1F%
1/%
0D%
0j%
0r%
1n
0,#
18&
0;#
1D#
0>#
18$
1@$
1U$
1]$
0M#
1T#
0O#
1:$
1W$
1v#
02#
1}"
0(#
07&
0C%
0P%
0i%
10&
0R%
0q%
12&
0g"
15$
1E#
0?#
0P#
0;$
1=$
0?$
0A$
0B$
0X$
0[$
1x#
1$#
0{!
0.%
0-
1i"
1J"
1."
1y#
1y!
1Q!
15!
1+
1L
10
0H"
0F"
00"
0/"
0-"
1+"
0*"
0S!
0U!
03!
04!
06!
18!
09!
0P
0N
04
13
01
0/
0.
#240000
1[
1(!
1s"
0,%
0u"
0w"
#260000
0[
0(!
0s"
1,%
1u"
1w"
1}$
0~$
0!%
1z#
0"%
1*&
0<%
1)&
1(&
0'&
0}"
1|#
xX$
xY$
1'#
0|"
xW$
1+#
0{"
0V$
1.$
0z"
0!#
1"#
1)#
1-#
00$
xU$
x]$
xR%
1>%
0J%
0w%
0G%
1H%
0:&
1Q%
09&
xP%
08&
xO%
17&
0T"
0U"
0V"
1W"
0+#
0'#
1}"
0|#
1}#
0$#
1(#
1,#
1/$
0.#
10#
1*#
08#
1S$
0v#
1o$
x[$
03&
07&
18&
19&
0e!
0d!
0c!
1b!
0}#
1C%
1S%
0v%
0/%
1D%
0n
0m
0l
1k
xJ"
xF"
0,#
0(#
1$#
1~#
13&
1{#
0B#
0R#
0P$
0T$
xQ!
xU!
0~#
1V%
1k%
1s%
0;%
xP
xL
xH"
1q"
0i"
1="
0$#
1,#
0/$
0C#
0S#
xS!
1q!
0y!
1B!
1j%
1r%
xN
0+
1#
1=
0>"
1:"
1;#
0D#
1>#
x8$
0U$
1M#
0T#
1O#
x:$
0W$
0A!
1P%
xi%
00&
1R%
xq%
02&
1E!
0<
05$
0E#
1@
1?#
1P#
x;$
x=$
x?$
x@$
xA$
xB$
0X$
0Z$
0[$
0\$
0]$
0^$
0K"
0J"
0I"
0H"
0G"
0F"
x0"
x/"
x."
x-"
x+"
x*"
0P!
0Q!
0R!
0S!
0T!
0U!
x3!
x4!
x5!
x6!
x8!
x9!
0P
0O
0N
0M
0L
0K
x4
x3
x1
x0
x/
x.
#280000
1[
1(!
1s"
0,%
0u"
0w"
#300000
0[
0(!
0s"
1,%
1u"
1w"
0}$
1!%
0)&
1'&
0}"
0Y$
1x"
1+#
1~"
0)#
19#
xV$
xQ%
0y%
1w%
0I%
09&
0+&
1O%
17&
1U"
0W"
0y"
06#
1m$
0o$
0*#
18#
1:#
1-$
0S$
x[$
x^$
1d!
0b!
0x%
0W%
0S%
1v%
1T%
1~%
1m
0k
1$#
0,#
1R$
1/$
1P$
0V%
xK"
xH"
0="
0q"
1n"
xP!
xS!
0B!
0q!
1t!
xN
xK
0=
1&
0#
1<"
0:"
1C!
0E!
1>
0@
#320000
1[
1(!
1s"
0,%
0u"
0w"
#340000
0[
0(!
0s"
1,%
1u"
1w"
1}$
0!%
1"%
0*&
1)&
0'&
1}"
xY$
0+#
0V$
0x"
0.$
1z"
0~"
0"#
0-#
09#
xU$
x]$
xR%
1y%
1J%
1G%
1I%
1:&
1+&
1Q%
19&
xO%
07&
1T"
0U"
1W"
1+#
1y"
16#
0{#
0m$
0:#
0-$
xX$
0[$
x\$
09&
1e!
0d!
1b!
1x%
1W%
1;%
0T%
0~%
1n
0m
1k
xJ"
1,#
0R$
1T$
1B#
1R#
0/$
xQ!
0k%
0s%
xL
xI"
0H"
xF"
0n"
1C#
1S#
xR!
0S!
xU!
0t!
0j%
0r%
xP
0N
xM
0&
1>"
0<"
0;#
1D#
0>#
18$
1@$
1U$
1]$
0M#
1T#
0O#
1:$
xW$
1A!
0C!
xP%
0i%
10&
0R%
0q%
12&
0>
1<
15$
1E#
0?#
0P#
0;$
1=$
0?$
0A$
0B$
xZ$
x]$
1J"
1."
1Q!
15!
1L
10
xJ"
xG"
00"
0/"
0-"
1+"
0*"
xQ!
xT!
03!
04!
06!
18!
09!
xO
xL
04
13
01
0/
0.
#360000
1[
1(!
1s"
0,%
0u"
0w"
#380000
0[
0(!
0s"
1,%
1u"
1w"
1!%
0"%
1*&
0)&
0+#
1{"
xV$
1.$
0z"
1"#
1%#
1N$
xU$
xR%
0}%
0G%
0:&
xQ%
19&
0T"
1U"
1+#
0{"
1'#
0,#
1/$
1/#
1<#
14$
0l$
1&#
07#
x[$
08&
09&
0e!
1d!
0'#
1U%
0|%
1?%
0@%
0A%
00%
0n
1m
18"
1,#
1(#
18&
1;#
0D#
1>#
0C#
1P#
0S#
1Q$
0T$
1R$
1G!
0(#
1j%
1r%
02&
1B
xH"
1l"
1k"
0E#
1m"
x8$
0U$
x:$
0W$
xS!
1v!
1w!
1P%
xi%
1R%
xq%
1u!
xN
1)
1(
1<"
0>"
1;"
1'
x;$
x=$
x?$
x@$
xA$
xB$
0X$
0Z$
0]$
1C!
0A!
1D!
1?
1>
0<
0J"
0G"
0F"
x0"
x/"
x."
x-"
x+"
x*"
0Q!
0T!
0U!
x3!
x4!
x5!
x6!
x8!
x9!
0P
0O
0L
x4
x3
x1
x0
x/
x.
#400000
1[
1(!
1s"
0,%
0u"
0w"
#420000
0[
0(!
0s"
1,%
1u"
1w"
0w$
1"%
0*&
1D&
0;#
0>#
08$
0.$
1z"
1!#
0"#
0%#
10$
0N$
xU$
x]$
xR%
0>%
1}%
1G%
0H%
1:&
1q%
12&
1T"
0]"
0+#
1{"
0=$
0A$
0/$
1.#
00#
0/#
0<#
04$
1l$
0&#
17#
xX$
xZ$
19&
1e!
0o!
1'#
0U%
1|%
0?%
1@%
1A%
10%
1/%
0D%
1n
0e
xJ"
08"
0,#
08&
1v#
1C#
0P#
1S#
0Q$
1T$
1M#
0T#
1O#
0R$
xQ!
0G!
1(#
00&
0j%
0r%
0C%
xL
0B
xG"
xF"
0l"
0k"
0/"
0+"
05$
0m"
1;#
1>#
0F#
x8$
1U$
0M#
1T#
0O#
1:$
xW$
1P#
0x#
xT!
xU!
0v!
0w!
04!
08!
1.%
xP%
0i%
10&
0R%
xq%
02&
0u!
xP
xO
0)
0(
03
0/
0<"
1>"
0;"
1i"
15$
1G#
0N#
0'
1?#
0P#
x=$
1@$
0B$
0y#
01&
0C!
1A!
0D!
1y!
1O#
0W#
0?
0>
1<
1+
1H#
00&
1w#
0X#
1P#
0<&
00"
1."
x+"
1Y#
0`#
16$
0.&
03!
15!
x8!
1a#
0h#
x3
10
0.
1Z#
0-&
1i#
0t#
1b#
0,&
1u#
1j#
0/&
1p#
#440000
1[
1(!
1s"
0,%
0u"
0w"
#460000
0[
0(!
0s"
1,%
1u"
1w"
1~$
0!%
0z#
0"%
1*&
1<%
1)&
0(&
0'#
1|"
1W$
1+#
0{"
0V$
1.$
0z"
1~"
0!#
1"#
1)#
1-#
19#
00$
xU$
xR%
1>%
0y%
0J%
0w%
0G%
1H%
0I%
0:&
1Q%
09&
0P%
18&
0T"
0U"
1V"
0+#
1'#
0|"
0}"
1|#
0(#
1,#
1/$
0.#
10#
1*#
08#
0v#
1m$
1:#
1-$
1S$
17&
08&
19&
0e!
0d!
1c!
1}#
1}"
0|#
0x%
0W%
1C%
1S%
0v%
0/%
1D%
0n
0m
1l
0,#
1(#
0$#
07&
03&
1R$
0T$
0B#
0R#
0}#
1~#
1$#
13&
1k%
1s%
1="
1n"
0i"
0C#
0S#
0~#
1B!
1t!
0y!
1j%
1r%
1=
0+
1&
0>"
1<"
0;#
0>#
1F#
08$
0U$
1M#
0T#
0O#
1W#
x:$
xW$
0A!
1C!
xP%
xi%
10&
1R%
1q%
12&
1>
0<
0w#
1X#
05$
0G#
1N#
0?#
0P#
0=$
x@$
xB$
0^$
11&
1<&
1O#
0Y#
1`#
06$
0H#
1.&
00&
0a#
1h#
1P#
0Z#
1-&
0K"
x0"
x."
0+"
0i#
1t#
0b#
1,&
0P!
x3!
x5!
08!
0u#
0K
03
x0
x.
0j#
1/&
0p#
#480000
1[
1(!
1s"
0,%
0u"
0w"
#500000
