/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/microblaze_v9_5_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap microblaze_v9_5_4 /home/feilong/Storages/fpga/000_vivado_sim_linux32/microblaze_v9_5_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work microblaze_v9_5_4 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/microblaze_v9_5_4/.cxl.vhdl.microblaze_v9_5_4.microblaze_v9_5_4.lin64.cmf
