{
  "module_name": "sif_rtr_ctrl_5_regs.h",
  "hash_id": "699987b1677a2ff11a9598b1e97d5b962794391a6695fe7075a591ca1658b9c6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/sif_rtr_ctrl_5_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_SIF_RTR_CTRL_5_REGS_H_\n#define ASIC_REG_SIF_RTR_CTRL_5_REGS_H_\n\n \n\n#define mmSIF_RTR_CTRL_5_PERM_SEL                                    0x356108\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_0                               0x356114\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_1                               0x356118\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_2                               0x35611C\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_3                               0x356120\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_4                               0x356124\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_5                               0x356128\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_6                               0x35612C\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_7                               0x356130\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_8                               0x356134\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_9                               0x356138\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_10                              0x35613C\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_11                              0x356140\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_12                              0x356144\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_13                              0x356148\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_14                              0x35614C\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_15                              0x356150\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_16                              0x356154\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_17                              0x356158\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_18                              0x35615C\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_19                              0x356160\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_20                              0x356164\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_21                              0x356168\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_22                              0x35616C\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_23                              0x356170\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_24                              0x356174\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_25                              0x356178\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_26                              0x35617C\n\n#define mmSIF_RTR_CTRL_5_HBM_POLY_H3_27                              0x356180\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_0                              0x356184\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_1                              0x356188\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_2                              0x35618C\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_3                              0x356190\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_4                              0x356194\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_5                              0x356198\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_6                              0x35619C\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_7                              0x3561A0\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_8                              0x3561A4\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_9                              0x3561A8\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_10                             0x3561AC\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_11                             0x3561B0\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_12                             0x3561B4\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_13                             0x3561B8\n\n#define mmSIF_RTR_CTRL_5_SRAM_POLY_H3_14                             0x3561BC\n\n#define mmSIF_RTR_CTRL_5_SCRAM_SRAM_EN                               0x35626C\n\n#define mmSIF_RTR_CTRL_5_RL_HBM_EN                                   0x356274\n\n#define mmSIF_RTR_CTRL_5_RL_HBM_SAT                                  0x356278\n\n#define mmSIF_RTR_CTRL_5_RL_HBM_RST                                  0x35627C\n\n#define mmSIF_RTR_CTRL_5_RL_HBM_TIMEOUT                              0x356280\n\n#define mmSIF_RTR_CTRL_5_SCRAM_HBM_EN                                0x356284\n\n#define mmSIF_RTR_CTRL_5_RL_PCI_EN                                   0x356288\n\n#define mmSIF_RTR_CTRL_5_RL_PCI_SAT                                  0x35628C\n\n#define mmSIF_RTR_CTRL_5_RL_PCI_RST                                  0x356290\n\n#define mmSIF_RTR_CTRL_5_RL_PCI_TIMEOUT                              0x356294\n\n#define mmSIF_RTR_CTRL_5_RL_SRAM_EN                                  0x35629C\n\n#define mmSIF_RTR_CTRL_5_RL_SRAM_SAT                                 0x3562A0\n\n#define mmSIF_RTR_CTRL_5_RL_SRAM_RST                                 0x3562A4\n\n#define mmSIF_RTR_CTRL_5_RL_SRAM_TIMEOUT                             0x3562AC\n\n#define mmSIF_RTR_CTRL_5_RL_SRAM_RED                                 0x3562B4\n\n#define mmSIF_RTR_CTRL_5_E2E_HBM_EN                                  0x3562EC\n\n#define mmSIF_RTR_CTRL_5_E2E_PCI_EN                                  0x3562F0\n\n#define mmSIF_RTR_CTRL_5_E2E_HBM_WR_SIZE                             0x3562F4\n\n#define mmSIF_RTR_CTRL_5_E2E_PCI_WR_SIZE                             0x3562F8\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_PCI_CTR_SET_EN                       0x356404\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_PCI_CTR_SET                          0x356408\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_PCI_CTR_WRAP                         0x35640C\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_PCI_CTR_CNT                          0x356410\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM_CTR_SET_EN                       0x356414\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM_CTR_SET                          0x356418\n\n#define mmSIF_RTR_CTRL_5_E2E_HBM_RD_SIZE                             0x35641C\n\n#define mmSIF_RTR_CTRL_5_E2E_PCI_RD_SIZE                             0x356420\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_PCI_CTR_SET_EN                       0x356424\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_PCI_CTR_SET                          0x356428\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_PCI_CTR_WRAP                         0x35642C\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_PCI_CTR_CNT                          0x356430\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM_CTR_SET_EN                       0x356434\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM_CTR_SET                          0x356438\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_SEL_0                                0x356450\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_SEL_1                                0x356454\n\n#define mmSIF_RTR_CTRL_5_NON_LIN_EN                                  0x356480\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_BANK_0                              0x356500\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_BANK_1                              0x356504\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_BANK_2                              0x356508\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_BANK_3                              0x35650C\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_BANK_4                              0x356510\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_OFFSET_0                            0x356514\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_OFFSET_1                            0x356520\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_OFFSET_2                            0x356524\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_OFFSET_3                            0x356528\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_OFFSET_4                            0x35652C\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_OFFSET_5                            0x356530\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_OFFSET_6                            0x356534\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_OFFSET_7                            0x356538\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_OFFSET_8                            0x35653C\n\n#define mmSIF_RTR_CTRL_5_NL_SRAM_OFFSET_9                            0x356540\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_0                             0x356550\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_1                             0x356554\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_2                             0x356558\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_3                             0x35655C\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_4                             0x356560\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_5                             0x356564\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_6                             0x356568\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_7                             0x35656C\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_8                             0x356570\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_9                             0x356574\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_10                            0x356578\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_11                            0x35657C\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_12                            0x356580\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_13                            0x356584\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_14                            0x356588\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_15                            0x35658C\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_16                            0x356590\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_17                            0x356594\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_OFFSET_18                            0x356598\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_0                     0x3565E4\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_1                     0x3565E8\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_2                     0x3565EC\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_3                     0x3565F0\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_4                     0x3565F4\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_5                     0x3565F8\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_6                     0x3565FC\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_7                     0x356600\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_8                     0x356604\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_9                     0x356608\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_10                    0x35660C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_11                    0x356610\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_12                    0x356614\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_13                    0x356618\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_14                    0x35661C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AW_15                    0x356620\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_0                    0x356624\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_1                    0x356628\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_2                    0x35662C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_3                    0x356630\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_4                    0x356634\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_5                    0x356638\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_6                    0x35663C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_7                    0x356640\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_8                    0x356644\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_9                    0x356648\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_10                   0x35664C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_11                   0x356650\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_12                   0x356654\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_13                   0x356658\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_14                   0x35665C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AW_15                   0x356660\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_0                     0x356664\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_1                     0x356668\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_2                     0x35666C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_3                     0x356670\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_4                     0x356674\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_5                     0x356678\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_6                     0x35667C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_7                     0x356680\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_8                     0x356684\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_9                     0x356688\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_10                    0x35668C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_11                    0x356690\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_12                    0x356694\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_13                    0x356698\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_14                    0x35669C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AW_15                    0x3566A0\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_0                    0x3566A4\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_1                    0x3566A8\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_2                    0x3566AC\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_3                    0x3566B0\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_4                    0x3566B4\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_5                    0x3566B8\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_6                    0x3566BC\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_7                    0x3566C0\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_8                    0x3566C4\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_9                    0x3566C8\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_10                   0x3566CC\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_11                   0x3566D0\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_12                   0x3566D4\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_13                   0x3566D8\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_14                   0x3566DC\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AW_15                   0x3566E0\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_0                    0x3566E4\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_1                    0x3566E8\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_2                    0x3566EC\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_3                    0x3566F0\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_4                    0x3566F4\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_5                    0x3566F8\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_6                    0x3566FC\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_7                    0x356700\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_8                    0x356704\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_9                    0x356708\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_10                   0x35670C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_11                   0x356710\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_12                   0x356714\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_13                   0x356718\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_14                   0x35671C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AW_15                   0x356720\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_0                   0x356724\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_1                   0x356728\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_2                   0x35672C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_3                   0x356730\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_4                   0x356734\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_5                   0x356738\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_6                   0x35673C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_7                   0x356740\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_8                   0x356744\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_9                   0x356748\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_10                  0x35674C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_11                  0x356750\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_12                  0x356754\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_13                  0x356758\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_14                  0x35675C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AW_15                  0x356760\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_0                    0x356764\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_1                    0x356768\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_2                    0x35676C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_3                    0x356770\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_4                    0x356774\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_5                    0x356778\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_6                    0x35677C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_7                    0x356780\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_8                    0x356784\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_9                    0x356788\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_10                   0x35678C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_11                   0x356790\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_12                   0x356794\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_13                   0x356798\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_14                   0x35679C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AW_15                   0x3567A0\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_0                   0x3567A4\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_1                   0x3567A8\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_2                   0x3567AC\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_3                   0x3567B0\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_4                   0x3567B4\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_5                   0x3567B8\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_6                   0x3567BC\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_7                   0x3567C0\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_8                   0x3567C4\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_9                   0x3567C8\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_10                  0x3567CC\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_11                  0x3567D0\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_12                  0x3567D4\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_13                  0x3567D8\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_14                  0x3567DC\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AW_15                  0x3567E0\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_0                     0x356824\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_1                     0x356828\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_2                     0x35682C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_3                     0x356830\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_4                     0x356834\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_5                     0x356838\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_6                     0x35683C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_7                     0x356840\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_8                     0x356844\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_9                     0x356848\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_10                    0x35684C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_11                    0x356850\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_12                    0x356854\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_13                    0x356858\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_14                    0x35685C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_LOW_AR_15                    0x356860\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_0                    0x356864\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_1                    0x356868\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_2                    0x35686C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_3                    0x356870\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_4                    0x356874\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_5                    0x356878\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_6                    0x35687C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_7                    0x356880\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_8                    0x356884\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_9                    0x356888\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_10                   0x35688C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_11                   0x356890\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_12                   0x356894\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_13                   0x356898\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_14                   0x35689C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_BASE_HIGH_AR_15                   0x3568A0\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_0                     0x3568A4\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_1                     0x3568A8\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_2                     0x3568AC\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_3                     0x3568B0\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_4                     0x3568B4\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_5                     0x3568B8\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_6                     0x3568BC\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_7                     0x3568C0\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_8                     0x3568C4\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_9                     0x3568C8\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_10                    0x3568CC\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_11                    0x3568D0\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_12                    0x3568D4\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_13                    0x3568D8\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_14                    0x3568DC\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_LOW_AR_15                    0x3568E0\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_0                    0x3568E4\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_1                    0x3568E8\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_2                    0x3568EC\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_3                    0x3568F0\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_4                    0x3568F4\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_5                    0x3568F8\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_6                    0x3568FC\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_7                    0x356900\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_8                    0x356904\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_9                    0x356908\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_10                   0x35690C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_11                   0x356910\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_12                   0x356914\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_13                   0x356918\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_14                   0x35691C\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_MASK_HIGH_AR_15                   0x356920\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_0                    0x356924\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_1                    0x356928\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_2                    0x35692C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_3                    0x356930\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_4                    0x356934\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_5                    0x356938\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_6                    0x35693C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_7                    0x356940\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_8                    0x356944\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_9                    0x356948\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_10                   0x35694C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_11                   0x356950\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_12                   0x356954\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_13                   0x356958\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_14                   0x35695C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_LOW_AR_15                   0x356960\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_0                   0x356964\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_1                   0x356968\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_2                   0x35696C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_3                   0x356970\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_4                   0x356974\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_5                   0x356978\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_6                   0x35697C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_7                   0x356980\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_8                   0x356984\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_9                   0x356988\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_10                  0x35698C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_11                  0x356990\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_12                  0x356994\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_13                  0x356998\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_14                  0x35699C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_BASE_HIGH_AR_15                  0x3569A0\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_0                    0x3569A4\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_1                    0x3569A8\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_2                    0x3569AC\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_3                    0x3569B0\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_4                    0x3569B4\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_5                    0x3569B8\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_6                    0x3569BC\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_7                    0x3569C0\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_8                    0x3569C4\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_9                    0x3569C8\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_10                   0x3569CC\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_11                   0x3569D0\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_12                   0x3569D4\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_13                   0x3569D8\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_14                   0x3569DC\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_LOW_AR_15                   0x3569E0\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_0                   0x3569E4\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_1                   0x3569E8\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_2                   0x3569EC\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_3                   0x3569F0\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_4                   0x3569F4\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_5                   0x3569F8\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_6                   0x3569FC\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_7                   0x356A00\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_8                   0x356A04\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_9                   0x356A08\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_10                  0x356A0C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_11                  0x356A10\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_12                  0x356A14\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_13                  0x356A18\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_14                  0x356A1C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_MASK_HIGH_AR_15                  0x356A20\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_HIT_AW                            0x356A64\n\n#define mmSIF_RTR_CTRL_5_RANGE_SEC_HIT_AR                            0x356A68\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_HIT_AW                           0x356A6C\n\n#define mmSIF_RTR_CTRL_5_RANGE_PRIV_HIT_AR                           0x356A70\n\n#define mmSIF_RTR_CTRL_5_RGL_CFG                                     0x356B64\n\n#define mmSIF_RTR_CTRL_5_RGL_SHIFT                                   0x356B68\n\n#define mmSIF_RTR_CTRL_5_RGL_EXPECTED_LAT_0                          0x356B6C\n\n#define mmSIF_RTR_CTRL_5_RGL_EXPECTED_LAT_1                          0x356B70\n\n#define mmSIF_RTR_CTRL_5_RGL_EXPECTED_LAT_2                          0x356B74\n\n#define mmSIF_RTR_CTRL_5_RGL_EXPECTED_LAT_3                          0x356B78\n\n#define mmSIF_RTR_CTRL_5_RGL_EXPECTED_LAT_4                          0x356B7C\n\n#define mmSIF_RTR_CTRL_5_RGL_EXPECTED_LAT_5                          0x356B80\n\n#define mmSIF_RTR_CTRL_5_RGL_EXPECTED_LAT_6                          0x356B84\n\n#define mmSIF_RTR_CTRL_5_RGL_EXPECTED_LAT_7                          0x356B88\n\n#define mmSIF_RTR_CTRL_5_RGL_TOKEN_0                                 0x356BAC\n\n#define mmSIF_RTR_CTRL_5_RGL_TOKEN_1                                 0x356BB0\n\n#define mmSIF_RTR_CTRL_5_RGL_TOKEN_2                                 0x356BB4\n\n#define mmSIF_RTR_CTRL_5_RGL_TOKEN_3                                 0x356BB8\n\n#define mmSIF_RTR_CTRL_5_RGL_TOKEN_4                                 0x356BBC\n\n#define mmSIF_RTR_CTRL_5_RGL_TOKEN_5                                 0x356BC0\n\n#define mmSIF_RTR_CTRL_5_RGL_TOKEN_6                                 0x356BC4\n\n#define mmSIF_RTR_CTRL_5_RGL_TOKEN_7                                 0x356BC8\n\n#define mmSIF_RTR_CTRL_5_RGL_BANK_ID_0                               0x356BEC\n\n#define mmSIF_RTR_CTRL_5_RGL_BANK_ID_1                               0x356BF0\n\n#define mmSIF_RTR_CTRL_5_RGL_BANK_ID_2                               0x356BF4\n\n#define mmSIF_RTR_CTRL_5_RGL_BANK_ID_3                               0x356BF8\n\n#define mmSIF_RTR_CTRL_5_RGL_BANK_ID_4                               0x356BFC\n\n#define mmSIF_RTR_CTRL_5_RGL_BANK_ID_5                               0x356C00\n\n#define mmSIF_RTR_CTRL_5_RGL_BANK_ID_6                               0x356C04\n\n#define mmSIF_RTR_CTRL_5_RGL_BANK_ID_7                               0x356C08\n\n#define mmSIF_RTR_CTRL_5_RGL_WDT                                     0x356C2C\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM0_CH0_CTR_WRAP                    0x356C30\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM0_CH1_CTR_WRAP                    0x356C34\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM1_CH0_CTR_WRAP                    0x356C38\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM1_CH1_CTR_WRAP                    0x356C3C\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM2_CH0_CTR_WRAP                    0x356C40\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM2_CH1_CTR_WRAP                    0x356C44\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM3_CH0_CTR_WRAP                    0x356C48\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM3_CH1_CTR_WRAP                    0x356C4C\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM0_CH0_CTR_CNT                     0x356C50\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM0_CH1_CTR_CNT                     0x356C54\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM1_CH0_CTR_CNT                     0x356C58\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM1_CH1_CTR_CNT                     0x356C5C\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM2_CH0_CTR_CNT                     0x356C60\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM2_CH1_CTR_CNT                     0x356C64\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM3_CH0_CTR_CNT                     0x356C68\n\n#define mmSIF_RTR_CTRL_5_E2E_AR_HBM3_CH1_CTR_CNT                     0x356C6C\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM0_CH0_CTR_WRAP                    0x356C70\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM0_CH1_CTR_WRAP                    0x356C74\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM1_CH0_CTR_WRAP                    0x356C78\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM1_CH1_CTR_WRAP                    0x356C7C\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM2_CH0_CTR_WRAP                    0x356C80\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM2_CH1_CTR_WRAP                    0x356C84\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM3_CH0_CTR_WRAP                    0x356C88\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM3_CH1_CTR_WRAP                    0x356C8C\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM0_CH0_CTR_CNT                     0x356C90\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM0_CH1_CTR_CNT                     0x356C94\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM1_CH0_CTR_CNT                     0x356C98\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM1_CH1_CTR_CNT                     0x356C9C\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM2_CH0_CTR_CNT                     0x356CA0\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM2_CH1_CTR_CNT                     0x356CA4\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM3_CH0_CTR_CNT                     0x356CA8\n\n#define mmSIF_RTR_CTRL_5_E2E_AW_HBM3_CH1_CTR_CNT                     0x356CAC\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_PC_SEL_0                             0x356CB0\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_PC_SEL_1                             0x356CB4\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_PC_SEL_2                             0x356CB8\n\n#define mmSIF_RTR_CTRL_5_NL_HBM_PC_SEL_3                             0x356CBC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}