Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Sep 25 00:35:50 2017
| Host         : DESKTOP-BFRCMJ7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Basys3_timing_summary_routed.rpt -rpx Basys3_timing_summary_routed.rpx
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: instancia_Clock_Divider/internal_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.099        0.000                      0                   91        0.252        0.000                      0                   91        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.099        0.000                      0                   91        0.252        0.000                      0                   91        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 instancia_Clock_Divider/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Clock_Divider/clock_divide_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.363ns (32.394%)  route 2.845ns (67.606%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  instancia_Clock_Divider/clock_divide_counter_reg[4]/Q
                         net (fo=3, routed)           1.536     7.151    instancia_Clock_Divider/clock_divide_counter_reg[4]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  instancia_Clock_Divider/geqOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.275    instancia_Clock_Divider/geqOp_carry_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  instancia_Clock_Divider/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.673    instancia_Clock_Divider/geqOp_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  instancia_Clock_Divider/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.787    instancia_Clock_Divider/geqOp_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  instancia_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.901    instancia_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  instancia_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.309     9.367    instancia_Clock_Divider/clear
    SLICE_X0Y2           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.520    14.861    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDRE (Setup_fdre_C_R)       -0.634    14.466    instancia_Clock_Divider/clock_divide_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 instancia_Clock_Divider/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Clock_Divider/clock_divide_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.363ns (32.394%)  route 2.845ns (67.606%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  instancia_Clock_Divider/clock_divide_counter_reg[4]/Q
                         net (fo=3, routed)           1.536     7.151    instancia_Clock_Divider/clock_divide_counter_reg[4]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  instancia_Clock_Divider/geqOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.275    instancia_Clock_Divider/geqOp_carry_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  instancia_Clock_Divider/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.673    instancia_Clock_Divider/geqOp_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  instancia_Clock_Divider/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.787    instancia_Clock_Divider/geqOp_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  instancia_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.901    instancia_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  instancia_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.309     9.367    instancia_Clock_Divider/clear
    SLICE_X0Y2           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.520    14.861    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDRE (Setup_fdre_C_R)       -0.634    14.466    instancia_Clock_Divider/clock_divide_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 instancia_Clock_Divider/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Clock_Divider/clock_divide_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.363ns (32.394%)  route 2.845ns (67.606%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  instancia_Clock_Divider/clock_divide_counter_reg[4]/Q
                         net (fo=3, routed)           1.536     7.151    instancia_Clock_Divider/clock_divide_counter_reg[4]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  instancia_Clock_Divider/geqOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.275    instancia_Clock_Divider/geqOp_carry_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  instancia_Clock_Divider/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.673    instancia_Clock_Divider/geqOp_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  instancia_Clock_Divider/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.787    instancia_Clock_Divider/geqOp_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  instancia_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.901    instancia_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  instancia_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.309     9.367    instancia_Clock_Divider/clear
    SLICE_X0Y2           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.520    14.861    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDRE (Setup_fdre_C_R)       -0.634    14.466    instancia_Clock_Divider/clock_divide_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 instancia_Clock_Divider/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Clock_Divider/clock_divide_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 1.363ns (32.394%)  route 2.845ns (67.606%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  instancia_Clock_Divider/clock_divide_counter_reg[4]/Q
                         net (fo=3, routed)           1.536     7.151    instancia_Clock_Divider/clock_divide_counter_reg[4]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  instancia_Clock_Divider/geqOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.275    instancia_Clock_Divider/geqOp_carry_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  instancia_Clock_Divider/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.673    instancia_Clock_Divider/geqOp_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  instancia_Clock_Divider/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.787    instancia_Clock_Divider/geqOp_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  instancia_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.901    instancia_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  instancia_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.309     9.367    instancia_Clock_Divider/clear
    SLICE_X0Y2           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.520    14.861    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y2           FDRE (Setup_fdre_C_R)       -0.634    14.466    instancia_Clock_Divider/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 instancia_Clock_Divider/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Clock_Divider/clock_divide_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.363ns (33.508%)  route 2.705ns (66.492%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  instancia_Clock_Divider/clock_divide_counter_reg[4]/Q
                         net (fo=3, routed)           1.536     7.151    instancia_Clock_Divider/clock_divide_counter_reg[4]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  instancia_Clock_Divider/geqOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.275    instancia_Clock_Divider/geqOp_carry_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  instancia_Clock_Divider/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.673    instancia_Clock_Divider/geqOp_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  instancia_Clock_Divider/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.787    instancia_Clock_Divider/geqOp_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  instancia_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.901    instancia_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  instancia_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.169     9.227    instancia_Clock_Divider/clear
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[4]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y3           FDRE (Setup_fdre_C_R)       -0.634    14.490    instancia_Clock_Divider/clock_divide_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 instancia_Clock_Divider/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Clock_Divider/clock_divide_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.363ns (33.508%)  route 2.705ns (66.492%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  instancia_Clock_Divider/clock_divide_counter_reg[4]/Q
                         net (fo=3, routed)           1.536     7.151    instancia_Clock_Divider/clock_divide_counter_reg[4]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  instancia_Clock_Divider/geqOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.275    instancia_Clock_Divider/geqOp_carry_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  instancia_Clock_Divider/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.673    instancia_Clock_Divider/geqOp_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  instancia_Clock_Divider/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.787    instancia_Clock_Divider/geqOp_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  instancia_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.901    instancia_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  instancia_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.169     9.227    instancia_Clock_Divider/clear
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[5]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y3           FDRE (Setup_fdre_C_R)       -0.634    14.490    instancia_Clock_Divider/clock_divide_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 instancia_Clock_Divider/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Clock_Divider/clock_divide_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.363ns (33.508%)  route 2.705ns (66.492%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  instancia_Clock_Divider/clock_divide_counter_reg[4]/Q
                         net (fo=3, routed)           1.536     7.151    instancia_Clock_Divider/clock_divide_counter_reg[4]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  instancia_Clock_Divider/geqOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.275    instancia_Clock_Divider/geqOp_carry_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  instancia_Clock_Divider/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.673    instancia_Clock_Divider/geqOp_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  instancia_Clock_Divider/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.787    instancia_Clock_Divider/geqOp_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  instancia_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.901    instancia_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  instancia_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.169     9.227    instancia_Clock_Divider/clear
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[6]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y3           FDRE (Setup_fdre_C_R)       -0.634    14.490    instancia_Clock_Divider/clock_divide_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 instancia_Clock_Divider/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Clock_Divider/clock_divide_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.363ns (33.508%)  route 2.705ns (66.492%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  instancia_Clock_Divider/clock_divide_counter_reg[4]/Q
                         net (fo=3, routed)           1.536     7.151    instancia_Clock_Divider/clock_divide_counter_reg[4]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  instancia_Clock_Divider/geqOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.275    instancia_Clock_Divider/geqOp_carry_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  instancia_Clock_Divider/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.673    instancia_Clock_Divider/geqOp_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  instancia_Clock_Divider/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.787    instancia_Clock_Divider/geqOp_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  instancia_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.901    instancia_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  instancia_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.169     9.227    instancia_Clock_Divider/clear
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[7]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X0Y3           FDRE (Setup_fdre_C_R)       -0.634    14.490    instancia_Clock_Divider/clock_divide_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 instancia_Clock_Divider/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Clock_Divider/internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 1.692ns (36.232%)  route 2.978ns (63.768%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  instancia_Clock_Divider/clock_divide_counter_reg[4]/Q
                         net (fo=3, routed)           1.536     7.151    instancia_Clock_Divider/clock_divide_counter_reg[4]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  instancia_Clock_Divider/geqOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.275    instancia_Clock_Divider/geqOp_carry_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  instancia_Clock_Divider/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.673    instancia_Clock_Divider/geqOp_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  instancia_Clock_Divider/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.787    instancia_Clock_Divider/geqOp_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  instancia_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.901    instancia_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  instancia_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.442     9.500    instancia_Clock_Divider/clear
    SLICE_X1Y3           LUT2 (Prop_lut2_I0_O)        0.329     9.829 r  instancia_Clock_Divider/internal_clock_i_1/O
                         net (fo=1, routed)           0.000     9.829    instancia_Clock_Divider/internal_clock_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  instancia_Clock_Divider/internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  instancia_Clock_Divider/internal_clock_reg/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)        0.029    15.131    instancia_Clock_Divider/internal_clock_reg
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 instancia_Clock_Divider/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Clock_Divider/clock_divide_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 1.363ns (34.869%)  route 2.546ns (65.131%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.638     5.159    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  instancia_Clock_Divider/clock_divide_counter_reg[4]/Q
                         net (fo=3, routed)           1.536     7.151    instancia_Clock_Divider/clock_divide_counter_reg[4]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.275 r  instancia_Clock_Divider/geqOp_carry_i_5/O
                         net (fo=1, routed)           0.000     7.275    instancia_Clock_Divider/geqOp_carry_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.673 r  instancia_Clock_Divider/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.673    instancia_Clock_Divider/geqOp_carry_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  instancia_Clock_Divider/geqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.787    instancia_Clock_Divider/geqOp_carry__0_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.901 r  instancia_Clock_Divider/geqOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.901    instancia_Clock_Divider/geqOp_carry__1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.058 r  instancia_Clock_Divider/geqOp_carry__2/CO[1]
                         net (fo=28, routed)          1.010     9.068    instancia_Clock_Divider/clear
    SLICE_X0Y4           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.519    14.860    instancia_Clock_Divider/clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  instancia_Clock_Divider/clock_divide_counter_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y4           FDRE (Setup_fdre_C_R)       -0.634    14.465    instancia_Clock_Divider/clock_divide_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 instancia_Display_Controller/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Display_Controller/clock_divide_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.596     1.479    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  instancia_Display_Controller/clock_divide_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    instancia_Display_Controller/clock_divide_counter_reg_n_0_[3]
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  instancia_Display_Controller/clock_divide_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.836    instancia_Display_Controller/clock_divide_counter_reg[0]_i_2_n_4
    SLICE_X3Y1           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.867     1.994    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.105     1.584    instancia_Display_Controller/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 instancia_Display_Controller/clock_divide_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Display_Controller/clock_divide_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.596     1.479    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  instancia_Display_Controller/clock_divide_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.728    instancia_Display_Controller/clock_divide_counter_reg_n_0_[7]
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  instancia_Display_Controller/clock_divide_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    instancia_Display_Controller/clock_divide_counter_reg[4]_i_1_n_4
    SLICE_X3Y2           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.867     1.994    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.105     1.584    instancia_Display_Controller/clock_divide_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 instancia_Display_Controller/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Display_Controller/clock_divide_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.596     1.479    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  instancia_Display_Controller/clock_divide_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.725    instancia_Display_Controller/clock_divide_counter_reg_n_0_[4]
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  instancia_Display_Controller/clock_divide_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    instancia_Display_Controller/clock_divide_counter_reg[4]_i_1_n_7
    SLICE_X3Y2           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.867     1.994    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[4]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.105     1.584    instancia_Display_Controller/clock_divide_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 instancia_Display_Controller/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Display_Controller/clock_divide_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.596     1.479    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  instancia_Display_Controller/clock_divide_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.730    instancia_Display_Controller/clock_divide_counter_reg_n_0_[2]
    SLICE_X3Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  instancia_Display_Controller/clock_divide_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.841    instancia_Display_Controller/clock_divide_counter_reg[0]_i_2_n_5
    SLICE_X3Y1           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.867     1.994    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[2]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.105     1.584    instancia_Display_Controller/clock_divide_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 instancia_Display_Controller/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Display_Controller/clock_divide_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.596     1.479    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  instancia_Display_Controller/clock_divide_counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.730    instancia_Display_Controller/clock_divide_counter_reg_n_0_[6]
    SLICE_X3Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  instancia_Display_Controller/clock_divide_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    instancia_Display_Controller/clock_divide_counter_reg[4]_i_1_n_5
    SLICE_X3Y2           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.867     1.994    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[6]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.105     1.584    instancia_Display_Controller/clock_divide_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 instancia_Display_Controller/clock_divide_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Display_Controller/clock_divide_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  instancia_Display_Controller/clock_divide_counter_reg[11]/Q
                         net (fo=2, routed)           0.118     1.737    instancia_Display_Controller/clock_divide_counter_reg[11]
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  instancia_Display_Controller/clock_divide_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    instancia_Display_Controller/clock_divide_counter_reg[8]_i_1_n_4
    SLICE_X3Y3           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.105     1.583    instancia_Display_Controller/clock_divide_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 instancia_Display_Controller/clock_divide_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Display_Controller/clock_divide_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  instancia_Display_Controller/clock_divide_counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.737    instancia_Display_Controller/clock_divide_counter_reg[15]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  instancia_Display_Controller/clock_divide_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    instancia_Display_Controller/clock_divide_counter_reg[12]_i_1_n_4
    SLICE_X3Y4           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.105     1.583    instancia_Display_Controller/clock_divide_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 instancia_Display_Controller/clock_divide_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Display_Controller/clock_divide_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  instancia_Display_Controller/clock_divide_counter_reg[8]/Q
                         net (fo=2, routed)           0.115     1.734    instancia_Display_Controller/clock_divide_counter_reg[8]
    SLICE_X3Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.849 r  instancia_Display_Controller/clock_divide_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.849    instancia_Display_Controller/clock_divide_counter_reg[8]_i_1_n_7
    SLICE_X3Y3           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.105     1.583    instancia_Display_Controller/clock_divide_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 instancia_Display_Controller/clock_divide_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Display_Controller/clock_divide_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  instancia_Display_Controller/clock_divide_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.736    instancia_Display_Controller/clock_divide_counter_reg[16]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.851 r  instancia_Display_Controller/clock_divide_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    instancia_Display_Controller/clock_divide_counter_reg[16]_i_1_n_7
    SLICE_X3Y5           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[16]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    instancia_Display_Controller/clock_divide_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 instancia_Display_Controller/clock_divide_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instancia_Display_Controller/clock_divide_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.478    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  instancia_Display_Controller/clock_divide_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.736    instancia_Display_Controller/clock_divide_counter_reg[12]
    SLICE_X3Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.851 r  instancia_Display_Controller/clock_divide_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    instancia_Display_Controller/clock_divide_counter_reg[12]_i_1_n_7
    SLICE_X3Y4           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     1.993    instancia_Display_Controller/clk_IBUF_BUFG
    SLICE_X3Y4           FDRE                                         r  instancia_Display_Controller/clock_divide_counter_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y4           FDRE (Hold_fdre_C_D)         0.105     1.583    instancia_Display_Controller/clock_divide_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     instancia_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     instancia_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4     instancia_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     instancia_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     instancia_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     instancia_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     instancia_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     instancia_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6     instancia_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     instancia_Clock_Divider/clock_divide_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     instancia_Clock_Divider/clock_divide_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     instancia_Clock_Divider/clock_divide_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     instancia_Clock_Divider/clock_divide_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     instancia_Clock_Divider/clock_divide_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     instancia_Clock_Divider/clock_divide_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y8     instancia_Clock_Divider/clock_divide_counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     instancia_Display_Controller/display_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     instancia_Display_Controller/display_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     instancia_Clock_Divider/clock_divide_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     instancia_Clock_Divider/clock_divide_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     instancia_Clock_Divider/clock_divide_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     instancia_Clock_Divider/clock_divide_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     instancia_Clock_Divider/clock_divide_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     instancia_Clock_Divider/clock_divide_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     instancia_Clock_Divider/clock_divide_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     instancia_Clock_Divider/clock_divide_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     instancia_Clock_Divider/clock_divide_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     instancia_Clock_Divider/clock_divide_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     instancia_Clock_Divider/clock_divide_counter_reg[18]/C



