<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>drivers/pinmux/include/pinmux_xwr68xx.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_0e51d2630c4f7c63874265cef474546c.html">pinmux</a></li><li class="navelem"><a class="el" href="dir_7da56cfbe24ae46df581cfaf10179a96.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pinmux_xwr68xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>PINMUX pad settings for 68xx device.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP13_PADAA</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP13_PADAA functionality </p>
</div></td></tr>
<tr class="memitem:gaa59903e76389e083495dc24e8726a323"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP13_PADAA</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gaa59903e76389e083495dc24e8726a323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3840f726a79212d35ae6c555326e00e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP13_PADAA_GPIO_12</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga3840f726a79212d35ae6c555326e00e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad476a52c0a1b8fb3dd6f5d4f1776ed93"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP13_PADAA_SPI_HOST_INTR</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gad476a52c0a1b8fb3dd6f5d4f1776ed93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f475aa3db0bc5c66e6a321015fa303"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP13_PADAA_SPIB_CSN1</b>&#160;&#160;&#160;6U    /*&lt; SPI Channel B Chip Select*/</td></tr>
<tr class="separator:ga91f475aa3db0bc5c66e6a321015fa303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINH13_PADAB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINH13_PADAB functionality </p>
</div></td></tr>
<tr class="memitem:ga5f1b231b27a66d13fb315947e72eea61"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH13_PADAB</b>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:ga5f1b231b27a66d13fb315947e72eea61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190936fd09343ebf6850b519298fdaa7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH13_PADAB_GPIO_13</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga190936fd09343ebf6850b519298fdaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f3d48aaf2ef8d7620105ee6f2c7d5e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH13_PADAB_GPIO_0</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga41f3d48aaf2ef8d7620105ee6f2c7d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361e37bdb47a2e85e49f5fc7c162d5fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH13_PADAB_PMIC_CLKOUT</b>&#160;&#160;&#160;2U    /*&lt; Output Clock from XWR68xx device for PMIC*/</td></tr>
<tr class="separator:ga361e37bdb47a2e85e49f5fc7c162d5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70da1c1089e400c205db7e816f953ccb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH13_PADAB_EPWM1_B</b>&#160;&#160;&#160;10U    /*&lt; PWM Module 1 - OutPut B*/</td></tr>
<tr class="separator:ga70da1c1089e400c205db7e816f953ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f756d82d45e18301bf61bd5ef373d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH13_PADAB_EPWM2_A</b>&#160;&#160;&#160;11U    /*&lt; PWM Module 2 - OutPut A*/</td></tr>
<tr class="separator:ga97f756d82d45e18301bf61bd5ef373d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINJ13_PADAC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINJ13_PADAC functionality </p>
</div></td></tr>
<tr class="memitem:ga9aac31a621926aa0dd271879ae43264e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINJ13_PADAC</b>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:ga9aac31a621926aa0dd271879ae43264e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49339810877b881e142dbd496c509797"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINJ13_PADAC_GPIO_16</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga49339810877b881e142dbd496c509797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87a81657704c499681100d753c3065b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINJ13_PADAC_GPIO_1</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gab87a81657704c499681100d753c3065b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa280e92b938cabf046dc8d725e62d3b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINJ13_PADAC_SYNC_OUT</b>&#160;&#160;&#160;2U    /*&lt; Low Frequency Synchronization Signal output*/</td></tr>
<tr class="separator:gaa280e92b938cabf046dc8d725e62d3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7123d6bd37c1554a1e448366366d60"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINJ13_PADAC_DMM_MUXIN</b></td></tr>
<tr class="separator:ga8a7123d6bd37c1554a1e448366366d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d2e57cf9d660eced06a0469dfe73355"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINJ13_PADAC_SPIB_CSN1</b>&#160;&#160;&#160;13U    /*&lt; SPI Channel B Chip Select (Instance ID 1)*/</td></tr>
<tr class="separator:ga6d2e57cf9d660eced06a0469dfe73355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2fe5b25dce2b3195fd538670647f67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINJ13_PADAC_SPIB_CSN2</b>&#160;&#160;&#160;14U    /*&lt; SPI Channel B Chip Select (Instance ID 2)*/</td></tr>
<tr class="separator:ga3e2fe5b25dce2b3195fd538670647f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5920dce6f0345af2143aeaec8eb858"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINJ13_PADAC_EPWM1_SYNCI</b>&#160;&#160;&#160;15U    /*&lt; PWM Module 1 - Input Synchronization Signal*/</td></tr>
<tr class="separator:ga3f5920dce6f0345af2143aeaec8eb858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PIND13_PADAD</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PIND13_PADAD functionality </p>
</div></td></tr>
<tr class="memitem:ga4c2995f18d600e9206175c3f3ad5cc11"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PIND13_PADAD</b>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:ga4c2995f18d600e9206175c3f3ad5cc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532035fdfc60df8f672165c1ed2ce2d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PIND13_PADAD_GPIO_19</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga532035fdfc60df8f672165c1ed2ce2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ee8a4471ca820e28f8d561c7952ed9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PIND13_PADAD_SPIA_MOSI</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Master Out Slave In*/</td></tr>
<tr class="separator:ga26ee8a4471ca820e28f8d561c7952ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42034ccf8beecf08f53376dbe062744c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PIND13_PADAD_CANFD_RX</b>&#160;&#160;&#160;2U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:ga42034ccf8beecf08f53376dbe062744c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a0619f2db7e14867c4a9aed927af22"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PIND13_PADAD_DSS_UART_TX</b>&#160;&#160;&#160;8U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:ga19a0619f2db7e14867c4a9aed927af22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINE14_PADAE</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINE14_PADAE functionality </p>
</div></td></tr>
<tr class="memitem:ga242f1da6d9639c8bad908ab87fa17022"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINE14_PADAE</b>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:ga242f1da6d9639c8bad908ab87fa17022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fde357053deb7dbd5b2cd6fc1be66fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINE14_PADAE_GPIO_20</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga2fde357053deb7dbd5b2cd6fc1be66fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c952ae61d48b13cc28239c286e34eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINE14_PADAE_SPIA_MISO</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Master In Slave Out*/</td></tr>
<tr class="separator:gac0c952ae61d48b13cc28239c286e34eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23427a87703066df501428b631d7b7d8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINE14_PADAE_CANFD_TX</b>&#160;&#160;&#160;2U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:ga23427a87703066df501428b631d7b7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINE13_PADAF</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINE13_PADAF functionality </p>
</div></td></tr>
<tr class="memitem:ga71c6f62bb93ffcdc8e76494c78432405"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINE13_PADAF</b>&#160;&#160;&#160;5U</td></tr>
<tr class="separator:ga71c6f62bb93ffcdc8e76494c78432405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d188cdaf374df88a215b098f1e14a2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINE13_PADAF_GPIO_3</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga8d188cdaf374df88a215b098f1e14a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafead03e16ffc1e45b1a501c884d26085"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINE13_PADAF_SPIA_CLK</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Clock*/</td></tr>
<tr class="separator:gafead03e16ffc1e45b1a501c884d26085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbd257411900c9a3ad04a48ea182fa8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINE13_PADAF_DSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:gaebbd257411900c9a3ad04a48ea182fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINE15_PADAG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINE15_PADAG functionality </p>
</div></td></tr>
<tr class="memitem:ga94dbb423223234797b7c40fa28957027"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINE15_PADAG</b>&#160;&#160;&#160;6U</td></tr>
<tr class="separator:ga94dbb423223234797b7c40fa28957027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc8cb1a71918f47588c0f7e16330bf6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINE15_PADAG_GPIO_30</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gacdc8cb1a71918f47588c0f7e16330bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4964a051baad52f4507fdc0050f5693"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINE15_PADAG_SPIA_CSN</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Chip Select*/</td></tr>
<tr class="separator:gaa4964a051baad52f4507fdc0050f5693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINF13_PADAH</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINF13_PADAH functionality </p>
</div></td></tr>
<tr class="memitem:ga70a3128fe0dc689064645760cb4a135f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINF13_PADAH</b>&#160;&#160;&#160;7U</td></tr>
<tr class="separator:ga70a3128fe0dc689064645760cb4a135f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3991d1799152046a3fc8570a05795a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINF13_PADAH_GPIO_21</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gae3991d1799152046a3fc8570a05795a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f17f15f37f3aba31a2f20e1a372ae0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINF13_PADAH_SPIB_MOSI</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B - Master Out Slave In*/</td></tr>
<tr class="separator:ga27f17f15f37f3aba31a2f20e1a372ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aaa087d1f479fa2a6e06709927c9e97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINF13_PADAH_I2C_SDA</b>&#160;&#160;&#160;2U    /*&lt; I2C Data */</td></tr>
<tr class="separator:ga2aaa087d1f479fa2a6e06709927c9e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PING14_PADAI</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PING14_PADAI functionality </p>
</div></td></tr>
<tr class="memitem:gafeebd554406b01c1f61b9afb8122d31a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PING14_PADAI</b>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:gafeebd554406b01c1f61b9afb8122d31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5425fdb9f07eee15e09250ea0dea185c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PING14_PADAI_GPIO_22</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga5425fdb9f07eee15e09250ea0dea185c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05337a2b3c6432c72054ef17f4e370b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PING14_PADAI_SPIB_MISO</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B - Master In Slave Out*/</td></tr>
<tr class="separator:gab05337a2b3c6432c72054ef17f4e370b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5676fae3f5e6006319601b50c2dac8ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PING14_PADAI_I2C_SCL</b>&#160;&#160;&#160;2U    /*&lt; I2C Clock*/</td></tr>
<tr class="separator:ga5676fae3f5e6006319601b50c2dac8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfdd8b65aa6dcfef0a9c66308d1532b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PING14_PADAI_DSS_UART_TX</b>&#160;&#160;&#160;6U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:gabfdd8b65aa6dcfef0a9c66308d1532b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINF14_PADAJ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINF14_PADAJ functionality </p>
</div></td></tr>
<tr class="memitem:gaedcaed2a8e25c113b8bde2b4a7fe8f03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINF14_PADAJ</b>&#160;&#160;&#160;9U</td></tr>
<tr class="separator:gaedcaed2a8e25c113b8bde2b4a7fe8f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c64362da56733fe156d2d79449a638"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINF14_PADAJ_GPIO_5</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga19c64362da56733fe156d2d79449a638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7fe4ae53b9c3bee10195a65da37a9a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINF14_PADAJ_SPIB_CLK</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B - Clock*/</td></tr>
<tr class="separator:ga7c7fe4ae53b9c3bee10195a65da37a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7394331f07d562327dc657cedc58a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINF14_PADAJ_MSS_UARTA_RX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Receive*/</td></tr>
<tr class="separator:gaac7394331f07d562327dc657cedc58a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e59a5c07885572be49f78718d28076"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINF14_PADAJ_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga08e59a5c07885572be49f78718d28076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ff2eb0aa3ed81c382f1e82175c1521"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINF14_PADAJ_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga23ff2eb0aa3ed81c382f1e82175c1521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597673a61c824efc94124c34d220ab2a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINF14_PADAJ_CANFD_RX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:ga597673a61c824efc94124c34d220ab2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINH14_PADAK</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINH14_PADAK functionality </p>
</div></td></tr>
<tr class="memitem:gaf9d9805d7e42e06da8c9e4871518ec9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH14_PADAK</b>&#160;&#160;&#160;10U</td></tr>
<tr class="separator:gaf9d9805d7e42e06da8c9e4871518ec9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c18eead20470d48cee618ed2040f9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH14_PADAK_GPIO_4</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga65c18eead20470d48cee618ed2040f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7f956767a5a0c0533c12b7d46a92bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH14_PADAK_SPIB_CSN</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B Chip Select (Instance ID 0)*/</td></tr>
<tr class="separator:gaae7f956767a5a0c0533c12b7d46a92bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f8aea9ff973ed1ea20e856f6934a5f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH14_PADAK_MSS_UARTA_TX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:ga09f8aea9ff973ed1ea20e856f6934a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c374adec3632c622396e421c6e3dd51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH14_PADAK_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga6c374adec3632c622396e421c6e3dd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17eead1f19f6f9b6c70f50b2af78c081"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH14_PADAK_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga17eead1f19f6f9b6c70f50b2af78c081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991e0a273e13bd2d4420fb2d090ff9f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH14_PADAK_QSPI_CLKEXT</b>&#160;&#160;&#160;8U    /*&lt; QSPI Clock (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga991e0a273e13bd2d4420fb2d090ff9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef578512f8541675def08ae220e90bd5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINH14_PADAK_CANFD_TX</b>&#160;&#160;&#160;9U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:gaef578512f8541675def08ae220e90bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR13_PADAL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR13_PADAL functionality </p>
</div></td></tr>
<tr class="memitem:gae032add3646f4395163ca67f674e31fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR13_PADAL</b>&#160;&#160;&#160;11U</td></tr>
<tr class="separator:gae032add3646f4395163ca67f674e31fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7add976895d08c0ddf3b0995c0cd1d19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR13_PADAL_GPIO_8</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga7add976895d08c0ddf3b0995c0cd1d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3dd251ad8f31bc22b22136ee8dbed08"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR13_PADAL_QSPI_D0</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data Line #0 (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:gac3dd251ad8f31bc22b22136ee8dbed08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7203d7b0c2adfa4cd3cfe8a106db5247"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR13_PADAL_SPIB_MISO</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B - Master In Slave Out*/</td></tr>
<tr class="separator:ga7203d7b0c2adfa4cd3cfe8a106db5247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN12_PADAM</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN12_PADAM functionality </p>
</div></td></tr>
<tr class="memitem:ga7265456f91783efa8e2c444c595eba05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN12_PADAM</b>&#160;&#160;&#160;12U</td></tr>
<tr class="separator:ga7265456f91783efa8e2c444c595eba05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd2c71776bb03ad45fdac315bb98f5b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN12_PADAM_GPIO_9</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaebd2c71776bb03ad45fdac315bb98f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7f601ef5d5ee68701651298c81d8e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN12_PADAM_QSPI_D1</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data Line #1 (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga5f7f601ef5d5ee68701651298c81d8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a294a5c8d003c490a0c5041c9abc4b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN12_PADAM_SPIB_MOSI</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B - Master Out Slave In*/</td></tr>
<tr class="separator:ga6a294a5c8d003c490a0c5041c9abc4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d4964217f83ea5e76a92244c518ce1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN12_PADAM_SPIB_CSN2</b>&#160;&#160;&#160;8U    /*&lt; SPI Channel B Chip Select (Instance ID 2)*/</td></tr>
<tr class="separator:gac0d4964217f83ea5e76a92244c518ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR14_PADAN</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR14_PADAN functionality </p>
</div></td></tr>
<tr class="memitem:ga4621957151fa1cf2f38ae090effa8baf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR14_PADAN</b>&#160;&#160;&#160;13U</td></tr>
<tr class="separator:ga4621957151fa1cf2f38ae090effa8baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a91e5e002c0d65ad2bd9291ec30319"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR14_PADAN_GPIO_10</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaa9a91e5e002c0d65ad2bd9291ec30319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02033ca56840836d9b40f6c91c50fc12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR14_PADAN_QSPI_D2</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data Line #2 (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga02033ca56840836d9b40f6c91c50fc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4f0e52d4dca7fb9f8f3f38e8f6fdcd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR14_PADAN_CANFD_TX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:gafc4f0e52d4dca7fb9f8f3f38e8f6fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP12_PADAO</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP12_PADAO functionality </p>
</div></td></tr>
<tr class="memitem:ga3296e3d98eb35de10a1bbc94c164a198"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP12_PADAO</b>&#160;&#160;&#160;14U</td></tr>
<tr class="separator:ga3296e3d98eb35de10a1bbc94c164a198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ab48588ad0a7578d76efc54d4286c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP12_PADAO_GPIO_11</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gac6ab48588ad0a7578d76efc54d4286c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb95396ef5eb9ac7c803d98ff160263"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP12_PADAO_QSPI_D3</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data Line #3 (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:gabdb95396ef5eb9ac7c803d98ff160263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e85f2d03a31fdac9e00564c5d74f6b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP12_PADAO_CANFD_RX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:ga1e85f2d03a31fdac9e00564c5d74f6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR12_PADAP</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR12_PADAP functionality </p>
</div></td></tr>
<tr class="memitem:ga6ba53832575d3c50a64075717f33aba7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR12_PADAP</b>&#160;&#160;&#160;15U</td></tr>
<tr class="separator:ga6ba53832575d3c50a64075717f33aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26111f4364caa5622ac42307a70cbb8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR12_PADAP_GPIO_7</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gae26111f4364caa5622ac42307a70cbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b86bc9a6ce1cf9b6b6beb6435bc57c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR12_PADAP_QSPI_CLK</b>&#160;&#160;&#160;1U    /*&lt; QSPI Clock (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga4b86bc9a6ce1cf9b6b6beb6435bc57c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47094ee18f2e1dd9c885d90a6491ecc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR12_PADAP_SPIB_CLK</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B - Clock*/</td></tr>
<tr class="separator:gaf47094ee18f2e1dd9c885d90a6491ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c26f634bfef9c7a5eeeef3ca495530e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR12_PADAP_DSS_UART_TX</b>&#160;&#160;&#160;6U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:ga9c26f634bfef9c7a5eeeef3ca495530e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP11_PADAQ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP11_PADAQ functionality </p>
</div></td></tr>
<tr class="memitem:gaf3e6a0ea6800c52d99d731ceecc3d06d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP11_PADAQ</b>&#160;&#160;&#160;16U</td></tr>
<tr class="separator:gaf3e6a0ea6800c52d99d731ceecc3d06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86dcbb9425e69c756247b6e78f3f4b83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP11_PADAQ_GPIO_6</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga86dcbb9425e69c756247b6e78f3f4b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3996d7ccb5cbbf41b6f72f1d2a37633b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP11_PADAQ_QSPI_CSN</b>&#160;&#160;&#160;1U    /*&lt; QSPI Chip Select (Used with Serial Data Flash)*/</td></tr>
<tr class="separator:ga3996d7ccb5cbbf41b6f72f1d2a37633b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f27a12c85711c8a854ec31668d5048"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP11_PADAQ_SPIB_CSN</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B Chip Select (Instance ID 0)*/</td></tr>
<tr class="separator:ga08f27a12c85711c8a854ec31668d5048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN7_PADAR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN7_PADAR functionality </p>
</div></td></tr>
<tr class="memitem:gabd84bf25e76c91921bbc6e29d3e59809"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN7_PADAR</b>&#160;&#160;&#160;17U</td></tr>
<tr class="separator:gabd84bf25e76c91921bbc6e29d3e59809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c44872432b85368d360b59b65cf0ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN7_PADAR_NERROR_IN</b></td></tr>
<tr class="separator:ga64c44872432b85368d360b59b65cf0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN9_PADAS</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN9_PADAS functionality </p>
</div></td></tr>
<tr class="memitem:ga7bd14cc91df8a1523ca1f43d71d21903"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN9_PADAS</b>&#160;&#160;&#160;18U</td></tr>
<tr class="separator:ga7bd14cc91df8a1523ca1f43d71d21903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5337783859157a66604127e05c9eb347"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN9_PADAS_WARM_RESET</b></td></tr>
<tr class="separator:ga5337783859157a66604127e05c9eb347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN6_PADAT</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN6_PADAT functionality </p>
</div></td></tr>
<tr class="memitem:gae9f169fcc387d17becb4b570cddb2f40"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN6_PADAT</b>&#160;&#160;&#160;19U</td></tr>
<tr class="separator:gae9f169fcc387d17becb4b570cddb2f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590e465774fa39d4d92a59f70cc37255"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN6_PADAT_NERROR_OUT</b></td></tr>
<tr class="separator:ga590e465774fa39d4d92a59f70cc37255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP10_PADAU</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP10_PADAU functionality </p>
</div></td></tr>
<tr class="memitem:gaa0e449d2731179ec5e8e9a16056a0d66"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP10_PADAU</b>&#160;&#160;&#160;20U</td></tr>
<tr class="separator:gaa0e449d2731179ec5e8e9a16056a0d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2eaccd1858afda83dadd1e9c7306036"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP10_PADAU_GPIO_17</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaf2eaccd1858afda83dadd1e9c7306036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0150d4a6dc6c688368d6f16716dabc44"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP10_PADAU_TCK</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Clock*/</td></tr>
<tr class="separator:ga0150d4a6dc6c688368d6f16716dabc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd392c70313fbc57b7859e226ce80008"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP10_PADAU_MSS_UARTB_TX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:gabd392c70313fbc57b7859e226ce80008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4635e055fd1b2859228ec5108fee695b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP10_PADAU_CANFD_TX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:ga4635e055fd1b2859228ec5108fee695b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN10_PADAV</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN10_PADAV functionality </p>
</div></td></tr>
<tr class="memitem:gac668b5dfbbe867912dd35a3476c32ec7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN10_PADAV</b>&#160;&#160;&#160;21U</td></tr>
<tr class="separator:gac668b5dfbbe867912dd35a3476c32ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf8891c3c58e70dbff4f6db01bc2e37"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN10_PADAV_GPIO_18</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga8bf8891c3c58e70dbff4f6db01bc2e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd60f546f80d5bca066e4f729083976"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN10_PADAV_TMS</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Mode Signal*/</td></tr>
<tr class="separator:gaecd60f546f80d5bca066e4f729083976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8adfe0db3d870d2bf452ae299407e1c7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN10_PADAV_BSS_UART_TX</b>&#160;&#160;&#160;2U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga8adfe0db3d870d2bf452ae299407e1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bfa36c5dd3f1e8909803b28a7c09ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN10_PADAV_CANFD_RX</b>&#160;&#160;&#160;6U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:ga04bfa36c5dd3f1e8909803b28a7c09ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR11_PADAW</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR11_PADAW functionality </p>
</div></td></tr>
<tr class="memitem:ga21505e207da45a47e58ba8dcc9dea75b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR11_PADAW</b>&#160;&#160;&#160;22U</td></tr>
<tr class="separator:ga21505e207da45a47e58ba8dcc9dea75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e6be8973819a89c3f8fafd2b732972"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR11_PADAW_GPIO_23</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gad5e6be8973819a89c3f8fafd2b732972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463d2d64e65e320715bd77a0fb2d9945"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR11_PADAW_TDI</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Data Input */</td></tr>
<tr class="separator:ga463d2d64e65e320715bd77a0fb2d9945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bc038d89468d7cbd8b80881cd2ccd0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR11_PADAW_MSS_UARTA_RX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Receive*/</td></tr>
<tr class="separator:gad4bc038d89468d7cbd8b80881cd2ccd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN13_PADAX</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN13_PADAX functionality </p>
</div></td></tr>
<tr class="memitem:ga76c697764c8f3863b711defe15145d64"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN13_PADAX</b>&#160;&#160;&#160;23U</td></tr>
<tr class="separator:ga76c697764c8f3863b711defe15145d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3149e736af10f660c1fa5e15a4641de0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN13_PADAX_GPIO_24</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga3149e736af10f660c1fa5e15a4641de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4026020e2a7825144e2ed6ae928c71c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN13_PADAX_TDO</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Data Output*/</td></tr>
<tr class="separator:ga4026020e2a7825144e2ed6ae928c71c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb96e05bcecaa71a0462274c8da6fad6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN13_PADAX_MSS_UARTA_TX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:gadb96e05bcecaa71a0462274c8da6fad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5dc2b1ffb566ab7db380332b8e4006"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN13_PADAX_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga2e5dc2b1ffb566ab7db380332b8e4006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4321a67a6a36361a6d41ad133685e80f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN13_PADAX_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga4321a67a6a36361a6d41ad133685e80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddfd13cce4d921812bdfe0f531e2d2c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN13_PADAX_NDMM_EN</b>&#160;&#160;&#160;9U    /*&lt; Debug Interface (Hardware In Loop) Enable - Active Low Signal*/</td></tr>
<tr class="separator:ga5ddfd13cce4d921812bdfe0f531e2d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN8_PADAY</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN8_PADAY functionality </p>
</div></td></tr>
<tr class="memitem:gaa6d8dae015c4162d67ee2ff0a97e8595"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN8_PADAY</b>&#160;&#160;&#160;24U</td></tr>
<tr class="separator:gaa6d8dae015c4162d67ee2ff0a97e8595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac63b002be8249a46be08e97eccbbf58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN8_PADAY_GPIO_25</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaac63b002be8249a46be08e97eccbbf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f91c8ac082d5b8cfb61c8c8163d13a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN8_PADAY_MCU_CLKOUT</b>&#160;&#160;&#160;1U    /*&lt; Programmable clock given out to external MCU or the processor*/</td></tr>
<tr class="separator:gaa6f91c8ac082d5b8cfb61c8c8163d13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60449677ffdd374d3fa1339dcd0f0115"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN8_PADAY_EPWM1_A</b>&#160;&#160;&#160;12U    /*&lt; PWM Module 1 - OutPut A*/</td></tr>
<tr class="separator:ga60449677ffdd374d3fa1339dcd0f0115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINK13_PADAZ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINK13_PADAZ functionality </p>
</div></td></tr>
<tr class="memitem:gaba4efe78756b0793ca6a9c2a537db20c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINK13_PADAZ</b>&#160;&#160;&#160;25U</td></tr>
<tr class="separator:gaba4efe78756b0793ca6a9c2a537db20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92999880653f6215b3853ea240d4154"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINK13_PADAZ_GPIO_26</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gac92999880653f6215b3853ea240d4154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8724da319c9fe1e3fc9f636d98df7b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINK13_PADAZ_GPIO_2</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga2f8724da319c9fe1e3fc9f636d98df7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga178551562b25ade2dec2b49e1063a363"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINK13_PADAZ_OSC_CLKOUT</b>&#160;&#160;&#160;2U    /*&lt; Reference clock output from clocking sub system after cleanup PLL*/</td></tr>
<tr class="separator:ga178551562b25ade2dec2b49e1063a363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220d483a224efcdd67f8ac6a26c63b1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINK13_PADAZ_MSS_UARTB_TX</b>&#160;&#160;&#160;7U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga220d483a224efcdd67f8ac6a26c63b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e01cbb9c6d8f7905dc6eaad32e0daf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINK13_PADAZ_BSS_UART_TX</b>&#160;&#160;&#160;8U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:gaf0e01cbb9c6d8f7905dc6eaad32e0daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2efc4efa8bd1e974fa042d1faf2936"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINK13_PADAZ_SYNC_OUT</b>&#160;&#160;&#160;9U    /*&lt; Low Frequency Synchronization Signal output*/</td></tr>
<tr class="separator:ga7d2efc4efa8bd1e974fa042d1faf2936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a0f2267797f50b4de45e4da0fb3823"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINK13_PADAZ_PMIC_CLKOUT</b>&#160;&#160;&#160;10U    /*&lt; Output Clock from XWR68xx device for PMIC*/</td></tr>
<tr class="separator:ga93a0f2267797f50b4de45e4da0fb3823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP9_PADBA</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP9_PADBA functionality </p>
</div></td></tr>
<tr class="memitem:gadd22748a19dcf55f30278ae9914ff792"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP9_PADBA</b>&#160;&#160;&#160;26U</td></tr>
<tr class="separator:gadd22748a19dcf55f30278ae9914ff792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f2a8dd2eb722baae7071de6caadbfa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP9_PADBA_GPIO_27</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga32f2a8dd2eb722baae7071de6caadbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f2e43893a3dca777a47ef570cba0aca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP9_PADBA_PMIC_CLKOUT</b>&#160;&#160;&#160;1U    /*&lt; Output Clock from XWR68xx device for PMIC*/</td></tr>
<tr class="separator:ga4f2e43893a3dca777a47ef570cba0aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f58a4c4d6ec42e0c0a27ef1054a415"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP9_PADBA_EPWM1_B</b>&#160;&#160;&#160;11U    /*&lt; PWM Module 1 - OutPut B*/</td></tr>
<tr class="separator:ga86f58a4c4d6ec42e0c0a27ef1054a415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1402df6c7cf604dea5f41cb18cf66796"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP9_PADBA_EPWM2_A</b>&#160;&#160;&#160;12U    /*&lt; PWM Module 2- OutPut A*/</td></tr>
<tr class="separator:ga1402df6c7cf604dea5f41cb18cf66796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP4_PADBB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP4_PADBB functionality </p>
</div></td></tr>
<tr class="memitem:gaef1ece9fd91ec0ebe8abaf5ac7e3fbcd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP4_PADBB</b>&#160;&#160;&#160;27U</td></tr>
<tr class="separator:gaef1ece9fd91ec0ebe8abaf5ac7e3fbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb258c5def15097b1e93454a2a47f8c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP4_PADBB_GPIO_28</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaeeb258c5def15097b1e93454a2a47f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b29e7432360662b5ae2f2333284162"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP4_PADBB_SYNC_IN</b>&#160;&#160;&#160;1U    /*&lt; Low frequency Synchronization signal input */</td></tr>
<tr class="separator:gae6b29e7432360662b5ae2f2333284162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aba5ad3751b3520767d53d8dd131579"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP4_PADBB_MSS_UARTB_RX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Receiver*/</td></tr>
<tr class="separator:ga2aba5ad3751b3520767d53d8dd131579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a5daae207d71dec9d7c5a84672b04a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP4_PADBB_DMM_MUXIN</b>&#160;&#160;&#160;7U    /*&lt; Debug Interface (Hardware In Loop) Mux Select between DMM1 and DMM2 (Two Instances)*/</td></tr>
<tr class="separator:ga85a5daae207d71dec9d7c5a84672b04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb37ca3ca2918c19eeace035f586feca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP4_PADBB_SYNC_OUT</b>&#160;&#160;&#160;9U    /*&lt; Low Frequency Synchronization Signal output*/</td></tr>
<tr class="separator:gabb37ca3ca2918c19eeace035f586feca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PING13_PADBC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PING13_PADBC functionality </p>
</div></td></tr>
<tr class="memitem:gad7892012cc6d5e586087c5e74c2dbb77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PING13_PADBC</b>&#160;&#160;&#160;28U</td></tr>
<tr class="separator:gad7892012cc6d5e586087c5e74c2dbb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f98d54654f3ba5ea5b22140d0d3ec5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PING13_PADBC_GPIO_29</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga08f98d54654f3ba5ea5b22140d0d3ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51cd03f03e213c6fc696487a97433f04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PING13_PADBC_SYNC_OUT</b>&#160;&#160;&#160;1U    /*&lt; Low Frequency Synchronization Signal output*/</td></tr>
<tr class="separator:ga51cd03f03e213c6fc696487a97433f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af99bf9db04336663b3a2d42b16976f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PING13_PADBC_DMM_MUXIN</b>&#160;&#160;&#160;9U    /*&lt; Debug Interface (Hardware In Loop) Mux Select between DMM1 and DMM2 (Two Instances)*/</td></tr>
<tr class="separator:ga8af99bf9db04336663b3a2d42b16976f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4e1e23150e3c81fe90f4db348e952fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PING13_PADBC_SPIB_CSN1</b>&#160;&#160;&#160;10U    /*&lt; SPI Channel B Chip Select (Instance ID 1)*/</td></tr>
<tr class="separator:gaf4e1e23150e3c81fe90f4db348e952fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b04037142944746859763ea3efda0c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PING13_PADBC_SPIB_CSN2</b>&#160;&#160;&#160;11U    /*&lt; SPI Channel B Chip Select (Instance ID 2)*/</td></tr>
<tr class="separator:ga8b04037142944746859763ea3efda0c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN4_PADBD</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN4_PADBD functionality </p>
</div></td></tr>
<tr class="memitem:ga0e089eb5e8edfaab338295c77a87077b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN4_PADBD</b>&#160;&#160;&#160;29U</td></tr>
<tr class="separator:ga0e089eb5e8edfaab338295c77a87077b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a503666dcecee937434c8a14024482"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN4_PADBD_GPIO_15</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga67a503666dcecee937434c8a14024482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e41f1a062fd0cb78c647105e4b8024c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN4_PADBD_RS232_RX</b>&#160;&#160;&#160;1U    /*&lt; Debug UART (Operates as Bus Master) - Receive Signal*/</td></tr>
<tr class="separator:ga5e41f1a062fd0cb78c647105e4b8024c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d779944493338f331e1e4be48252b3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN4_PADBD_MSS_UARTA_RX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Receive*/</td></tr>
<tr class="separator:ga90d779944493338f331e1e4be48252b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5175811260371d91daa2bc6707283d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN4_PADBD_BSS_UART_TX</b>&#160;&#160;&#160;6U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:gae5175811260371d91daa2bc6707283d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502dd27929a57cdf4c706a18711a5c4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN4_PADBD_MSS_UARTB_RX</b>&#160;&#160;&#160;7U    /*&lt; Master Subsystem  - UART B Receive*/</td></tr>
<tr class="separator:ga502dd27929a57cdf4c706a18711a5c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8212bf3048fbd3e0ef732f2f5a754501"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN4_PADBD_CANFD_RX</b>&#160;&#160;&#160;8U    /*&lt; CAN FD (MCAN) Receive Signal*/</td></tr>
<tr class="separator:ga8212bf3048fbd3e0ef732f2f5a754501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac937ec6c2c887820c111867b3a4cfdeb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN4_PADBD_I2C_SCL</b>&#160;&#160;&#160;9U    /*&lt; I2C Clock*/</td></tr>
<tr class="separator:gac937ec6c2c887820c111867b3a4cfdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c31764085086e723677fac89d545cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN4_PADBD_EPWM2_A</b>&#160;&#160;&#160;10U    /*&lt; PWM Module 2 - OutPut A*/</td></tr>
<tr class="separator:ga88c31764085086e723677fac89d545cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc54886218d4edafda9984c3f990774b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN4_PADBD_EPWM2_B</b>&#160;&#160;&#160;11U    /*&lt; PWM Module 2- OutPut B*/</td></tr>
<tr class="separator:gacc54886218d4edafda9984c3f990774b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9305a18490cd9b6c5304c174d07d3b5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN4_PADBD_EPWM3_A</b>&#160;&#160;&#160;12U    /*&lt; PWM Module 3 - OutPut A*/</td></tr>
<tr class="separator:ga9305a18490cd9b6c5304c174d07d3b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN5_PADBE</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN5_PADBE functionality </p>
</div></td></tr>
<tr class="memitem:ga04b0817ea80df00cd1ecb1361f94bf39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN5_PADBE</b>&#160;&#160;&#160;30U</td></tr>
<tr class="separator:ga04b0817ea80df00cd1ecb1361f94bf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c09466562636fb083d2a99558d15f29"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN5_PADBE_GPIO_14</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga7c09466562636fb083d2a99558d15f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa68b2f4e1f6c29b4d8197c221c2990"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN5_PADBE_RS232_TX</b>&#160;&#160;&#160;1U    /*&lt; Debug UART (Operates as Bus Master) - Receive Signal*/</td></tr>
<tr class="separator:ga4aa68b2f4e1f6c29b4d8197c221c2990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a4a6442d0eef54f85935e9f7b12e1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN5_PADBE_MSS_UARTA_TX</b>&#160;&#160;&#160;5U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:gae7a4a6442d0eef54f85935e9f7b12e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabafd66004867d655ea1dab3d2445a31e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN5_PADBE_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:gabafd66004867d655ea1dab3d2445a31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332d91491a86264d03acd380fe9f8875"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN5_PADBE_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga332d91491a86264d03acd380fe9f8875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ff5873b7f931b7f000ce1b99bd8883"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN5_PADBE_CANFD_TX</b>&#160;&#160;&#160;10U    /*&lt; CAN FD (MCAN) Transmit Signal*/</td></tr>
<tr class="separator:gae0ff5873b7f931b7f000ce1b99bd8883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e6d1d1a2531c69f717b132dbb2edb8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN5_PADBE_I2C_SDA</b>&#160;&#160;&#160;11U    /*&lt; I2C Data */</td></tr>
<tr class="separator:ga0e6d1d1a2531c69f717b132dbb2edb8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc19b113126fba4ea4da5b8b0702e81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN5_PADBE_EPWM1_A</b>&#160;&#160;&#160;12U    /*&lt; PWM Module 1 - OutPut A*/</td></tr>
<tr class="separator:ga7dc19b113126fba4ea4da5b8b0702e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87a6992af0ca32b2c0966a1830c92fef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN5_PADBE_EPWM1_B</b>&#160;&#160;&#160;13U    /*&lt; PWM Module 1 - OutPut B*/</td></tr>
<tr class="separator:ga87a6992af0ca32b2c0966a1830c92fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a157328dc6840b383aaed24b911483"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN5_PADBE_NDMM_EN</b>&#160;&#160;&#160;14U    /*&lt; Debug Interface (Hardware In Loop) Enable - Active Low Signal*/</td></tr>
<tr class="separator:ga08a157328dc6840b383aaed24b911483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8fb7c086376b870b338f5ea30a4bfb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN5_PADBE_EPWM2_A</b>&#160;&#160;&#160;15U    /*&lt; PWM Module 2 - OutPut A*/</td></tr>
<tr class="separator:gaff8fb7c086376b870b338f5ea30a4bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR4_PADBF</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR4_PADBF functionality </p>
</div></td></tr>
<tr class="memitem:gaff7731e98896990149fb9826d90c2f96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR4_PADBF</b>&#160;&#160;&#160;31U</td></tr>
<tr class="separator:gaff7731e98896990149fb9826d90c2f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fca10f75ce5abebf4db0d9a4577e33"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR4_PADBF_TRACE_DATA0</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga40fca10f75ce5abebf4db0d9a4577e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e0ea6af02fa6c545cf461b2f94d80ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR4_PADBF_GPIO_31</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga6e0ea6af02fa6c545cf461b2f94d80ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e05b4cd0729efa8a7a8f4a26cda66aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR4_PADBF_DMM0</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga4e05b4cd0729efa8a7a8f4a26cda66aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8abff672c25ef6f7f38b925543dff7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR4_PADBF_MSS_UARTA_TX</b>&#160;&#160;&#160;4U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:gacc8abff672c25ef6f7f38b925543dff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP5_PADBG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP5_PADBG functionality </p>
</div></td></tr>
<tr class="memitem:gaba59c39fe226bfc6d182cb7c05044262"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP5_PADBG</b>&#160;&#160;&#160;32U</td></tr>
<tr class="separator:gaba59c39fe226bfc6d182cb7c05044262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f09b1669819dd4980926709208f4e1c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP5_PADBG_TRACE_DATA1</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga7f09b1669819dd4980926709208f4e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51db73a9da0913e15b33277dc9a88da5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP5_PADBG_GPIO_32</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga51db73a9da0913e15b33277dc9a88da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe19d977039e9a8ce4d2399356af3c34"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP5_PADBG_DMM1</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:gabe19d977039e9a8ce4d2399356af3c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR5_PADBH</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR5_PADBH functionality </p>
</div></td></tr>
<tr class="memitem:ga6ff25ef595ca16e8d71170478b4ab7b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR5_PADBH</b>&#160;&#160;&#160;33U</td></tr>
<tr class="separator:ga6ff25ef595ca16e8d71170478b4ab7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2d564935117e451d00399bb057820c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR5_PADBH_TRACE_DATA2</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gaad2d564935117e451d00399bb057820c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18873cf9b07a310106ee3d1ac7c9b704"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR5_PADBH_GPIO_33</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga18873cf9b07a310106ee3d1ac7c9b704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87696ac2632924de25b164504d92e6dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR5_PADBH_DMM2</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga87696ac2632924de25b164504d92e6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP6_PADBI</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP6_PADBI functionality </p>
</div></td></tr>
<tr class="memitem:gafd14e866da5c2b68883c4642a59a44e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP6_PADBI</b>&#160;&#160;&#160;34U</td></tr>
<tr class="separator:gafd14e866da5c2b68883c4642a59a44e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9341cbbbec55c91cfaf56d1f8d579b3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP6_PADBI_TRACE_DATA3</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gab9341cbbbec55c91cfaf56d1f8d579b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31753cf04263f217df10e502434b4951"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP6_PADBI_GPIO_34</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga31753cf04263f217df10e502434b4951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dca83fd430d6b4e263ca32e58532602"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP6_PADBI_DMM3</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga9dca83fd430d6b4e263ca32e58532602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad948d989477192e2ba542c105ee91c62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP6_PADBI_EPWM3_SYNCO</b>&#160;&#160;&#160;4U    /*&lt; */</td></tr>
<tr class="separator:gad948d989477192e2ba542c105ee91c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR7_PADBJ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR7_PADBJ functionality </p>
</div></td></tr>
<tr class="memitem:gabbd869e4e7bca8583d68b3c985f85338"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR7_PADBJ</b>&#160;&#160;&#160;35U</td></tr>
<tr class="separator:gabbd869e4e7bca8583d68b3c985f85338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d3f84bfa58fc5153682b9ba65a290d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR7_PADBJ_TRACE_DATA4</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gad4d3f84bfa58fc5153682b9ba65a290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbcf00960ea4318586eef63103d3e29e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR7_PADBJ_GPIO_35</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gabbcf00960ea4318586eef63103d3e29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e43143e8e3cf683121272d12b98c9f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR7_PADBJ_DMM4</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga6e43143e8e3cf683121272d12b98c9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42cef84af1070003d6bbf9dcfbc3fc6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR7_PADBJ_EPWM2_SYNCO</b>&#160;&#160;&#160;4U    /*&lt; */</td></tr>
<tr class="separator:gaf42cef84af1070003d6bbf9dcfbc3fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP7_PADBK</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP7_PADBK functionality </p>
</div></td></tr>
<tr class="memitem:gadbf51de3b4dcb7b5af5f2596692765a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP7_PADBK</b>&#160;&#160;&#160;36U</td></tr>
<tr class="separator:gadbf51de3b4dcb7b5af5f2596692765a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126b8822ef6a0eaf7dd5550fa3f0fec2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP7_PADBK_TRACE_DATA5</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:ga126b8822ef6a0eaf7dd5550fa3f0fec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0137eee02b1f2d7e9dd8644a80f3644d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP7_PADBK_GPIO_36</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga0137eee02b1f2d7e9dd8644a80f3644d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d81c249bc73d1653e233de02fb444e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP7_PADBK_DMM5</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga52d81c249bc73d1653e233de02fb444e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0610c54172fa857ecc640bacfcf7409"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP7_PADBK_MSS_UARTB_TX</b>&#160;&#160;&#160;5U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:gac0610c54172fa857ecc640bacfcf7409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR8_PADBL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR8_PADBL functionality </p>
</div></td></tr>
<tr class="memitem:ga8297de819a7bee17ffcf7956e9a1d1d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR8_PADBL</b>&#160;&#160;&#160;37U</td></tr>
<tr class="separator:ga8297de819a7bee17ffcf7956e9a1d1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16f6edf025429c5bc8b709988a6c46b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR8_PADBL_TRACE_DATA6</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gac16f6edf025429c5bc8b709988a6c46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf3a873045dc0fda1cc4f8ce6077935"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR8_PADBL_GPIO_37</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gabaf3a873045dc0fda1cc4f8ce6077935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60283fec36a047b20a42a7d901db3178"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR8_PADBL_DMM6</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:ga60283fec36a047b20a42a7d901db3178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72e8f92aa50f86b11522be6093f87a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINR8_PADBL_BSS_UART_TX</b>&#160;&#160;&#160;5U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:gad72e8f92aa50f86b11522be6093f87a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP8_PADBM</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP8_PADBM functionality </p>
</div></td></tr>
<tr class="memitem:ga1e39a02dd6ed482a41ed00cda8b2c115"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP8_PADBM</b>&#160;&#160;&#160;38U</td></tr>
<tr class="separator:ga1e39a02dd6ed482a41ed00cda8b2c115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8eb2a27550e9a45096d0f1cc051236"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP8_PADBM_TRACE_DATA7</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Data Line*/</td></tr>
<tr class="separator:gaeb8eb2a27550e9a45096d0f1cc051236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58cfd8cc0f573f7333720c40b4d75fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP8_PADBM_GPIO_38</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gae58cfd8cc0f573f7333720c40b4d75fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd07d613b1642f45246cf0c25ab49a4c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP8_PADBM_DMM7</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Data Line*/</td></tr>
<tr class="separator:gabd07d613b1642f45246cf0c25ab49a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bfd399cde81e132f79884d97fce3fdb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINP8_PADBM_DSS_UART_TX</b>&#160;&#160;&#160;5U    /*&lt; Debug UART Transmit [DSP]*/</td></tr>
<tr class="separator:ga8bfd399cde81e132f79884d97fce3fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN15_PADBV</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN15_PADBV functionality </p>
</div></td></tr>
<tr class="memitem:ga182cb8e5cb14ed2dbba358e5a4957829"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN15_PADBV</b>&#160;&#160;&#160;47U</td></tr>
<tr class="separator:ga182cb8e5cb14ed2dbba358e5a4957829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6676f2ccc2fcbd138e57be11b8323566"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN15_PADBV_TRACE_CLK</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Clock*/</td></tr>
<tr class="separator:ga6676f2ccc2fcbd138e57be11b8323566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376ec5cf86ee5643ab2bca2315ffabfc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN15_PADBV_GPIO_47</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga376ec5cf86ee5643ab2bca2315ffabfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58908c5347cd013f66caf28be6d1a71f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN15_PADBV_DMM_CLK</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Clock*/</td></tr>
<tr class="separator:ga58908c5347cd013f66caf28be6d1a71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN14_PADBW</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN14_PADBW functionality </p>
</div></td></tr>
<tr class="memitem:gae4869d7d7eab162c373ea17a2ce8b247"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN14_PADBW</b>&#160;&#160;&#160;48U</td></tr>
<tr class="separator:gae4869d7d7eab162c373ea17a2ce8b247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d61670c86f5d83427af7d83bb075ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN14_PADBW_TRACE_CTL</b>&#160;&#160;&#160;0U    /*&lt; Debug Trace Output - Control*/</td></tr>
<tr class="separator:gad7d61670c86f5d83427af7d83bb075ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0422799c40eb2fe758fb2f28ebf430"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR68XX_PINN14_PADBW_DMM_SYNC</b>&#160;&#160;&#160;2U    /*&lt; Debug Interface (Hardware In Loop)  - Sync*/</td></tr>
<tr class="separator:ga9e0422799c40eb2fe758fb2f28ebf430"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PINMUX pad settings for 68xx device. </p>
<p>============================================================================</p>
<hr/>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
