// Seed: 3843236074
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
);
  logic id_3 = 1;
  logic id_4;
  assign id_3 = 1;
endmodule
