
---------- Begin Simulation Statistics ----------
final_tick                               1350790619000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 292276                       # Simulator instruction rate (inst/s)
host_mem_usage                                4541384                       # Number of bytes of host memory used
host_op_rate                                   495206                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4447.86                       # Real time elapsed on the host
host_tick_rate                               47897286                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000006                       # Number of instructions simulated
sim_ops                                    2202605300                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.213040                       # Number of seconds simulated
sim_ticks                                213040304250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       604853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1209634                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8251049                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     84604662                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     29512145                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     51017552                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     21505407                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      92028617                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2628684                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4769101                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       259288047                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      226116017                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8251307                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39490397                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     23062487                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    331566288                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    421666921                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    377017404                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.118428                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.167446                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    244884138     64.95%     64.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     53999364     14.32%     79.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17406110      4.62%     83.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19168461      5.08%     88.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     10093486      2.68%     91.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2940987      0.78%     92.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2465418      0.65%     93.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2996953      0.79%     93.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     23062487      6.12%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    377017404                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1582587                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       421288658                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            79739108                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       378162      0.09%      0.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    318830191     75.61%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           65      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          135      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     79739108     18.91%     94.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     22719260      5.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    421666921                       # Class of committed instruction
system.switch_cpus_1.commit.refs            102458368                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           421666921                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.704322                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.704322                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    244441076                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    872874412                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50198199                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       100088383                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8275054                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     23069052                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         115461125                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1248664                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          30031040                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              362921                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          92028617                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        63742506                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           348777973                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1882267                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            576571470                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          252                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         6125                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      16550108                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.215989                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     69012371                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     32140829                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.353198                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    426071775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.243347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.310424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      271503900     63.72%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        8678749      2.04%     65.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       12910359      3.03%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        9040167      2.12%     70.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8449552      1.98%     72.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14061811      3.30%     76.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6772811      1.59%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7772842      1.82%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       86881584     20.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    426071775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          121972                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78747                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  8833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      9906742                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       52140573                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.468216                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          148677014                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         30028043                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      64823676                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    142030752                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       705362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44279033                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    753120559                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    118648971                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20176338                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    625578221                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       624608                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     29010869                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8275054                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     30220532                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1002283                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8277279                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        42910                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        29923                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        53509                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     62291640                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     21559771                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        29923                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8857440                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1049302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       704345638                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           609194060                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666380                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       469361586                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.429762                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            613209970                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      976286337                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     528775582                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.586743                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.586743                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1625536      0.25%      0.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    487743963     75.53%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           83      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          135      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6029      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       105005      0.02%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        40175      0.01%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    124575612     19.29%     95.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     31658022      4.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    645754560                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        151215                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       306366                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        84299                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       805688                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6378188                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.009877                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4520691     70.88%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            6      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1828476     28.67%     99.55% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        29015      0.45%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    650355997                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1725160940                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    609109761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1083796550                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        753120559                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       645754560                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    331453619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1508224                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined    477552211                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    426071775                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.515600                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.107610                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    229419089     53.85%     53.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     46074619     10.81%     64.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     39024806      9.16%     73.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     29636503      6.96%     80.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     27168041      6.38%     87.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     22822961      5.36%     92.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     17997484      4.22%     96.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      9477229      2.22%     98.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4451043      1.04%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    426071775                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.515569                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          63742938                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 446                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20872016                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     13703256                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    142030752                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44279033                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     267816445                       # number of misc regfile reads
system.switch_cpus_1.numCycles              426080608                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     144967626                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    530265411                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     33322721                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62120878                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     14827985                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4204604                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2138939609                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    830135224                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1005355484                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       109108775                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     46724470                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8275054                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    101599432                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      475090036                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2241084                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1376858097                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       108028170                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1107188126                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1556223549                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    74                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4650467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          129                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9172863                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            129                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4010556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        20741                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      7991961                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          20741                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             375092                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       300639                       # Transaction distribution
system.membus.trans_dist::CleanEvict           304214                       # Transaction distribution
system.membus.trans_dist::ReadExReq            229689                       # Transaction distribution
system.membus.trans_dist::ReadExResp           229689                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        375092                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1814415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1814415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1814415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     57946880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     57946880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                57946880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            604781                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  604781    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              604781                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2579944000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3273718500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1350790619000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1350790619000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3703091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1573968                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          153                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3595880                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          128071                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         128071                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           819305                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          819305                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3703091                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13822871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13823330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    350047232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              350066816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          647605                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40110272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5298072                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000024                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004934                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5297943    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    129      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5298072                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5533829500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6847400000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            229500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           11                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       540980                       # number of demand (read+write) hits
system.l2.demand_hits::total                   540991                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           11                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       540980                       # number of overall hits
system.l2.overall_hits::total                  540991                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3981263                       # number of demand (read+write) misses
system.l2.demand_misses::total                3981405                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          142                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3981263                       # number of overall misses
system.l2.overall_misses::total               3981405                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     13676500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 160693950500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     160707627000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     13676500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 160693950500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    160707627000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4522243                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4522396                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4522243                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4522396                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.928105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.880374                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880375                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.928105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.880374                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880375                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 96313.380282                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 40362.555928                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 40364.551459                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 96313.380282                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 40362.555928                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 40364.551459                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              626723                       # number of writebacks
system.l2.writebacks::total                    626723                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3981263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3981405                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3981263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3981405                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     12256500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 120881320500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 120893577000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     12256500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 120881320500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 120893577000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.928105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.880374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.880375                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.928105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.880374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.880375                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 86313.380282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 30362.555928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 30364.551459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 86313.380282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 30362.555928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 30364.551459                       # average overall mshr miss latency
system.l2.replacements                         626864                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       947245                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           947245                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       947245                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       947245                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          153                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              153                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          153                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          153                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3354970                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3354970                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        99349                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                99349                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        28722                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28722                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       128071                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           128071                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.224266                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.224266                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        28722                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         28722                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    476196000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    476196000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.224266                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.224266                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16579.486108                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16579.486108                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       221247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                221247                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       598058                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              598058                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  35243428000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35243428000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       819305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            819305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.729958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.729958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 58929.782730                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58929.782730                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       598058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         598058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  29262848000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  29262848000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.729958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.729958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 48929.782730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48929.782730                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       319733                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             319744                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3383205                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3383347                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     13676500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 125450522500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 125464199000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          153                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3702938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3703091                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.928105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.913654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913655                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 96313.380282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 37080.378665                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 37082.864690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3383205                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3383347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     12256500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  91618472500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  91630729000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.928105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.913654                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 86313.380282                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 27080.378665                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 27082.864690                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4064.504714                       # Cycle average of tags in use
system.l2.tags.total_refs                     1812886                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    951489                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.905315                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4064.504714                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.992311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992311                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4018                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3747                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.980957                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74330302                       # Number of tag accesses
system.l2.tags.data_accesses                 74330302                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      3376623                       # number of demand (read+write) hits
system.l3.demand_hits::total                  3376624                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      3376623                       # number of overall hits
system.l3.overall_hits::total                 3376624                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          141                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       604640                       # number of demand (read+write) misses
system.l3.demand_misses::total                 604781                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          141                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       604640                       # number of overall misses
system.l3.overall_misses::total                604781                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     11388500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  54421310000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      54432698500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     11388500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  54421310000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     54432698500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          142                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3981263                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3981405                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          142                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3981263                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3981405                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.992958                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.151871                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.151901                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.992958                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.151871                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.151901                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 80769.503546                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 90006.135883                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 90003.982433                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 80769.503546                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 90006.135883                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 90003.982433                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              300639                       # number of writebacks
system.l3.writebacks::total                    300639                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          141                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       604640                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            604781                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          141                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       604640                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           604781                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      9696500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  47165630000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  47175326500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      9696500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  47165630000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  47175326500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.992958                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.151871                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.151901                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.992958                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.151871                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.151901                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 68769.503546                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78006.135883                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 78003.982433                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 68769.503546                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78006.135883                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 78003.982433                       # average overall mshr miss latency
system.l3.replacements                         625454                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       626723                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           626723                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       626723                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       626723                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          140                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           140                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        28722                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                28722                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        28722                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            28722                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       368369                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                368369                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       229689                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              229689                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  21066531500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   21066531500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       598058                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            598058                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.384058                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.384058                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 91717.633409                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 91717.633409                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       229689                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         229689                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  18310263500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  18310263500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.384058                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.384058                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 79717.633409                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 79717.633409                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3008254                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3008255                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          141                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       374951                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           375092                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     11388500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  33354778500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  33366167000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          142                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3383205                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3383347                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.992958                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.110827                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.110864                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 80769.503546                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 88957.699806                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 88954.621799                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          141                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       374951                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       375092                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      9696500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  28855366500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  28865063000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.992958                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.110827                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.110864                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 68769.503546                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 76957.699806                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 76954.621799                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     8493181                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    658222                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     12.903217                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1291.640377                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       111.146560                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1348.899313                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    14.995065                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 30001.318686                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.039418                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.003392                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.041165                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000458                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.915568                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 128496830                       # Number of tag accesses
system.l3.tags.data_accesses                128496830                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3383347                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       927362                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3679926                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           28722                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          28722                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           598058                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          598058                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3383347                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     12002088                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    294920192                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          625454                       # Total snoops (count)
system.tol3bus.snoopTraffic                  19240896                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4635581                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.004474                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.066740                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4614840     99.55%     99.55% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  20741      0.45%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4635581                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4622703500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5986468500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         9024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     38696960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38705984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         9024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          9024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19240896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19240896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       604640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              604781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       300639                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             300639                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        42358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    181641498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             181683856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        42358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       90315755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             90315755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       90315755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        42358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    181641498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            271999612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    300639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    604027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016170756500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17912                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17912                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1528580                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             283185                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      604781                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     300639                       # Number of write requests accepted
system.mem_ctrls.readBursts                    604781                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   300639                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    613                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             39219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             38558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             38229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            37458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            38700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             18676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18778                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10914821250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3020840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22242971250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18065.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36815.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   293948                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63167                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                21.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                604781                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               300639                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  524121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       547673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    105.731763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.298234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   126.206071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       415273     75.82%     75.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        96301     17.58%     93.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16699      3.05%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6339      1.16%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3846      0.70%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2106      0.38%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1412      0.26%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1084      0.20%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4613      0.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       547673                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.980125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    196.459987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        17903     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            7      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17912                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.783162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.751559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.045709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11111     62.03%     62.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              489      2.73%     64.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5512     30.77%     95.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              699      3.90%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               88      0.49%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17912                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               38666752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19239680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38705984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19240896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       181.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        90.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    181.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  200346962500                       # Total gap between requests
system.mem_ctrls.avgGap                     221275.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         9024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     38657728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19239680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 42358.182090326227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 181457345.060095578432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 90310047.517687022686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       604640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       300639                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3904250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  22239067000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4129902987250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27689.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36780.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13737083.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    39.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1952790000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1037932500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2180320380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          789780780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16817165040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      56495302050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34232485920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       113505776670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.790155                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  88444227250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7113860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 117482217000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1957595220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1040486535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2133439140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          779455620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16817165040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      57370728000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      33495285120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       113594154675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        533.204996                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  86516267500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7113860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 119410176750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     63742124                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489352740                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099136                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511480                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     63742124                       # number of overall hits
system.cpu.icache.overall_hits::total      1489352740                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          382                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2436                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2054                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          382                       # number of overall misses
system.cpu.icache.overall_misses::total          2436                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     27105500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27105500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     27105500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27105500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     63742506                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489355176                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     63742506                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489355176                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 70956.806283                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11127.052545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 70956.806283                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11127.052545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1695                       # number of writebacks
system.cpu.icache.writebacks::total              1695                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          229                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          229                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          229                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          229                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          153                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          153                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          153                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          153                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     14023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     14023500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14023500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 91656.862745                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91656.862745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 91656.862745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91656.862745                       # average overall mshr miss latency
system.cpu.icache.replacements                   1695                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     63742124                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489352740                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          382                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2436                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     27105500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27105500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     63742506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489355176                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 70956.806283                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11127.052545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          229                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          229                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     14023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 91656.862745                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91656.862745                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.290191                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489354947                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2207                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          674832.327594                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.863286                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     5.426905                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.010599                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998614                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5957422911                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5957422911                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    418699673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20885591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    122720870                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        562306134                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    418699673                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20885591                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    122720870                       # number of overall hits
system.cpu.dcache.overall_hits::total       562306134                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15095661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       594608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7072394                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22762663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15095661                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       594608                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7072394                       # number of overall misses
system.cpu.dcache.overall_misses::total      22762663                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  23230472000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 297561435886                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 320791907886                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  23230472000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 297561435886                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 320791907886                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    129793264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585068797                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    129793264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585068797                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.027682                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.054490                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038906                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.027682                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.054490                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038906                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 39068.549364                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 42073.650858                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14092.898879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 39068.549364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 42073.650858                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14092.898879                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     22802906                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          697                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1123222                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.301335                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    87.125000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5575554                       # number of writebacks
system.cpu.dcache.writebacks::total           5575554                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2422089                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2422089                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2422089                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2422089                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       594608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4650305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5244913                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       594608                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4650305                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5244913                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22635864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 175079246886                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 197715110886                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22635864000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 175079246886                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 197715110886                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.035829                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008965                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.035829                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008965                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 38068.549364                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 37648.981494                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37696.547280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 38068.549364                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 37648.981494                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37696.547280                       # average overall mshr miss latency
system.cpu.dcache.replacements               18716525                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    311145526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17716162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    100945992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       429807680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10610433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       451504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6125018                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17186955                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  16653243000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 255988968000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 272642211000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    107071010                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    446994635                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032977                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.057205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36883.932368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 41793.994401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15863.322561                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2422080                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2422080                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       451504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3702938                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4154442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16201739000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 134454155000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 150655894000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.024852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.034584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009294                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35883.932368                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 36310.128606                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36263.809676                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107554147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3169429                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     21774878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      132498454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4485228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       143104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       947376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5575708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6577229000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  41572467886                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  48149696886                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039375                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     22722254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138074162                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.043201                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.041694                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040382                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 45961.182077                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 43881.698382                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8635.620245                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       143104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       947367                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1090471                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6434125000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  40625091886                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47059216886                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043201                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.041693                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007898                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44961.182077                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 42882.105758                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43154.945786                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995648                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           582777100                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          18717037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.136184                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   389.031444                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    42.218412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    80.745792                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.759827                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.082458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.157707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2358992225                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2358992225                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1350790619000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110788500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 324679830500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
