
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003594                       # Number of seconds simulated
sim_ticks                                  3593765631                       # Number of ticks simulated
final_tick                               530586204243                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65362                       # Simulator instruction rate (inst/s)
host_op_rate                                    82661                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 116390                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886520                       # Number of bytes of host memory used
host_seconds                                 30876.94                       # Real time elapsed on the host
sim_insts                                  2018168429                       # Number of instructions simulated
sim_ops                                    2552304208                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       398848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       180480                       # Number of bytes read from this memory
system.physmem.bytes_read::total               590464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       139264                       # Number of bytes written to this memory
system.physmem.bytes_written::total            139264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3116                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1410                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4613                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1088                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1088                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1460307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    110983309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1638393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     50220303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               164302311                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1460307                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1638393                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3098700                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38751553                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38751553                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38751553                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1460307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    110983309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1638393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     50220303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              203053865                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8618144                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3140548                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2548923                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214030                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1302651                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1238936                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          333797                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9302                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3289821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17311842                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3140548                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1572733                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3655576                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1125510                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        588042                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1619334                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        98821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8440026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.528505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.325003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4784450     56.69%     56.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          229341      2.72%     59.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          260880      3.09%     62.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          475129      5.63%     68.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215058      2.55%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328719      3.89%     74.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          179028      2.12%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          153203      1.82%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1814218     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8440026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364411                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.008767                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3471943                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       539558                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3488325                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35720                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        904479                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       534186                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2093                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20605307                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4935                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        904479                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661246                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         144531                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       133906                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3330365                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       265494                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19801013                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4658                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142150                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77209                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1388                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27727816                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92228417                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92228417                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060677                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10667123                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4200                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2542                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           678766                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1845402                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943973                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13842                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       312996                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18605187                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4192                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14980719                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29251                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6279934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18799858                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          818                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8440026                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.774961                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.922294                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2953805     35.00%     35.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1788148     21.19%     56.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1225540     14.52%     70.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       845701     10.02%     80.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       705455      8.36%     89.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382051      4.53%     93.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       377645      4.47%     98.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87005      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74676      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8440026                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108995     76.83%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15222     10.73%     87.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17655     12.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12490388     83.38%     83.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212335      1.42%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492796      9.96%     94.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       783550      5.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14980719                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.738277                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             141874                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009470                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38572588                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24889458                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14546855                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15122593                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29451                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       720058                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238755                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        904479                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          57255                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9245                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18609384                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65557                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1845402                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943973                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2509                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6743                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          154                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126135                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123048                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249183                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14697938                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393126                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       282780                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146276                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2081479                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            753150                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.705464                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14558534                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14546855                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9524281                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26715597                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687934                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356506                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281688                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6327745                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3374                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       216782                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7535547                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629834                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161920                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2976390     39.50%     39.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2051796     27.23%     66.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       840776     11.16%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       420142      5.58%     83.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428552      5.69%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       168743      2.24%     91.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       184163      2.44%     93.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94867      1.26%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370118      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7535547                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281688                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830562                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125344                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765813                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370118                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25774693                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38124191                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4954                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 178118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281688                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.861814                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.861814                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.160343                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.160343                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66077215                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20109481                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19066640                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3370                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8618144                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3244307                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2642951                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214707                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1323924                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1259491                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          345878                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9543                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3338218                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17713679                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3244307                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1605369                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3711479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1158308                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        502624                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1638378                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        92794                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8492879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.584619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.373583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4781400     56.30%     56.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          258872      3.05%     59.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          269861      3.18%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          424345      5.00%     67.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          201679      2.37%     69.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          285873      3.37%     73.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          190899      2.25%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141849      1.67%     77.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1938101     22.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8492879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376451                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.055394                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3515823                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       457067                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3550946                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29566                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        939471                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       550466                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1062                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21167968                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4040                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        939471                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3693003                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102984                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       124992                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3401297                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       231126                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20405247                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133210                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68647                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28558534                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95138856                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95138856                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17421970                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11136551                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3507                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1789                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           607817                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1903844                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       981439                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10472                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       291739                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19126001                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3525                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15186148                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27626                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6598699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20369204                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8492879                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.788104                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.933361                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2947175     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1849400     21.78%     56.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1188599     14.00%     70.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       804970      9.48%     79.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       749703      8.83%     88.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       414468      4.88%     93.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       375802      4.42%     98.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        83420      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79342      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8492879                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114977     77.73%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16765     11.33%     89.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16183     10.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12672556     83.45%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201906      1.33%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1713      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1504255      9.91%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       805718      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15186148                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.762114                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             147925                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009741                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39040726                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25728347                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14751181                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15334073                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21158                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       763830                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       259856                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        939471                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61755                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12752                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19129532                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46790                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1903844                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       981439                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1785                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10395                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128549                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121727                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250276                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14909340                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1404167                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       276808                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2179232                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2119522                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            775065                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729994                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14762586                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14751181                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9687557                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27547211                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711642                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351671                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10151981                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12499317                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6630251                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3493                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216660                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7553408                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654792                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175983                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2890087     38.26%     38.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2139981     28.33%     66.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       851741     11.28%     77.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       425484      5.63%     83.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       392259      5.19%     88.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       178347      2.36%     91.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       193160      2.56%     93.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        99121      1.31%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       383228      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7553408                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10151981                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12499317                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1861597                       # Number of memory references committed
system.switch_cpus1.commit.loads              1140014                       # Number of loads committed
system.switch_cpus1.commit.membars               1740                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1804770                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11260075                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257715                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       383228                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26299579                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39199675                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3822                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 125265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10151981                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12499317                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10151981                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848913                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848913                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.177978                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.177978                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66940246                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20451424                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19484224                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3480                       # number of misc regfile writes
system.l2.replacements                           4617                       # number of replacements
system.l2.tagsinuse                       4093.122973                       # Cycle average of tags in use
system.l2.total_refs                           264232                       # Total number of references to valid blocks.
system.l2.sampled_refs                           8713                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.326179                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            22.235520                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     29.121785                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1073.823483                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     30.927899                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    575.674202                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1320.010692                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1041.329391                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005429                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.007110                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.262164                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.007551                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.140545                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.322268                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.254231                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999298                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4380                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2993                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7379                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1913                       # number of Writeback hits
system.l2.Writeback_hits::total                  1913                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   114                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4442                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3045                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7493                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4442                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3045                       # number of overall hits
system.l2.overall_hits::total                    7493                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3116                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1410                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4613                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3116                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1410                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4613                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3116                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1410                       # number of overall misses
system.l2.overall_misses::total                  4613                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1734538                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    141018260                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2209938                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     65564537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       210527273                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1734538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    141018260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2209938                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     65564537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        210527273                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1734538                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    141018260                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2209938                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     65564537                       # number of overall miss cycles
system.l2.overall_miss_latency::total       210527273                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7496                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4403                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11992                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1913                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1913                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               114                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7558                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4455                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12106                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7558                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4455                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12106                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.415688                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.958333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.320236                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.384673                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.412278                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.958333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.316498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.381051                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.412278                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.958333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.316498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.381051                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42305.804878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45256.181001                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48042.130435                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46499.671631                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45637.822025                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42305.804878                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45256.181001                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48042.130435                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46499.671631                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45637.822025                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42305.804878                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45256.181001                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48042.130435                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46499.671631                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45637.822025                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1088                       # number of writebacks
system.l2.writebacks::total                      1088                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1410                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4613                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4613                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4613                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1498757                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    123034799                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1948028                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     57394711                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    183876295                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1498757                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    123034799                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1948028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     57394711                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    183876295                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1498757                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    123034799                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1948028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     57394711                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    183876295                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.415688                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.320236                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.384673                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.412278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.958333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.316498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.381051                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.412278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.958333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.316498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.381051                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36555.048780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39484.852054                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42348.434783                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40705.468794                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39860.458487                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36555.048780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39484.852054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42348.434783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40705.468794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39860.458487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36555.048780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39484.852054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42348.434783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40705.468794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39860.458487                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               513.769442                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001628004                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1937384.920696                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.769442                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066938                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.823348                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1619277                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1619277                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1619277                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1619277                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1619277                       # number of overall hits
system.cpu0.icache.overall_hits::total        1619277                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2452527                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2452527                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2452527                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2452527                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2452527                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2452527                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1619334                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1619334                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1619334                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1619334                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1619334                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1619334                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43026.789474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43026.789474                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43026.789474                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43026.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43026.789474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43026.789474                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2060716                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2060716                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2060716                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2060716                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2060716                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2060716                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45793.688889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45793.688889                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45793.688889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45793.688889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45793.688889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45793.688889                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7558                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580984                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7814                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21062.321986                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.499148                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.500852                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888669                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111331                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086169                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086169                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701540                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701540                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2443                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2443                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1685                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1685                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787709                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787709                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787709                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787709                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14648                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14648                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          239                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          239                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        14887                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         14887                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        14887                       # number of overall misses
system.cpu0.dcache.overall_misses::total        14887                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    506311181                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    506311181                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9849759                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9849759                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    516160940                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    516160940                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    516160940                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    516160940                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1100817                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1100817                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1685                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1685                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802596                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802596                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802596                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802596                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013306                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013306                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000341                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000341                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008259                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008259                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008259                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008259                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34565.208971                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34565.208971                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41212.380753                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41212.380753                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34671.924498                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34671.924498                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34671.924498                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34671.924498                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          970                       # number of writebacks
system.cpu0.dcache.writebacks::total              970                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7152                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7152                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          177                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          177                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7329                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7329                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7329                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7496                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7496                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7558                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7558                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7558                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7558                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    184108289                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    184108289                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1692809                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1692809                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    185801098                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    185801098                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    185801098                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    185801098                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004193                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004193                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004193                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004193                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24560.870998                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24560.870998                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27303.370968                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27303.370968                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24583.368351                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24583.368351                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24583.368351                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24583.368351                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               506.058264                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999663576                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1960124.658824                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    44.058264                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.070606                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.810991                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1638318                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1638318                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1638318                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1638318                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1638318                       # number of overall hits
system.cpu1.icache.overall_hits::total        1638318                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3199222                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3199222                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3199222                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3199222                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3199222                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3199222                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1638378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1638378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1638378                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1638378                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1638378                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1638378                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53320.366667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53320.366667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53320.366667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53320.366667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53320.366667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53320.366667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2549390                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2549390                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2549390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2549390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2549390                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2549390                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53112.291667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53112.291667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53112.291667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53112.291667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53112.291667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53112.291667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4455                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153066374                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4711                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32491.270219                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.009138                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.990862                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.875036                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.124964                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1099576                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1099576                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       717917                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        717917                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1740                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1740                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1740                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1817493                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1817493                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1817493                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1817493                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11140                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11140                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11305                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11305                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11305                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11305                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    399466315                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    399466315                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5323142                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5323142                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    404789457                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    404789457                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    404789457                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    404789457                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1110716                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1110716                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       718082                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       718082                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1828798                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1828798                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1828798                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1828798                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010030                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010030                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000230                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006182                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006182                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006182                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006182                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35858.735637                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35858.735637                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32261.466667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32261.466667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35806.232375                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35806.232375                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35806.232375                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35806.232375                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          943                       # number of writebacks
system.cpu1.dcache.writebacks::total              943                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6737                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6737                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6850                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6850                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6850                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6850                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4403                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4403                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4455                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4455                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     93531402                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     93531402                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1149994                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1149994                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     94681396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     94681396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     94681396                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     94681396                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003964                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003964                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002436                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002436                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002436                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002436                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21242.653191                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21242.653191                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22115.269231                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22115.269231                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21252.838608                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21252.838608                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21252.838608                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21252.838608                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
