[{"commit":{"message":"comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"c35fcddc500ab38039dd9a43a636dda423c2dcb5"},{"commit":{"message":"Merge branch 'master' into round-F+D-v"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"959c92e792798b9bdcf326254f2c124c570ce6e1"},{"commit":{"message":"minor"},"files":[],"sha":"24559788b8daa57e5161209a4b12060aaa64dc16"},{"commit":{"message":"minor"},"files":[{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestRoundVectRiscv64.java"}],"sha":"32baf7e712cf4c3f3883ba4687660bad12772800"},{"commit":{"message":"minor"},"files":[{"filename":"test\/hotspot\/jtreg\/compiler\/floatingpoint\/TestRoundFloatAll.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/lib\/golden\/GoldenRound.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestRoundVectorDoubleRandom.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestRoundVectorFloatAll.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestRoundVectorFloatRandom.java"}],"sha":"9cdc198ec43c3aa231f087f85b9db1be4e427673"},{"commit":{"message":"add additional tests"},"files":[{"filename":"test\/hotspot\/jtreg\/compiler\/floatingpoint\/TestRoundFloatAll.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/lib\/golden\/GoldenRound.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestRoundVectorDoubleRandom.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestRoundVectorFloatAll.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestRoundVectorFloatRandom.java"}],"sha":"066e9b7d777639a996e46d7a58f32315a2bc7cfe"},{"commit":{"message":"enable roundVD when MaxVectorSize >= 64"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"8f3af2f72379713caeb3a2f8c89cf9074c335326"},{"commit":{"message":"enable intrinsic when MaxVectorSize >= 32"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"42f582e25b440b0bcb2845f5c0df18b6b8858924"},{"commit":{"message":"Merge branch 'master' into round-F+D-v"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"708fa0d959293e0d0940e0d9d9e80713a7e87861"},{"commit":{"message":"enable when vlenb >= 32"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"ffed86b19bd3bba43a27cb40340dee31f90cbe6a"},{"commit":{"message":"merge master"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"a9faee89d04bb607c71cd681c9babaf92b47a20f"},{"commit":{"message":"Merge branch 'master' into round-F+D-v"},"files":[],"sha":"2b57205fa44420885b37d163aa96d178857c7471"},{"commit":{"message":"Merge branch 'master' into round-F+D-v"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"baca01dbabfd56fd3d58f48787f2457c485e930f"},{"commit":{"message":"restore round mode back to rne"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"}],"sha":"b7081bc9836d23244fb1a6821f604f2db733c7d7"},{"commit":{"message":"Merge branch 'master' into round-F+D-v"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"457fcfac8b343053aa36bb9e5c559087964e55f3"},{"commit":{"message":"fix minors"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"ba4cd6644fb28c0b4a8820577c5e0d9f4a47ed01"},{"commit":{"message":"merge master"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"70c0e99d2e97cf62367666a9341f9c69b4bc2690"},{"commit":{"message":"fix space"},"files":[{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestRoundVectRiscv64.java"}],"sha":"1695aeb4a56bf2fada878d062ac174d9367be79f"},{"commit":{"message":"add tests"},"files":[],"sha":"c7c87bf5b00c0f843407c57c204087cce2079408"},{"commit":{"message":"add test cases"},"files":[],"sha":"ae7035701f91061f76da0757e5df7e064b95dc48"},{"commit":{"message":"v2: (src + 0.5) + rdn"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"1b6b7e9c65d078a0b26239fe9b4bc336f95e77c1"},{"commit":{"message":"Fix corner cases"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"d6cf04bcb5b160771a27e4d651c983bae4a4313e"},{"commit":{"message":"Merge branch 'master' into round-F+D-v"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"029cfe694def4d15f3aaea3eeeb91ac5844daecf"},{"commit":{"message":"refine code"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"ad921898c09e236bc942c4e555d7d1451b6810fc"},{"commit":{"message":"RoundVF\/D: Initial commit"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/TestRoundVectRiscv64.java"}],"sha":"86397fa22209c8c6b666613d81cc724b7b692deb"}]