
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010029                       # Number of seconds simulated
sim_ticks                                 10029304000                       # Number of ticks simulated
final_tick                                10029304000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165094                       # Simulator instruction rate (inst/s)
host_op_rate                                   311951                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              213963267                       # Simulator tick rate (ticks/s)
host_mem_usage                                 735660                       # Number of bytes of host memory used
host_seconds                                    46.87                       # Real time elapsed on the host
sim_insts                                     7738588                       # Number of instructions simulated
sim_ops                                      14622361                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         160064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2002368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2162432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       160064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        160064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       911680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          911680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        14245                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14245                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          15959632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         199651741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             215611372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     15959632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15959632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       90901622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             90901622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       90901622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         15959632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        199651741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            306512994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     14245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010742322750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          862                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          862                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               79617                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              13408                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33788                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14245                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33788                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14245                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2132416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   30016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  910144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2162432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               911680                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    469                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              803                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10029285500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 33788                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14245                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   26689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.420158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.463998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.625681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8534     48.38%     48.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5696     32.29%     80.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1607      9.11%     89.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          682      3.87%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          276      1.56%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          187      1.06%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          101      0.57%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           80      0.45%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          478      2.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17641                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.642691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.806203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    147.305713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           853     98.96%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.81%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           862                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.497680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.470656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.974409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              670     77.73%     77.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      1.51%     79.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              126     14.62%     93.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               49      5.68%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.35%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           862                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       160064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1972352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       910144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 15959631.894695784897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 196658910.728002667427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 90748470.681514889002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14245                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     91628250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1300397750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 230659778250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36636.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41563.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16192332.63                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    767294750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1392026000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  166595000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23028.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41778.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       212.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        90.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    215.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.41                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19537                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10355                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.69                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     208799.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    62.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 62496420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33202455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               118009920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               35736120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         319612800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            405430740                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             10158240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1248393480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       155328960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1447528140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3835897275                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            382.468941                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           9113693750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     10341250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     135200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5971544000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    404514500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     769889750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2737814500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 63510300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 33745140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               119887740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               38497500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         330061680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            399522120                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13050240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1273132050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       188903040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1424214420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3884595210                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            387.324505                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           9119150000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     18429750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     139620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5835127750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    491931250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     752056000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2792139250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1961670                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1961670                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53712                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1587754                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  127221                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2368                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1587754                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1085498                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           502256                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        14472                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2236347                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      906961                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2199                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1068                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1022523                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           589                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    69                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10029304000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         20058609                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1108124                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       10315879                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1961670                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1212719                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      18699335                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  108228                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  339                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1709                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           55                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          199                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1022241                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 17357                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           19863875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.998902                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.504079                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 16730405     84.23%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   152301      0.77%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   212780      1.07%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   345128      1.74%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   156115      0.79%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    76266      0.38%     88.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   102320      0.52%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    99363      0.50%     89.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1989197     10.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             19863875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.097797                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.514287                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   818861                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16240633                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1875573                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                874694                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  54114                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               19295102                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  54114                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   999887                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                13495374                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          19992                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2027427                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3267081                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               19033720                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 53056                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 483142                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  21628                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2085410                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              484                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            26422963                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48158126                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         31480625                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            216895                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              20350690                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  6072273                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1041                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1025                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6063845                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2348291                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              982123                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            112658                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            45206                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   18542285                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1726                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  17135537                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              9013                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3921649                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5443764                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            865                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      19863875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.862648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.737324                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13855871     69.75%     69.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2592390     13.05%     82.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              624245      3.14%     85.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              629430      3.17%     89.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              846123      4.26%     93.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              524047      2.64%     96.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              329012      1.66%     97.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              274488      1.38%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              188269      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        19863875                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  128994     84.24%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    12      0.01%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     84.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     84.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    140      0.09%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    252      0.16%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      0.01%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   31      0.02%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  12471      8.14%     92.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10258      6.70%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               711      0.46%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              254      0.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            173343      1.01%      1.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              12772899     74.54%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41141      0.24%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                905859      5.29%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5668      0.03%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1419      0.01%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8221      0.05%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18281      0.11%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17242      0.10%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8536      0.05%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2809      0.02%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2227895     13.00%     94.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              904410      5.28%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33455      0.20%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14348      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17135537                       # Type of FU issued
system.cpu.iq.rate                           0.854273                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      153134                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008937                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           54072657                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          22271331                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     16882866                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              224439                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             194504                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       102868                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               17002873                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  112455                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           467409                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       502465                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         8196                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       253871                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           36                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           451                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  54114                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1247134                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1073059                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            18544011                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1501                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2348291                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               982123                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1237                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6649                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1051603                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            186                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          24088                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        37153                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                61241                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              17041655                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2237294                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             93882                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3144244                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1615191                       # Number of branches executed
system.cpu.iew.exec_stores                     906950                       # Number of stores executed
system.cpu.iew.exec_rate                     0.849593                       # Inst execution rate
system.cpu.iew.wb_sent                       17001892                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      16985734                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13283663                       # num instructions producing a value
system.cpu.iew.wb_consumers                  23610449                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.846805                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.562618                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3921835                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             861                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             53977                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     19333712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.756314                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.055946                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15825565     81.85%     81.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1121110      5.80%     87.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       365777      1.89%     89.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       478020      2.47%     92.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       110728      0.57%     92.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       151043      0.78%     93.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        23249      0.12%     93.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        67744      0.35%     93.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1190476      6.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     19333712                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              7738588                       # Number of instructions committed
system.cpu.commit.committedOps               14622361                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2574078                       # Number of memory references committed
system.cpu.commit.loads                       1845826                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.branches                    1470016                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      77108                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  14432373                       # Number of committed integer instructions.
system.cpu.commit.function_calls                75044                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       153685      1.05%      1.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11051346     75.58%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           34679      0.24%     76.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           764747      5.23%     82.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2920      0.02%     82.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1344      0.01%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6570      0.04%     82.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11764      0.08%     82.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12846      0.09%     82.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6958      0.05%     82.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1418      0.01%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            3      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1825697     12.49%     94.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         715869      4.90%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20129      0.14%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12383      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          14622361                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1190476                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     36687432                       # The number of ROB reads
system.cpu.rob.rob_writes                    37620570                       # The number of ROB writes
system.cpu.timesIdled                            1621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          194734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     7738588                       # Number of Instructions Simulated
system.cpu.committedOps                      14622361                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.592024                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.592024                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.385799                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.385799                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27091402                       # number of integer regfile reads
system.cpu.int_regfile_writes                16230767                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    143733                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    81312                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   8174484                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6859272                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6128181                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    756                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1017.893380                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2435880                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            459267                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.303843                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1017.893380                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994037                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          948                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10444643                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10444643                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1281364                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1281364                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       695238                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         695238                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1976602                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1976602                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1976602                       # number of overall hits
system.cpu.dcache.overall_hits::total         1976602                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       486724                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        486724                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        33018                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33018                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       519742                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         519742                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       519742                       # number of overall misses
system.cpu.dcache.overall_misses::total        519742                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10783968000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10783968000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1686949997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1686949997                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  12470917997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12470917997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12470917997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12470917997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1768088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1768088                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       728256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       728256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2496344                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2496344                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2496344                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2496344                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.275283                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.275283                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045338                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045338                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.208201                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.208201                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.208201                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.208201                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22156.228170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22156.228170                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51091.828609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51091.828609                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23994.439543                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23994.439543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23994.439543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23994.439543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        33914                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2144                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               537                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.154562                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   164.923077                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       277400                       # number of writebacks
system.cpu.dcache.writebacks::total            277400                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        60459                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        60459                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        60469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60469                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60469                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       426265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       426265                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        33008                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        33008                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       459273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       459273                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       459273                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       459273                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6437468000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6437468000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1653505497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1653505497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8090973497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8090973497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8090973497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8090973497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.241088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.241088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.045325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.045325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.183978                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.183978                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.183978                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.183978                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15102.032773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15102.032773                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50094.083162                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50094.083162                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17616.915205                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17616.915205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17616.915205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17616.915205                       # average overall mshr miss latency
system.cpu.dcache.replacements                 458243                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.741336                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1021331                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3003                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            340.103563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.741336                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991682                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          168                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2047479                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2047479                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1018328                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1018328                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1018328                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1018328                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1018328                       # number of overall hits
system.cpu.icache.overall_hits::total         1018328                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3910                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3910                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3910                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3910                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3910                       # number of overall misses
system.cpu.icache.overall_misses::total          3910                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    284597000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    284597000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    284597000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    284597000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    284597000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    284597000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1022238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1022238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1022238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1022238                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1022238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1022238                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003825                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003825                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003825                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003825                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003825                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003825                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72786.956522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72786.956522                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72786.956522                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72786.956522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72786.956522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72786.956522                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1024                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.894737                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2490                       # number of writebacks
system.cpu.icache.writebacks::total              2490                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          907                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          907                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          907                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          907                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          907                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          907                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3003                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3003                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         3003                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3003                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3003                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3003                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    229590500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    229590500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    229590500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    229590500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    229590500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    229590500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002938                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002938                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76453.712954                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76453.712954                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76453.712954                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76453.712954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76453.712954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76453.712954                       # average overall mshr miss latency
system.cpu.icache.replacements                   2490                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4042.800389                       # Cycle average of tags in use
system.l2.tags.total_refs                      922855                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34837                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.490656                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.421037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        63.952549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3958.426804                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987012                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2925                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14802149                       # Number of tag accesses
system.l2.tags.data_accesses                 14802149                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       277400                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           277400                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         2472                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2472                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             17793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17793                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            495                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                495                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        410187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            410187                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  495                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               427980                       # number of demand (read+write) hits
system.l2.demand_hits::total                   428475                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 495                       # number of overall hits
system.l2.overall_hits::.cpu.data              427980                       # number of overall hits
system.l2.overall_hits::total                  428475                       # number of overall hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::.cpu.data           15209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15209                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         2502                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2502                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        16078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16078                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               2502                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              31287                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33789                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2502                       # number of overall misses
system.l2.overall_misses::.cpu.data             31287                       # number of overall misses
system.l2.overall_misses::total                 33789                       # number of overall misses
system.l2.UpgradeReq_miss_latency::.cpu.data       115000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       115000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.data   1407507000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1407507000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    219787500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    219787500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   1490358500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1490358500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    219787500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2897865500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3117653000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    219787500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2897865500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3117653000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       277400                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       277400                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         2472                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2472                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         33002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             33002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       426265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        426265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2997                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           459267                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               462264                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2997                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          459267                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              462264                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::.cpu.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.460851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460851                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.834835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.834835                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.037718                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037718                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.834835                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.068124                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073095                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.834835                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.068124                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073095                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        28750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        28750                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92544.348741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92544.348741                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87844.724221                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87844.724221                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92695.515611                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92695.515611                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87844.724221                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92622.031515                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92268.282577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87844.724221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92622.031515                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92268.282577                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14245                       # number of writebacks
system.l2.writebacks::total                     14245                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks          101                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           101                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        15209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15209                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2501                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        16078                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16078                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          2501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         31287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33788                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        31287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33788                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        75000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1255417000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1255417000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    194764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    194764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1329578500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1329578500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    194764000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2584995500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2779759500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    194764000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2584995500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2779759500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.460851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.834501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.834501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.037718                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037718                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.834501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.068124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073092                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.834501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.068124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073092                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        18750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18750                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82544.348741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82544.348741                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77874.450220                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77874.450220                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82695.515611                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82695.515611                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77874.450220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82622.031515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82270.613827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77874.450220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82622.031515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82270.613827                       # average overall mshr miss latency
system.l2.replacements                          30741                       # number of replacements
system.membus.snoop_filter.tot_requests         63309                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        29532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18579                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14245                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15272                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15209                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15209                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18579                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        97097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        97097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  97097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3074112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3074112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3074112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33792                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33792    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               33792                       # Request fanout histogram
system.membus.reqLayer2.occupancy           128707000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          182063750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       923009                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       460748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           53                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1329                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1328                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10029304000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            429268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       291645                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2490                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          197339                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            33002                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           33002                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3003                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       426265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1376789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1385279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       351168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     47146688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               47497856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           30747                       # Total snoops (count)
system.tol2bus.snoopTraffic                    912064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           493017                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002827                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053137                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 491624     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1392      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             493017                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          741394500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4505498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         688903500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
