Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/chris/FPGA/Math/Qsys/nios_design.qsys --block-symbol-file --output-directory=/home/chris/FPGA/Math/Qsys/nios_design --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading Qsys/nios_design.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding custom_math_0 [custom_math 1.0]
Progress: Parameterizing module custom_math_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 15.0]
Progress: Parameterizing module pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_design.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: nios_design.pll_0: Able to implement PLL with user settings
Info: nios_design.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_design.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/chris/FPGA/Math/Qsys/nios_design.qsys --synthesis=VERILOG --output-directory=/home/chris/FPGA/Math/Qsys/nios_design/synthesis --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading Qsys/nios_design.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding custom_math_0 [custom_math 1.0]
Progress: Parameterizing module custom_math_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll_0 [altera_pll 15.0]
Progress: Parameterizing module pll_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_design.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: nios_design.pll_0: Able to implement PLL with user settings
Info: nios_design.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_design.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_design: Generating nios_design "nios_design" for QUARTUS_SYNTH
Info: custom_math_0: "nios_design" instantiated custom_math "custom_math_0"
Info: nios2_gen2_0: "nios_design" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_design_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/chris/altera/15.0/quartus/linux64/perl/bin/perl -I /home/chris/altera/15.0/quartus/linux64/perl/lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_design_onchip_memory2_0 --dir=/tmp/alt7385_3360264903101071440.dir/0033_onchip_memory2_0_gen/ --quartus_dir=/home/chris/altera/15.0/quartus --verilog --config=/tmp/alt7385_3360264903101071440.dir/0033_onchip_memory2_0_gen//nios_design_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_design_onchip_memory2_0'
Info: onchip_memory2_0: "nios_design" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pll_0: "nios_design" instantiated altera_pll "pll_0"
Info: sysid_qsys_0: "nios_design" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'nios_design_timer_0'
Info: timer_0:   Generation command is [exec /home/chris/altera/15.0/quartus/linux64//perl/bin/perl -I /home/chris/altera/15.0/quartus/linux64//perl/lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/chris/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_design_timer_0 --dir=/tmp/alt7385_3360264903101071440.dir/0036_timer_0_gen/ --quartus_dir=/home/chris/altera/15.0/quartus --verilog --config=/tmp/alt7385_3360264903101071440.dir/0036_timer_0_gen//nios_design_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_design_timer_0'
Info: timer_0: "nios_design" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_design" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_design" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_design" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_design_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/chris/altera/15.0/quartus/linux64/eperlcmd -I /home/chris/altera/15.0/quartus/linux64/perl/lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin/europa -I /home/chris/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/chris/altera/15.0/quartus/sopc_builder/bin -I /home/chris/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/chris/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/chris/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/chris/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/chris/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_design_nios2_gen2_0_cpu --dir=/tmp/alt7385_3360264903101071440.dir/0039_cpu_gen/ --quartus_bindir=/home/chris/altera/15.0/quartus/linux64 --verilog --config=/tmp/alt7385_3360264903101071440.dir/0039_cpu_gen//nios_design_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.08.08 07:46:51 (*) Starting Nios II generation
Info: cpu: # 2017.08.08 07:46:51 (*)   Checking for plaintext license.
Info: cpu: # 2017.08.08 07:46:53 (*)   Plaintext license not found.
Info: cpu: # 2017.08.08 07:46:53 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.08.08 07:46:54 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.08.08 07:46:54 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.08.08 07:46:54 (*)   Creating all objects for CPU
Info: cpu: # 2017.08.08 07:46:54 (*)     Testbench
Info: cpu: # 2017.08.08 07:46:55 (*)     Instruction decoding
Info: cpu: # 2017.08.08 07:46:55 (*)       Instruction fields
Info: cpu: # 2017.08.08 07:46:55 (*)       Instruction decodes
Info: cpu: # 2017.08.08 07:46:55 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.08.08 07:46:55 (*)       Instruction controls
Info: cpu: # 2017.08.08 07:46:55 (*)     Pipeline frontend
Info: cpu: # 2017.08.08 07:46:55 (*)     Pipeline backend
Info: cpu: # 2017.08.08 07:46:57 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.08.08 07:46:58 (*)   Creating encrypted RTL
Info: cpu: # 2017.08.08 07:46:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_design_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: custom_math_0_avm_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "custom_math_0_avm_m0_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: custom_math_0_avm_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "custom_math_0_avm_m0_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: onchip_memory2_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_design: Done "nios_design" with 36 modules, 57 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
