# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB_6.srcs/sources_1/ip/floating_point_1/sim/floating_point_1.vhd" \
"../../../../LAB_6.srcs/sources_1/ip/floating_point_0_2/sim/floating_point_0.vhd" \
"../../../../LAB_6.srcs/sources_1/ip/floating_point_2/sim/floating_point_2.vhd" \
"../../../../LAB_6.srcs/sources_1/ip/floating_point_4/sim/floating_point_4.vhd" \
"../../../../LAB_6.srcs/sources_1/ip/floating_point_3/sim/floating_point_3.vhd" \

# Do not sort compile order
nosort
