// Seed: 2276848523
module module_0 ();
  wire id_2;
  wire id_3;
  wire id_4;
  logic [7:0] id_5;
  assign id_5[1] = 1;
  tri id_6 = 1 == 1;
  assign id_1[1] = 1;
  id_7(
      .id_0((id_6 && id_5[1])), .id_1(1'd0), .id_2(id_1), .id_3(), .id_4(id_4)
  );
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  tri1 id_5,
    input  tri0 id_6,
    output wor  id_7,
    output tri  id_8
);
  tri0 id_10 = id_6 - 1;
  wire id_11;
  module_0();
endmodule
