Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Tue Apr  1 15:26:34 2025
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Superior_timing_summary_routed.rpt -pb Superior_timing_summary_routed.pb -rpx Superior_timing_summary_routed.rpx -warn_on_violation
| Design       : Superior
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
TIMING-18  Warning           Missing input or output delay   11          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: u0/u5/aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u6/FSM_onehot_estadoActual_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u6/FSM_onehot_estadoActual_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u6/FSM_onehot_estadoActual_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u6/FSM_onehot_estadoActual_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u6/FSM_onehot_estadoActual_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u6/FSM_onehot_estadoActual_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u6/FSM_onehot_estadoActual_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u6/FSM_onehot_estadoActual_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u6/FSM_onehot_estadoActual_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u6/FSM_onehot_estadoActual_reg[23]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.503        0.000                      0                  201        0.136        0.000                      0                  201        4.500        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.503        0.000                      0                  201        0.136        0.000                      0                  201        4.500        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 u2/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cuenta_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.118ns (25.034%)  route 3.348ns (74.966%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.621     5.142    u2/CLK
    SLICE_X64Y27         FDCE                                         r  u2/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  u2/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.539     7.199    u2/cuenta_reg_n_0_[0]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.148     7.347 r  u2/cuenta[28]_i_8/O
                         net (fo=1, routed)           0.494     7.841    u2/cuenta[28]_i_8_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.328     8.169 r  u2/cuenta[28]_i_4/O
                         net (fo=29, routed)          1.315     9.484    u2/cuenta[28]_i_4_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     9.608 r  u2/cuenta[5]_i_1__3/O
                         net (fo=1, routed)           0.000     9.608    u2/cuenta[5]
    SLICE_X62Y25         FDCE                                         r  u2/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.502    14.843    u2/CLK
    SLICE_X62Y25         FDCE                                         r  u2/cuenta_reg[5]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.029    15.111    u2/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 u2/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cuenta_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.118ns (25.074%)  route 3.341ns (74.926%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.621     5.142    u2/CLK
    SLICE_X64Y27         FDCE                                         r  u2/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  u2/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.539     7.199    u2/cuenta_reg_n_0_[0]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.148     7.347 r  u2/cuenta[28]_i_8/O
                         net (fo=1, routed)           0.494     7.841    u2/cuenta[28]_i_8_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.328     8.169 r  u2/cuenta[28]_i_4/O
                         net (fo=29, routed)          1.308     9.477    u2/cuenta[28]_i_4_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124     9.601 r  u2/cuenta[6]_i_1__3/O
                         net (fo=1, routed)           0.000     9.601    u2/cuenta[6]
    SLICE_X62Y25         FDCE                                         r  u2/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.502    14.843    u2/CLK
    SLICE_X62Y25         FDCE                                         r  u2/cuenta_reg[6]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.031    15.113    u2/cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 u4/u1/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/FSM_onehot_estadoActual_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 0.842ns (18.688%)  route 3.664ns (81.312%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.558     5.079    u4/u1/CLK
    SLICE_X49Y19         FDCE                                         r  u4/u1/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.419     5.498 f  u4/u1/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=40, routed)          2.219     7.717    u3/u1/FSM_onehot_estadoActual_reg[16][1]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.299     8.016 r  u3/u1/FSM_onehot_estadoActual[23]_i_4/O
                         net (fo=15, routed)          1.445     9.461    u6/FSM_onehot_estadoActual_reg[16]_0
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.585 r  u6/FSM_onehot_estadoActual[17]_i_1/O
                         net (fo=1, routed)           0.000     9.585    u6/FSM_onehot_estadoActual[17]_i_1_n_0
    SLICE_X58Y23         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.503    14.844    u6/CLK
    SLICE_X58Y23         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[17]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y23         FDCE (Setup_fdce_C_D)        0.029    15.098    u6/FSM_onehot_estadoActual_reg[17]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 u2/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 1.146ns (25.501%)  route 3.348ns (74.499%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.621     5.142    u2/CLK
    SLICE_X64Y27         FDCE                                         r  u2/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  u2/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.539     7.199    u2/cuenta_reg_n_0_[0]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.148     7.347 r  u2/cuenta[28]_i_8/O
                         net (fo=1, routed)           0.494     7.841    u2/cuenta[28]_i_8_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.328     8.169 r  u2/cuenta[28]_i_4/O
                         net (fo=29, routed)          1.315     9.484    u2/cuenta[28]_i_4_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.152     9.636 r  u2/cuenta[7]_i_1__3/O
                         net (fo=1, routed)           0.000     9.636    u2/cuenta[7]
    SLICE_X62Y25         FDCE                                         r  u2/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.502    14.843    u2/CLK
    SLICE_X62Y25         FDCE                                         r  u2/cuenta_reg[7]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.075    15.157    u2/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 u2/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cuenta_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.146ns (25.542%)  route 3.341ns (74.458%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.621     5.142    u2/CLK
    SLICE_X64Y27         FDCE                                         r  u2/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  u2/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.539     7.199    u2/cuenta_reg_n_0_[0]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.148     7.347 r  u2/cuenta[28]_i_8/O
                         net (fo=1, routed)           0.494     7.841    u2/cuenta[28]_i_8_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.328     8.169 r  u2/cuenta[28]_i_4/O
                         net (fo=29, routed)          1.308     9.477    u2/cuenta[28]_i_4_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.152     9.629 r  u2/cuenta[8]_i_1__3/O
                         net (fo=1, routed)           0.000     9.629    u2/cuenta[8]
    SLICE_X62Y25         FDCE                                         r  u2/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.502    14.843    u2/CLK
    SLICE_X62Y25         FDCE                                         r  u2/cuenta_reg[8]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.075    15.157    u2/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 u2/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cuenta_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 1.118ns (25.497%)  route 3.267ns (74.503%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.621     5.142    u2/CLK
    SLICE_X64Y27         FDCE                                         r  u2/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  u2/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.539     7.199    u2/cuenta_reg_n_0_[0]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.148     7.347 r  u2/cuenta[28]_i_8/O
                         net (fo=1, routed)           0.494     7.841    u2/cuenta[28]_i_8_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.328     8.169 r  u2/cuenta[28]_i_4/O
                         net (fo=29, routed)          1.234     9.403    u2/cuenta[28]_i_4_n_0
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     9.527 r  u2/cuenta[10]_i_1__3/O
                         net (fo=1, routed)           0.000     9.527    u2/cuenta[10]
    SLICE_X62Y26         FDCE                                         r  u2/cuenta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.504    14.845    u2/CLK
    SLICE_X62Y26         FDCE                                         r  u2/cuenta_reg[10]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y26         FDCE (Setup_fdce_C_D)        0.029    15.113    u2/cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 u2/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 1.118ns (25.562%)  route 3.256ns (74.438%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.621     5.142    u2/CLK
    SLICE_X64Y27         FDCE                                         r  u2/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  u2/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.539     7.199    u2/cuenta_reg_n_0_[0]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.148     7.347 r  u2/cuenta[28]_i_8/O
                         net (fo=1, routed)           0.494     7.841    u2/cuenta[28]_i_8_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.328     8.169 r  u2/cuenta[28]_i_4/O
                         net (fo=29, routed)          1.223     9.392    u2/cuenta[28]_i_4_n_0
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     9.516 r  u2/cuenta[11]_i_1__3/O
                         net (fo=1, routed)           0.000     9.516    u2/cuenta[11]
    SLICE_X62Y26         FDCE                                         r  u2/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.504    14.845    u2/CLK
    SLICE_X62Y26         FDCE                                         r  u2/cuenta_reg[11]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y26         FDCE (Setup_fdce_C_D)        0.031    15.115    u2/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 u2/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cuenta_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.144ns (25.936%)  route 3.267ns (74.064%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.621     5.142    u2/CLK
    SLICE_X64Y27         FDCE                                         r  u2/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  u2/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.539     7.199    u2/cuenta_reg_n_0_[0]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.148     7.347 r  u2/cuenta[28]_i_8/O
                         net (fo=1, routed)           0.494     7.841    u2/cuenta[28]_i_8_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.328     8.169 r  u2/cuenta[28]_i_4/O
                         net (fo=29, routed)          1.234     9.403    u2/cuenta[28]_i_4_n_0
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.150     9.553 r  u2/cuenta[12]_i_1__3/O
                         net (fo=1, routed)           0.000     9.553    u2/cuenta[12]
    SLICE_X62Y26         FDCE                                         r  u2/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.504    14.845    u2/CLK
    SLICE_X62Y26         FDCE                                         r  u2/cuenta_reg[12]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y26         FDCE (Setup_fdce_C_D)        0.075    15.159    u2/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 u2/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cuenta_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 1.144ns (26.002%)  route 3.256ns (73.998%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.621     5.142    u2/CLK
    SLICE_X64Y27         FDCE                                         r  u2/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  u2/cuenta_reg[0]/Q
                         net (fo=3, routed)           1.539     7.199    u2/cuenta_reg_n_0_[0]
    SLICE_X64Y27         LUT5 (Prop_lut5_I0_O)        0.148     7.347 r  u2/cuenta[28]_i_8/O
                         net (fo=1, routed)           0.494     7.841    u2/cuenta[28]_i_8_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.328     8.169 r  u2/cuenta[28]_i_4/O
                         net (fo=29, routed)          1.223     9.392    u2/cuenta[28]_i_4_n_0
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.150     9.542 r  u2/cuenta[9]_i_1__3/O
                         net (fo=1, routed)           0.000     9.542    u2/cuenta[9]
    SLICE_X62Y26         FDCE                                         r  u2/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.504    14.845    u2/CLK
    SLICE_X62Y26         FDCE                                         r  u2/cuenta_reg[9]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y26         FDCE (Setup_fdce_C_D)        0.075    15.159    u2/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 u4/u1/FSM_sequential_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/FSM_onehot_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.870ns (20.111%)  route 3.456ns (79.889%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.558     5.079    u4/u1/CLK
    SLICE_X49Y19         FDCE                                         r  u4/u1/FSM_sequential_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.419     5.498 f  u4/u1/FSM_sequential_estadoActual_reg[1]/Q
                         net (fo=40, routed)          2.217     7.715    u3/u1/FSM_onehot_estadoActual_reg[16][1]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.299     8.014 r  u3/u1/FSM_onehot_estadoActual[16]_i_2/O
                         net (fo=15, routed)          1.239     9.253    u3/u1/FSM_sequential_estadoActual_reg[1]_0
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.152     9.405 r  u3/u1/FSM_onehot_estadoActual[1]_i_1/O
                         net (fo=1, routed)           0.000     9.405    u6/D[0]
    SLICE_X57Y22         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.439    14.780    u6/CLK
    SLICE_X57Y22         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[1]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDCE (Setup_fdce_C_D)        0.047    15.052    u6/FSM_onehot_estadoActual_reg[1]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u3/u0/unseg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/u1/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.560     1.443    u3/u0/CLK
    SLICE_X55Y17         FDCE                                         r  u3/u0/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  u3/u0/unseg_reg/Q
                         net (fo=2, routed)           0.091     1.675    u3/u1/sgfin
    SLICE_X54Y17         LUT4 (Prop_lut4_I0_O)        0.048     1.723 r  u3/u1/FSM_sequential_estadoActual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.723    u3/u1/estadoSiguiente[1]
    SLICE_X54Y17         FDCE                                         r  u3/u1/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.829     1.956    u3/u1/CLK
    SLICE_X54Y17         FDCE                                         r  u3/u1/FSM_sequential_estadoActual_reg[1]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X54Y17         FDCE (Hold_fdce_C_D)         0.131     1.587    u3/u1/FSM_sequential_estadoActual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u3/u0/unseg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/u1/FSM_sequential_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.560     1.443    u3/u0/CLK
    SLICE_X55Y17         FDCE                                         r  u3/u0/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  u3/u0/unseg_reg/Q
                         net (fo=2, routed)           0.091     1.675    u3/u1/sgfin
    SLICE_X54Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.720 r  u3/u1/FSM_sequential_estadoActual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.720    u3/u1/estadoSiguiente[0]
    SLICE_X54Y17         FDCE                                         r  u3/u1/FSM_sequential_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.829     1.956    u3/u1/CLK
    SLICE_X54Y17         FDCE                                         r  u3/u1/FSM_sequential_estadoActual_reg[0]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X54Y17         FDCE (Hold_fdce_C_D)         0.121     1.577    u3/u1/FSM_sequential_estadoActual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u6/FSM_onehot_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/FSM_onehot_estadoActual_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.558     1.441    u6/CLK
    SLICE_X57Y22         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u6/FSM_onehot_estadoActual_reg[1]/Q
                         net (fo=9, routed)           0.112     1.694    u6/FSM_onehot_estadoActual_reg[13]_0[1]
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.739 r  u6/FSM_onehot_estadoActual[6]_i_1/O
                         net (fo=1, routed)           0.000     1.739    u6/FSM_onehot_estadoActual[6]_i_1_n_0
    SLICE_X56Y22         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.824     1.951    u6/CLK
    SLICE_X56Y22         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[6]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X56Y22         FDCE (Hold_fdce_C_D)         0.120     1.574    u6/FSM_onehot_estadoActual_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u6/FSM_onehot_estadoActual_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/FSM_onehot_estadoActual_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.277%)  route 0.139ns (42.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.556     1.439    u6/CLK
    SLICE_X57Y23         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u6/FSM_onehot_estadoActual_reg[9]/Q
                         net (fo=9, routed)           0.139     1.719    u6/FSM_onehot_estadoActual_reg[13]_0[8]
    SLICE_X56Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.764 r  u6/FSM_onehot_estadoActual[16]_i_1/O
                         net (fo=1, routed)           0.000     1.764    u6/FSM_onehot_estadoActual[16]_i_1_n_0
    SLICE_X56Y23         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.822     1.949    u6/CLK
    SLICE_X56Y23         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[16]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y23         FDCE (Hold_fdce_C_D)         0.121     1.573    u6/FSM_onehot_estadoActual_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u6/FSM_onehot_estadoActual_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/FSM_onehot_estadoActual_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.584     1.467    u6/CLK
    SLICE_X58Y22         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  u6/FSM_onehot_estadoActual_reg[21]/Q
                         net (fo=8, routed)           0.109     1.717    u6/FSM_onehot_estadoActual_reg_n_0_[21]
    SLICE_X59Y22         LUT4 (Prop_lut4_I3_O)        0.045     1.762 r  u6/FSM_onehot_estadoActual[22]_i_1/O
                         net (fo=1, routed)           0.000     1.762    u6/FSM_onehot_estadoActual[22]_i_1_n_0
    SLICE_X59Y22         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.851     1.978    u6/CLK
    SLICE_X59Y22         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[22]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y22         FDCE (Hold_fdce_C_D)         0.091     1.571    u6/FSM_onehot_estadoActual_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u6/FSM_onehot_estadoActual_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/FSM_onehot_estadoActual_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.063%)  route 0.171ns (47.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.554     1.437    u6/CLK
    SLICE_X55Y23         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  u6/FSM_onehot_estadoActual_reg[8]/Q
                         net (fo=7, routed)           0.171     1.749    u6/FSM_onehot_estadoActual_reg[13]_0[7]
    SLICE_X56Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.794 r  u6/FSM_onehot_estadoActual[13]_i_1/O
                         net (fo=1, routed)           0.000     1.794    u6/FSM_onehot_estadoActual[13]_i_1_n_0
    SLICE_X56Y23         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.822     1.949    u6/CLK
    SLICE_X56Y23         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[13]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X56Y23         FDCE (Hold_fdce_C_D)         0.120     1.591    u6/FSM_onehot_estadoActual_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u0/u5/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/u5/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.585     1.468    u0/u5/CLK
    SLICE_X60Y20         FDRE                                         r  u0/u5/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  u0/u5/unseg_reg/Q
                         net (fo=1, routed)           0.143     1.775    u0/u5/unseg
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.820 r  u0/u5/aux_i_1/O
                         net (fo=1, routed)           0.000     1.820    u0/u5/aux_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  u0/u5/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.852     1.979    u0/u5/CLK
    SLICE_X60Y21         FDRE                                         r  u0/u5/aux_reg/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.120     1.601    u0/u5/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u6/FSM_onehot_estadoActual_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/FSM_onehot_estadoActual_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.296%)  route 0.133ns (41.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.581     1.464    u6/CLK
    SLICE_X59Y25         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  u6/FSM_onehot_estadoActual_reg[15]/Q
                         net (fo=7, routed)           0.133     1.738    u6/FSM_onehot_estadoActual_reg_n_0_[15]
    SLICE_X59Y25         LUT4 (Prop_lut4_I1_O)        0.045     1.783 r  u6/FSM_onehot_estadoActual[15]_i_1/O
                         net (fo=1, routed)           0.000     1.783    u6/FSM_onehot_estadoActual[15]_i_1_n_0
    SLICE_X59Y25         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.848     1.975    u6/CLK
    SLICE_X59Y25         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[15]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.092     1.556    u6/FSM_onehot_estadoActual_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u4/u0/unseg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/u1/FSM_sequential_estadoActual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.187ns (48.768%)  route 0.196ns (51.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.557     1.440    u4/u0/CLK
    SLICE_X51Y20         FDCE                                         r  u4/u0/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  u4/u0/unseg_reg/Q
                         net (fo=2, routed)           0.196     1.778    u4/u1/sgfin
    SLICE_X49Y19         LUT4 (Prop_lut4_I0_O)        0.046     1.824 r  u4/u1/FSM_sequential_estadoActual[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    u4/u1/estadoSiguiente[1]
    SLICE_X49Y19         FDCE                                         r  u4/u1/FSM_sequential_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.826     1.953    u4/u1/CLK
    SLICE_X49Y19         FDCE                                         r  u4/u1/FSM_sequential_estadoActual_reg[1]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X49Y19         FDCE (Hold_fdce_C_D)         0.107     1.582    u4/u1/FSM_sequential_estadoActual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u6/FSM_onehot_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u6/FSM_onehot_estadoActual_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.162%)  route 0.157ns (42.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.555     1.438    u6/CLK
    SLICE_X56Y24         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  u6/FSM_onehot_estadoActual_reg[3]/Q
                         net (fo=8, routed)           0.157     1.759    u6/FSM_onehot_estadoActual_reg[13]_0[2]
    SLICE_X55Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.804 r  u6/FSM_onehot_estadoActual[8]_i_1/O
                         net (fo=1, routed)           0.000     1.804    u6/FSM_onehot_estadoActual[8]_i_1_n_0
    SLICE_X55Y23         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.822     1.949    u6/CLK
    SLICE_X55Y23         FDCE                                         r  u6/FSM_onehot_estadoActual_reg[8]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X55Y23         FDCE (Hold_fdce_C_D)         0.091     1.562    u6/FSM_onehot_estadoActual_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   u0/u5/aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   u0/u5/cuenta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   u0/u5/cuenta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   u0/u5/cuenta_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   u0/u5/cuenta_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   u0/u5/cuenta_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   u0/u5/cuenta_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   u0/u5/cuenta_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   u0/u5/cuenta_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u0/u5/aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u0/u5/aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   u0/u5/cuenta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   u0/u5/cuenta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u5/cuenta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u5/cuenta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u5/cuenta_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u5/cuenta_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u5/cuenta_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u5/cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u0/u5/aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y21   u0/u5/aux_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   u0/u5/cuenta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   u0/u5/cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u5/cuenta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u5/cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u5/cuenta_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u5/cuenta_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u5/cuenta_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/u5/cuenta_reg[12]/C



