# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do l3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/DLD\ lab\ 7/Desktop/LAB3 {C:/Users/DLD lab 7/Desktop/LAB3/waveform.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module waveform
# 
# Top level modules:
# 	waveform
# vlog -vlog01compat -work work +incdir+C:/Users/DLD\ lab\ 7/Desktop/LAB3 {C:/Users/DLD lab 7/Desktop/LAB3/wave.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module wave
# 
# Top level modules:
# 	wave
# vlog -vlog01compat -work work +incdir+C:/Users/DLD\ lab\ 7/Desktop/LAB3 {C:/Users/DLD lab 7/Desktop/LAB3/sinwave.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module sinwave
# 
# Top level modules:
# 	sinwave
# vlog -vlog01compat -work work +incdir+C:/Users/DLD\ lab\ 7/Desktop/LAB3 {C:/Users/DLD lab 7/Desktop/LAB3/pwm.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module PWM
# 
# Top level modules:
# 	PWM
