// Seed: 2801466913
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    input wire id_6,
    input tri1 id_7,
    input wire id_8
);
  initial assume (1);
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input wire id_2,
    input wor id_3,
    output supply0 id_4,
    input wand id_5,
    input uwire id_6,
    output uwire id_7,
    input supply1 id_8,
    input wor id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wor id_12,
    output uwire id_13
    , id_15
);
  wire id_16, id_17;
  wire id_18;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_6,
      id_2,
      id_2,
      id_3,
      id_6,
      id_10,
      id_11
  );
  always @(posedge 1 or id_0 - id_5) begin : LABEL_0
    id_7 = id_0;
  end
endmodule
