|pratica4
clock => clock.IN6
reset => reset.IN6


|pratica4|mem_inst:instruction_memory
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => data[0]~reg0.CLK
clock => data[1]~reg0.CLK
clock => data[2]~reg0.CLK
clock => data[3]~reg0.CLK
clock => data[4]~reg0.CLK
clock => data[5]~reg0.CLK
clock => data[6]~reg0.CLK
clock => data[7]~reg0.CLK
clock => tag[0]~reg0.CLK
clock => tag[1]~reg0.CLK
clock => tag[2]~reg0.CLK
clock => tag[3]~reg0.CLK
clock => opcode[0]~reg0.CLK
clock => opcode[1]~reg0.CLK
clock => proc[0]~reg0.CLK
clock => proc[1]~reg0.CLK
reset => always0.IN1
send => always0.IN1
done_p0 => ~NO_FANOUT~
done_p1 => ~NO_FANOUT~
done_p2 => ~NO_FANOUT~
proc[0] <= proc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc[1] <= proc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= tag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= tag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= tag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tag[3] <= tag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pratica4|mem_data:data_memory
clock => always0.IN1
clock => mem_block[0]~reg0.CLK
clock => mem_block[1]~reg0.CLK
clock => mem_block[2]~reg0.CLK
clock => mem_block[3]~reg0.CLK
clock => mem_block[4]~reg0.CLK
clock => mem_block[5]~reg0.CLK
clock => mem_block[6]~reg0.CLK
clock => mem_block[7]~reg0.CLK
clock => mem_block[8]~reg0.CLK
clock => mem_block[9]~reg0.CLK
clock => mem_block[10]~reg0.CLK
clock => mem_block[11]~reg0.CLK
clock => mem_block[12]~reg0.CLK
clock => mem_block[13]~reg0.CLK
clock => mem_block[14]~reg0.CLK
clock => mem_block[15]~reg0.CLK
reset => ~NO_FANOUT~
wb_p0 => always0.IN0
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p0 => mem_data.OUTPUTSELECT
wb_p1 => always0.IN1
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p1 => mem_data.OUTPUTSELECT
wb_p2 => always0.IN1
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
wb_p2 => mem_data.OUTPUTSELECT
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[0] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[1] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[2] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[3] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[4] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[5] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[6] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[7] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[8] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[9] => mem_data.DATAB
p0_block[10] => ~NO_FANOUT~
p0_block[11] => ~NO_FANOUT~
p0_block[12] => Decoder0.IN3
p0_block[13] => Decoder0.IN2
p0_block[14] => Decoder0.IN1
p0_block[15] => Decoder0.IN0
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[0] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[1] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[2] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[3] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[4] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[5] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[6] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[7] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[8] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[9] => mem_data.DATAB
p1_block[10] => ~NO_FANOUT~
p1_block[11] => ~NO_FANOUT~
p1_block[12] => Decoder1.IN3
p1_block[13] => Decoder1.IN2
p1_block[14] => Decoder1.IN1
p1_block[15] => Decoder1.IN0
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[0] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[1] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[2] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[3] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[4] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[5] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[6] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[7] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[8] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[9] => mem_data.DATAB
p2_block[10] => ~NO_FANOUT~
p2_block[11] => ~NO_FANOUT~
p2_block[12] => Decoder2.IN3
p2_block[13] => Decoder2.IN2
p2_block[14] => Decoder2.IN1
p2_block[15] => Decoder2.IN0
bus[0] => ~NO_FANOUT~
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => Mux0.IN3
bus[10] => Mux1.IN3
bus[10] => Mux2.IN3
bus[10] => Mux3.IN3
bus[10] => Mux4.IN3
bus[10] => Mux5.IN3
bus[10] => Mux6.IN3
bus[10] => Mux7.IN3
bus[10] => Mux8.IN3
bus[10] => Mux9.IN3
bus[10] => mem_block[12]~reg0.DATAIN
bus[11] => Mux0.IN2
bus[11] => Mux1.IN2
bus[11] => Mux2.IN2
bus[11] => Mux3.IN2
bus[11] => Mux4.IN2
bus[11] => Mux5.IN2
bus[11] => Mux6.IN2
bus[11] => Mux7.IN2
bus[11] => Mux8.IN2
bus[11] => Mux9.IN2
bus[11] => mem_block[13]~reg0.DATAIN
bus[12] => Mux0.IN1
bus[12] => Mux1.IN1
bus[12] => Mux2.IN1
bus[12] => Mux3.IN1
bus[12] => Mux4.IN1
bus[12] => Mux5.IN1
bus[12] => Mux6.IN1
bus[12] => Mux7.IN1
bus[12] => Mux8.IN1
bus[12] => Mux9.IN1
bus[12] => mem_block[14]~reg0.DATAIN
bus[13] => Mux0.IN0
bus[13] => Mux1.IN0
bus[13] => Mux2.IN0
bus[13] => Mux3.IN0
bus[13] => Mux4.IN0
bus[13] => Mux5.IN0
bus[13] => Mux6.IN0
bus[13] => Mux7.IN0
bus[13] => Mux8.IN0
bus[13] => Mux9.IN0
bus[13] => mem_block[15]~reg0.DATAIN
bus[14] => Equal0.IN1
bus[14] => Equal1.IN0
bus[15] => Equal0.IN0
bus[15] => Equal1.IN1
mem_block[0] <= mem_block[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[1] <= mem_block[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[2] <= mem_block[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[3] <= mem_block[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[4] <= mem_block[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[5] <= mem_block[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[6] <= mem_block[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[7] <= mem_block[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[8] <= mem_block[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[9] <= mem_block[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[10] <= mem_block[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[11] <= mem_block[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[12] <= mem_block[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[13] <= mem_block[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[14] <= mem_block[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_block[15] <= mem_block[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pratica4|bus_arbiter:Bus_Arbiter
clock => bus[0]~reg0.CLK
clock => bus[1]~reg0.CLK
clock => bus[2]~reg0.CLK
clock => bus[3]~reg0.CLK
clock => bus[4]~reg0.CLK
clock => bus[5]~reg0.CLK
clock => bus[6]~reg0.CLK
clock => bus[7]~reg0.CLK
clock => bus[8]~reg0.CLK
clock => bus[9]~reg0.CLK
clock => bus[10]~reg0.CLK
clock => bus[11]~reg0.CLK
clock => bus[12]~reg0.CLK
clock => bus[13]~reg0.CLK
clock => bus[14]~reg0.CLK
clock => bus[15]~reg0.CLK
reset => ~NO_FANOUT~
proc[0] => Equal0.IN1
proc[0] => Equal1.IN0
proc[0] => Equal2.IN1
proc[1] => Equal0.IN0
proc[1] => Equal1.IN1
proc[1] => Equal2.IN0
bus_p0[0] => bus.DATAB
bus_p0[1] => bus.DATAB
bus_p0[2] => bus.DATAB
bus_p0[3] => bus.DATAB
bus_p0[4] => bus.DATAB
bus_p0[5] => bus.DATAB
bus_p0[6] => bus.DATAB
bus_p0[7] => bus.DATAB
bus_p0[8] => bus.DATAB
bus_p0[9] => bus.DATAB
bus_p0[10] => bus.DATAB
bus_p0[11] => bus.DATAB
bus_p0[12] => bus.DATAB
bus_p0[13] => bus.DATAB
bus_p0[14] => bus.DATAB
bus_p0[15] => bus.DATAB
bus_p1[0] => bus.DATAB
bus_p1[1] => bus.DATAB
bus_p1[2] => bus.DATAB
bus_p1[3] => bus.DATAB
bus_p1[4] => bus.DATAB
bus_p1[5] => bus.DATAB
bus_p1[6] => bus.DATAB
bus_p1[7] => bus.DATAB
bus_p1[8] => bus.DATAB
bus_p1[9] => bus.DATAB
bus_p1[10] => bus.DATAB
bus_p1[11] => bus.DATAB
bus_p1[12] => bus.DATAB
bus_p1[13] => bus.DATAB
bus_p1[14] => bus.DATAB
bus_p1[15] => bus.DATAB
bus_p2[0] => bus.DATAB
bus_p2[1] => bus.DATAB
bus_p2[2] => bus.DATAB
bus_p2[3] => bus.DATAB
bus_p2[4] => bus.DATAB
bus_p2[5] => bus.DATAB
bus_p2[6] => bus.DATAB
bus_p2[7] => bus.DATAB
bus_p2[8] => bus.DATAB
bus_p2[9] => bus.DATAB
bus_p2[10] => bus.DATAB
bus_p2[11] => bus.DATAB
bus_p2[12] => bus.DATAB
bus_p2[13] => bus.DATAB
bus_p2[14] => bus.DATAB
bus_p2[15] => bus.DATAB
bus[0] <= bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pratica4|processador0:p0
clock => p0_block[0]~reg0.CLK
clock => p0_block[1]~reg0.CLK
clock => p0_block[2]~reg0.CLK
clock => p0_block[3]~reg0.CLK
clock => p0_block[4]~reg0.CLK
clock => p0_block[5]~reg0.CLK
clock => p0_block[6]~reg0.CLK
clock => p0_block[7]~reg0.CLK
clock => p0_block[8]~reg0.CLK
clock => p0_block[9]~reg0.CLK
clock => p0_block[10]~reg0.CLK
clock => p0_block[11]~reg0.CLK
clock => p0_block[12]~reg0.CLK
clock => p0_block[13]~reg0.CLK
clock => p0_block[14]~reg0.CLK
clock => p0_block[15]~reg0.CLK
clock => wb_block[0]~reg0.CLK
clock => wb_block[1]~reg0.CLK
clock => wb_block[2]~reg0.CLK
clock => wb_block[3]~reg0.CLK
clock => wb_block[4]~reg0.CLK
clock => wb_block[5]~reg0.CLK
clock => wb_block[6]~reg0.CLK
clock => wb_block[7]~reg0.CLK
clock => wb_block[8]~reg0.CLK
clock => wb_block[9]~reg0.CLK
clock => wb_block[10]~reg0.CLK
clock => wb_block[11]~reg0.CLK
clock => wb_block[12]~reg0.CLK
clock => wb_block[13]~reg0.CLK
clock => wb_block[14]~reg0.CLK
clock => wb_block[15]~reg0.CLK
clock => last_inst[0].CLK
clock => last_inst[1].CLK
clock => last_inst[2].CLK
clock => last_inst[3].CLK
clock => last_inst[4].CLK
clock => last_inst[5].CLK
clock => last_inst[6].CLK
clock => last_inst[7].CLK
clock => last_inst[8].CLK
clock => last_inst[9].CLK
clock => last_inst[10].CLK
clock => last_inst[11].CLK
clock => last_inst[12].CLK
clock => last_inst[13].CLK
clock => last_inst[14].CLK
clock => last_inst[15].CLK
clock => bus_out[0]~reg0.CLK
clock => bus_out[1]~reg0.CLK
clock => bus_out[2]~reg0.CLK
clock => bus_out[3]~reg0.CLK
clock => bus_out[4]~reg0.CLK
clock => bus_out[5]~reg0.CLK
clock => bus_out[6]~reg0.CLK
clock => bus_out[7]~reg0.CLK
clock => bus_out[8]~reg0.CLK
clock => bus_out[9]~reg0.CLK
clock => bus_out[10]~reg0.CLK
clock => bus_out[11]~reg0.CLK
clock => bus_out[12]~reg0.CLK
clock => bus_out[13]~reg0.CLK
clock => bus_out[14]~reg0.CLK
clock => bus_out[15]~reg0.CLK
clock => p0_has_block~reg0.CLK
clock => pos_o[0].CLK
clock => pos_o[1].CLK
clock => pos_o[2].CLK
clock => pos[0].CLK
clock => pos[1].CLK
clock => pos[2].CLK
clock => break_loop.CLK
clock => state_o[0].CLK
clock => state_o[1].CLK
clock => state[0].CLK
clock => state[1].CLK
clock => wb~reg0.CLK
clock => write_miss.CLK
clock => read_miss.CLK
clock => done~reg0.CLK
clock => proc_out[0]~reg0.CLK
clock => proc_out[1]~reg0.CLK
clock => proc_out[2]~reg0.CLK
clock => proc_out[3]~reg0.CLK
clock => proc_out[4]~reg0.CLK
clock => proc_out[5]~reg0.CLK
clock => proc_out[6]~reg0.CLK
clock => proc_out[7]~reg0.CLK
clock => proc_out[8]~reg0.CLK
clock => proc_out[9]~reg0.CLK
clock => proc_out[10]~reg0.CLK
clock => proc_out[11]~reg0.CLK
clock => proc_out[12]~reg0.CLK
clock => proc_out[13]~reg0.CLK
clock => proc_out[14]~reg0.CLK
clock => proc_out[15]~reg0.CLK
clock => CacheL1[0][0].CLK
clock => CacheL1[0][1].CLK
clock => CacheL1[0][2].CLK
clock => CacheL1[0][3].CLK
clock => CacheL1[0][4].CLK
clock => CacheL1[0][5].CLK
clock => CacheL1[0][6].CLK
clock => CacheL1[0][7].CLK
clock => CacheL1[0][8].CLK
clock => CacheL1[0][9].CLK
clock => CacheL1[0][10].CLK
clock => CacheL1[0][11].CLK
clock => CacheL1[0][12].CLK
clock => CacheL1[0][13].CLK
clock => CacheL1[0][14].CLK
clock => CacheL1[0][15].CLK
clock => CacheL1[1][0].CLK
clock => CacheL1[1][1].CLK
clock => CacheL1[1][2].CLK
clock => CacheL1[1][3].CLK
clock => CacheL1[1][4].CLK
clock => CacheL1[1][5].CLK
clock => CacheL1[1][6].CLK
clock => CacheL1[1][7].CLK
clock => CacheL1[1][8].CLK
clock => CacheL1[1][9].CLK
clock => CacheL1[1][10].CLK
clock => CacheL1[1][11].CLK
clock => CacheL1[1][12].CLK
clock => CacheL1[1][13].CLK
clock => CacheL1[1][14].CLK
clock => CacheL1[1][15].CLK
clock => CacheL1[2][0].CLK
clock => CacheL1[2][1].CLK
clock => CacheL1[2][2].CLK
clock => CacheL1[2][3].CLK
clock => CacheL1[2][4].CLK
clock => CacheL1[2][5].CLK
clock => CacheL1[2][6].CLK
clock => CacheL1[2][7].CLK
clock => CacheL1[2][8].CLK
clock => CacheL1[2][9].CLK
clock => CacheL1[2][10].CLK
clock => CacheL1[2][11].CLK
clock => CacheL1[2][12].CLK
clock => CacheL1[2][13].CLK
clock => CacheL1[2][14].CLK
clock => CacheL1[2][15].CLK
clock => CacheL1[3][0].CLK
clock => CacheL1[3][1].CLK
clock => CacheL1[3][2].CLK
clock => CacheL1[3][3].CLK
clock => CacheL1[3][4].CLK
clock => CacheL1[3][5].CLK
clock => CacheL1[3][6].CLK
clock => CacheL1[3][7].CLK
clock => CacheL1[3][8].CLK
clock => CacheL1[3][9].CLK
clock => CacheL1[3][10].CLK
clock => CacheL1[3][11].CLK
clock => CacheL1[3][12].CLK
clock => CacheL1[3][13].CLK
clock => CacheL1[3][14].CLK
clock => CacheL1[3][15].CLK
clock => CacheL1[4][0].CLK
clock => CacheL1[4][1].CLK
clock => CacheL1[4][2].CLK
clock => CacheL1[4][3].CLK
clock => CacheL1[4][4].CLK
clock => CacheL1[4][5].CLK
clock => CacheL1[4][6].CLK
clock => CacheL1[4][7].CLK
clock => CacheL1[4][8].CLK
clock => CacheL1[4][9].CLK
clock => CacheL1[4][10].CLK
clock => CacheL1[4][11].CLK
clock => CacheL1[4][12].CLK
clock => CacheL1[4][13].CLK
clock => CacheL1[4][14].CLK
clock => CacheL1[4][15].CLK
reset => ~NO_FANOUT~
proc[0] => Equal5.IN1
proc[0] => last_inst[14].DATAIN
proc[0] => Equal0.IN1
proc[1] => Equal5.IN0
proc[1] => last_inst[15].DATAIN
proc[1] => Equal0.IN0
opcode[0] => Equal5.IN3
opcode[0] => last_inst[12].DATAIN
opcode[0] => Equal11.IN1
opcode[0] => Equal13.IN0
opcode[1] => Equal5.IN2
opcode[1] => last_inst[13].DATAIN
opcode[1] => Equal11.IN0
opcode[1] => Equal13.IN1
tag[0] => Equal5.IN7
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => Equal12.IN7
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => last_inst[8].DATAIN
tag[0] => Equal6.IN3
tag[0] => Equal7.IN2
tag[0] => Equal8.IN3
tag[0] => Equal9.IN2
tag[0] => Equal10.IN3
tag[1] => Equal5.IN6
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => Equal12.IN6
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => last_inst[9].DATAIN
tag[1] => Equal6.IN1
tag[1] => Equal7.IN1
tag[1] => Equal8.IN2
tag[1] => Equal9.IN3
tag[1] => Equal10.IN2
tag[2] => Equal5.IN5
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => Equal12.IN5
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => last_inst[10].DATAIN
tag[2] => Equal6.IN2
tag[2] => Equal7.IN3
tag[2] => Equal8.IN1
tag[2] => Equal9.IN1
tag[2] => Equal10.IN1
tag[3] => Equal5.IN4
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => Equal12.IN4
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => last_inst[11].DATAIN
tag[3] => Equal6.IN0
tag[3] => Equal7.IN0
tag[3] => Equal8.IN0
tag[3] => Equal9.IN0
tag[3] => Equal10.IN0
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => Equal5.IN15
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => last_inst[0].DATAIN
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => Equal5.IN14
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => last_inst[1].DATAIN
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => Equal5.IN13
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => last_inst[2].DATAIN
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => Equal5.IN12
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => last_inst[3].DATAIN
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => Equal5.IN11
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => last_inst[4].DATAIN
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => Equal5.IN10
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => last_inst[5].DATAIN
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => Equal5.IN9
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => last_inst[6].DATAIN
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => Equal5.IN8
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => last_inst[7].DATAIN
p1_block[0] => CacheL1.DATAB
p1_block[0] => CacheL1.DATAB
p1_block[0] => CacheL1.DATAB
p1_block[0] => CacheL1.DATAB
p1_block[0] => CacheL1.DATAB
p1_block[0] => Equal3.IN15
p1_block[1] => CacheL1.DATAB
p1_block[1] => CacheL1.DATAB
p1_block[1] => CacheL1.DATAB
p1_block[1] => CacheL1.DATAB
p1_block[1] => CacheL1.DATAB
p1_block[1] => Equal3.IN14
p1_block[2] => CacheL1.DATAB
p1_block[2] => CacheL1.DATAB
p1_block[2] => CacheL1.DATAB
p1_block[2] => CacheL1.DATAB
p1_block[2] => CacheL1.DATAB
p1_block[2] => Equal3.IN13
p1_block[3] => CacheL1.DATAB
p1_block[3] => CacheL1.DATAB
p1_block[3] => CacheL1.DATAB
p1_block[3] => CacheL1.DATAB
p1_block[3] => CacheL1.DATAB
p1_block[3] => Equal3.IN12
p1_block[4] => CacheL1.DATAB
p1_block[4] => CacheL1.DATAB
p1_block[4] => CacheL1.DATAB
p1_block[4] => CacheL1.DATAB
p1_block[4] => CacheL1.DATAB
p1_block[4] => Equal3.IN11
p1_block[5] => CacheL1.DATAB
p1_block[5] => CacheL1.DATAB
p1_block[5] => CacheL1.DATAB
p1_block[5] => CacheL1.DATAB
p1_block[5] => CacheL1.DATAB
p1_block[5] => Equal3.IN10
p1_block[6] => CacheL1.DATAB
p1_block[6] => CacheL1.DATAB
p1_block[6] => CacheL1.DATAB
p1_block[6] => CacheL1.DATAB
p1_block[6] => CacheL1.DATAB
p1_block[6] => Equal3.IN9
p1_block[7] => CacheL1.DATAB
p1_block[7] => CacheL1.DATAB
p1_block[7] => CacheL1.DATAB
p1_block[7] => CacheL1.DATAB
p1_block[7] => CacheL1.DATAB
p1_block[7] => Equal3.IN8
p1_block[8] => CacheL1.DATAB
p1_block[8] => CacheL1.DATAB
p1_block[8] => CacheL1.DATAB
p1_block[8] => CacheL1.DATAB
p1_block[8] => CacheL1.DATAB
p1_block[8] => Equal3.IN7
p1_block[9] => CacheL1.DATAB
p1_block[9] => CacheL1.DATAB
p1_block[9] => CacheL1.DATAB
p1_block[9] => CacheL1.DATAB
p1_block[9] => CacheL1.DATAB
p1_block[9] => Equal3.IN6
p1_block[10] => CacheL1.DATAB
p1_block[10] => CacheL1.DATAB
p1_block[10] => CacheL1.DATAB
p1_block[10] => CacheL1.DATAB
p1_block[10] => CacheL1.DATAB
p1_block[10] => Equal3.IN5
p1_block[11] => CacheL1.DATAB
p1_block[11] => CacheL1.DATAB
p1_block[11] => CacheL1.DATAB
p1_block[11] => CacheL1.DATAB
p1_block[11] => CacheL1.DATAB
p1_block[11] => Equal3.IN4
p1_block[12] => CacheL1.DATAB
p1_block[12] => CacheL1.DATAB
p1_block[12] => CacheL1.DATAB
p1_block[12] => CacheL1.DATAB
p1_block[12] => CacheL1.DATAB
p1_block[12] => Equal3.IN3
p1_block[13] => CacheL1.DATAB
p1_block[13] => CacheL1.DATAB
p1_block[13] => CacheL1.DATAB
p1_block[13] => CacheL1.DATAB
p1_block[13] => CacheL1.DATAB
p1_block[13] => Equal3.IN2
p1_block[14] => CacheL1.DATAB
p1_block[14] => CacheL1.DATAB
p1_block[14] => CacheL1.DATAB
p1_block[14] => CacheL1.DATAB
p1_block[14] => CacheL1.DATAB
p1_block[14] => Equal3.IN1
p1_block[15] => CacheL1.DATAB
p1_block[15] => CacheL1.DATAB
p1_block[15] => CacheL1.DATAB
p1_block[15] => CacheL1.DATAB
p1_block[15] => CacheL1.DATAB
p1_block[15] => Equal3.IN0
p2_block[0] => CacheL1.DATAB
p2_block[0] => CacheL1.DATAB
p2_block[0] => CacheL1.DATAB
p2_block[0] => CacheL1.DATAB
p2_block[0] => CacheL1.DATAB
p2_block[0] => Equal4.IN15
p2_block[1] => CacheL1.DATAB
p2_block[1] => CacheL1.DATAB
p2_block[1] => CacheL1.DATAB
p2_block[1] => CacheL1.DATAB
p2_block[1] => CacheL1.DATAB
p2_block[1] => Equal4.IN14
p2_block[2] => CacheL1.DATAB
p2_block[2] => CacheL1.DATAB
p2_block[2] => CacheL1.DATAB
p2_block[2] => CacheL1.DATAB
p2_block[2] => CacheL1.DATAB
p2_block[2] => Equal4.IN13
p2_block[3] => CacheL1.DATAB
p2_block[3] => CacheL1.DATAB
p2_block[3] => CacheL1.DATAB
p2_block[3] => CacheL1.DATAB
p2_block[3] => CacheL1.DATAB
p2_block[3] => Equal4.IN12
p2_block[4] => CacheL1.DATAB
p2_block[4] => CacheL1.DATAB
p2_block[4] => CacheL1.DATAB
p2_block[4] => CacheL1.DATAB
p2_block[4] => CacheL1.DATAB
p2_block[4] => Equal4.IN11
p2_block[5] => CacheL1.DATAB
p2_block[5] => CacheL1.DATAB
p2_block[5] => CacheL1.DATAB
p2_block[5] => CacheL1.DATAB
p2_block[5] => CacheL1.DATAB
p2_block[5] => Equal4.IN10
p2_block[6] => CacheL1.DATAB
p2_block[6] => CacheL1.DATAB
p2_block[6] => CacheL1.DATAB
p2_block[6] => CacheL1.DATAB
p2_block[6] => CacheL1.DATAB
p2_block[6] => Equal4.IN9
p2_block[7] => CacheL1.DATAB
p2_block[7] => CacheL1.DATAB
p2_block[7] => CacheL1.DATAB
p2_block[7] => CacheL1.DATAB
p2_block[7] => CacheL1.DATAB
p2_block[7] => Equal4.IN8
p2_block[8] => CacheL1.DATAB
p2_block[8] => CacheL1.DATAB
p2_block[8] => CacheL1.DATAB
p2_block[8] => CacheL1.DATAB
p2_block[8] => CacheL1.DATAB
p2_block[8] => Equal4.IN7
p2_block[9] => CacheL1.DATAB
p2_block[9] => CacheL1.DATAB
p2_block[9] => CacheL1.DATAB
p2_block[9] => CacheL1.DATAB
p2_block[9] => CacheL1.DATAB
p2_block[9] => Equal4.IN6
p2_block[10] => CacheL1.DATAB
p2_block[10] => CacheL1.DATAB
p2_block[10] => CacheL1.DATAB
p2_block[10] => CacheL1.DATAB
p2_block[10] => CacheL1.DATAB
p2_block[10] => Equal4.IN5
p2_block[11] => CacheL1.DATAB
p2_block[11] => CacheL1.DATAB
p2_block[11] => CacheL1.DATAB
p2_block[11] => CacheL1.DATAB
p2_block[11] => CacheL1.DATAB
p2_block[11] => Equal4.IN4
p2_block[12] => CacheL1.DATAB
p2_block[12] => CacheL1.DATAB
p2_block[12] => CacheL1.DATAB
p2_block[12] => CacheL1.DATAB
p2_block[12] => CacheL1.DATAB
p2_block[12] => Equal4.IN3
p2_block[13] => CacheL1.DATAB
p2_block[13] => CacheL1.DATAB
p2_block[13] => CacheL1.DATAB
p2_block[13] => CacheL1.DATAB
p2_block[13] => CacheL1.DATAB
p2_block[13] => Equal4.IN2
p2_block[14] => CacheL1.DATAB
p2_block[14] => CacheL1.DATAB
p2_block[14] => CacheL1.DATAB
p2_block[14] => CacheL1.DATAB
p2_block[14] => CacheL1.DATAB
p2_block[14] => Equal4.IN1
p2_block[15] => CacheL1.DATAB
p2_block[15] => CacheL1.DATAB
p2_block[15] => CacheL1.DATAB
p2_block[15] => CacheL1.DATAB
p2_block[15] => CacheL1.DATAB
p2_block[15] => Equal4.IN0
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => Equal2.IN15
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => Equal2.IN14
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => Equal2.IN13
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => Equal2.IN12
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => Equal2.IN11
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => Equal2.IN10
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => Equal2.IN9
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => Equal2.IN8
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => Equal2.IN7
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => Equal2.IN6
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => Equal2.IN5
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => Equal2.IN4
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => Equal2.IN3
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => Equal2.IN2
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => Equal2.IN1
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => Equal2.IN0
p1_has_block => always0.IN0
p1_has_block => always0.IN0
p2_has_block => always0.IN1
p2_has_block => always0.IN1
bus_in[0] => Equal1.IN15
bus_in[1] => Equal1.IN14
bus_in[2] => Equal1.IN13
bus_in[3] => Equal1.IN12
bus_in[4] => Equal1.IN11
bus_in[5] => Equal1.IN10
bus_in[6] => Equal1.IN9
bus_in[7] => Equal1.IN8
bus_in[8] => Equal1.IN7
bus_in[9] => Equal1.IN6
bus_in[10] => Equal14.IN7
bus_in[10] => Equal15.IN7
bus_in[10] => Equal16.IN7
bus_in[10] => Equal17.IN7
bus_in[10] => Equal18.IN7
bus_in[10] => Equal1.IN5
bus_in[11] => Equal14.IN6
bus_in[11] => Equal15.IN6
bus_in[11] => Equal16.IN6
bus_in[11] => Equal17.IN6
bus_in[11] => Equal18.IN6
bus_in[11] => Equal1.IN4
bus_in[12] => Equal14.IN5
bus_in[12] => Equal15.IN5
bus_in[12] => Equal16.IN5
bus_in[12] => Equal17.IN5
bus_in[12] => Equal18.IN5
bus_in[12] => Equal1.IN3
bus_in[13] => Equal14.IN4
bus_in[13] => Equal15.IN4
bus_in[13] => Equal16.IN4
bus_in[13] => Equal17.IN4
bus_in[13] => Equal18.IN4
bus_in[13] => Equal1.IN2
bus_in[14] => Equal1.IN1
bus_in[14] => Equal19.IN1
bus_in[14] => Equal20.IN1
bus_in[14] => Equal21.IN0
bus_in[15] => Equal1.IN0
bus_in[15] => Equal19.IN0
bus_in[15] => Equal20.IN0
bus_in[15] => Equal21.IN1
bus_out[0] <= bus_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[0] <= proc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[1] <= proc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[2] <= proc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[3] <= proc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[4] <= proc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[5] <= proc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[6] <= proc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[7] <= proc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[8] <= proc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[9] <= proc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[10] <= proc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[11] <= proc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[12] <= proc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[13] <= proc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[14] <= proc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[15] <= proc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb <= wb~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[0] <= wb_block[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[1] <= wb_block[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[2] <= wb_block[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[3] <= wb_block[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[4] <= wb_block[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[5] <= wb_block[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[6] <= wb_block[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[7] <= wb_block[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[8] <= wb_block[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[9] <= wb_block[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[10] <= wb_block[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[11] <= wb_block[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[12] <= wb_block[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[13] <= wb_block[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[14] <= wb_block[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[15] <= wb_block[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[0] <= p0_block[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[1] <= p0_block[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[2] <= p0_block[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[3] <= p0_block[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[4] <= p0_block[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[5] <= p0_block[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[6] <= p0_block[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[7] <= p0_block[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[8] <= p0_block[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[9] <= p0_block[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[10] <= p0_block[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[11] <= p0_block[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[12] <= p0_block[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[13] <= p0_block[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[14] <= p0_block[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_block[15] <= p0_block[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p0_has_block <= p0_has_block~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pratica4|processador1:p1
clock => p1_block[0]~reg0.CLK
clock => p1_block[1]~reg0.CLK
clock => p1_block[2]~reg0.CLK
clock => p1_block[3]~reg0.CLK
clock => p1_block[4]~reg0.CLK
clock => p1_block[5]~reg0.CLK
clock => p1_block[6]~reg0.CLK
clock => p1_block[7]~reg0.CLK
clock => p1_block[8]~reg0.CLK
clock => p1_block[9]~reg0.CLK
clock => p1_block[10]~reg0.CLK
clock => p1_block[11]~reg0.CLK
clock => p1_block[12]~reg0.CLK
clock => p1_block[13]~reg0.CLK
clock => p1_block[14]~reg0.CLK
clock => p1_block[15]~reg0.CLK
clock => wb_block[0]~reg0.CLK
clock => wb_block[1]~reg0.CLK
clock => wb_block[2]~reg0.CLK
clock => wb_block[3]~reg0.CLK
clock => wb_block[4]~reg0.CLK
clock => wb_block[5]~reg0.CLK
clock => wb_block[6]~reg0.CLK
clock => wb_block[7]~reg0.CLK
clock => wb_block[8]~reg0.CLK
clock => wb_block[9]~reg0.CLK
clock => wb_block[10]~reg0.CLK
clock => wb_block[11]~reg0.CLK
clock => wb_block[12]~reg0.CLK
clock => wb_block[13]~reg0.CLK
clock => wb_block[14]~reg0.CLK
clock => wb_block[15]~reg0.CLK
clock => last_inst[0].CLK
clock => last_inst[1].CLK
clock => last_inst[2].CLK
clock => last_inst[3].CLK
clock => last_inst[4].CLK
clock => last_inst[5].CLK
clock => last_inst[6].CLK
clock => last_inst[7].CLK
clock => last_inst[8].CLK
clock => last_inst[9].CLK
clock => last_inst[10].CLK
clock => last_inst[11].CLK
clock => last_inst[12].CLK
clock => last_inst[13].CLK
clock => last_inst[14].CLK
clock => last_inst[15].CLK
clock => bus_out[0]~reg0.CLK
clock => bus_out[1]~reg0.CLK
clock => bus_out[2]~reg0.CLK
clock => bus_out[3]~reg0.CLK
clock => bus_out[4]~reg0.CLK
clock => bus_out[5]~reg0.CLK
clock => bus_out[6]~reg0.CLK
clock => bus_out[7]~reg0.CLK
clock => bus_out[8]~reg0.CLK
clock => bus_out[9]~reg0.CLK
clock => bus_out[10]~reg0.CLK
clock => bus_out[11]~reg0.CLK
clock => bus_out[12]~reg0.CLK
clock => bus_out[13]~reg0.CLK
clock => bus_out[14]~reg0.CLK
clock => bus_out[15]~reg0.CLK
clock => p1_has_block~reg0.CLK
clock => pos_o[0].CLK
clock => pos_o[1].CLK
clock => pos_o[2].CLK
clock => pos[0].CLK
clock => pos[1].CLK
clock => pos[2].CLK
clock => break_loop.CLK
clock => state_o[0].CLK
clock => state_o[1].CLK
clock => state[0].CLK
clock => state[1].CLK
clock => wb~reg0.CLK
clock => write_miss.CLK
clock => read_miss.CLK
clock => done~reg0.CLK
clock => proc_out[0]~reg0.CLK
clock => proc_out[1]~reg0.CLK
clock => proc_out[2]~reg0.CLK
clock => proc_out[3]~reg0.CLK
clock => proc_out[4]~reg0.CLK
clock => proc_out[5]~reg0.CLK
clock => proc_out[6]~reg0.CLK
clock => proc_out[7]~reg0.CLK
clock => proc_out[8]~reg0.CLK
clock => proc_out[9]~reg0.CLK
clock => proc_out[10]~reg0.CLK
clock => proc_out[11]~reg0.CLK
clock => proc_out[12]~reg0.CLK
clock => proc_out[13]~reg0.CLK
clock => proc_out[14]~reg0.CLK
clock => proc_out[15]~reg0.CLK
clock => CacheL1[0][0].CLK
clock => CacheL1[0][1].CLK
clock => CacheL1[0][2].CLK
clock => CacheL1[0][3].CLK
clock => CacheL1[0][4].CLK
clock => CacheL1[0][5].CLK
clock => CacheL1[0][6].CLK
clock => CacheL1[0][7].CLK
clock => CacheL1[0][8].CLK
clock => CacheL1[0][9].CLK
clock => CacheL1[0][10].CLK
clock => CacheL1[0][11].CLK
clock => CacheL1[0][12].CLK
clock => CacheL1[0][13].CLK
clock => CacheL1[0][14].CLK
clock => CacheL1[0][15].CLK
clock => CacheL1[1][0].CLK
clock => CacheL1[1][1].CLK
clock => CacheL1[1][2].CLK
clock => CacheL1[1][3].CLK
clock => CacheL1[1][4].CLK
clock => CacheL1[1][5].CLK
clock => CacheL1[1][6].CLK
clock => CacheL1[1][7].CLK
clock => CacheL1[1][8].CLK
clock => CacheL1[1][9].CLK
clock => CacheL1[1][10].CLK
clock => CacheL1[1][11].CLK
clock => CacheL1[1][12].CLK
clock => CacheL1[1][13].CLK
clock => CacheL1[1][14].CLK
clock => CacheL1[1][15].CLK
clock => CacheL1[2][0].CLK
clock => CacheL1[2][1].CLK
clock => CacheL1[2][2].CLK
clock => CacheL1[2][3].CLK
clock => CacheL1[2][4].CLK
clock => CacheL1[2][5].CLK
clock => CacheL1[2][6].CLK
clock => CacheL1[2][7].CLK
clock => CacheL1[2][8].CLK
clock => CacheL1[2][9].CLK
clock => CacheL1[2][10].CLK
clock => CacheL1[2][11].CLK
clock => CacheL1[2][12].CLK
clock => CacheL1[2][13].CLK
clock => CacheL1[2][14].CLK
clock => CacheL1[2][15].CLK
clock => CacheL1[3][0].CLK
clock => CacheL1[3][1].CLK
clock => CacheL1[3][2].CLK
clock => CacheL1[3][3].CLK
clock => CacheL1[3][4].CLK
clock => CacheL1[3][5].CLK
clock => CacheL1[3][6].CLK
clock => CacheL1[3][7].CLK
clock => CacheL1[3][8].CLK
clock => CacheL1[3][9].CLK
clock => CacheL1[3][10].CLK
clock => CacheL1[3][11].CLK
clock => CacheL1[3][12].CLK
clock => CacheL1[3][13].CLK
clock => CacheL1[3][14].CLK
clock => CacheL1[3][15].CLK
clock => CacheL1[4][0].CLK
clock => CacheL1[4][1].CLK
clock => CacheL1[4][2].CLK
clock => CacheL1[4][3].CLK
clock => CacheL1[4][4].CLK
clock => CacheL1[4][5].CLK
clock => CacheL1[4][6].CLK
clock => CacheL1[4][7].CLK
clock => CacheL1[4][8].CLK
clock => CacheL1[4][9].CLK
clock => CacheL1[4][10].CLK
clock => CacheL1[4][11].CLK
clock => CacheL1[4][12].CLK
clock => CacheL1[4][13].CLK
clock => CacheL1[4][14].CLK
clock => CacheL1[4][15].CLK
reset => ~NO_FANOUT~
proc[0] => Equal5.IN1
proc[0] => last_inst[14].DATAIN
proc[0] => Equal0.IN0
proc[1] => Equal5.IN0
proc[1] => last_inst[15].DATAIN
proc[1] => Equal0.IN1
opcode[0] => Equal5.IN3
opcode[0] => last_inst[12].DATAIN
opcode[0] => Equal11.IN1
opcode[0] => Equal13.IN0
opcode[1] => Equal5.IN2
opcode[1] => last_inst[13].DATAIN
opcode[1] => Equal11.IN0
opcode[1] => Equal13.IN1
tag[0] => Equal5.IN7
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => Equal12.IN7
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => last_inst[8].DATAIN
tag[0] => Equal6.IN3
tag[0] => Equal7.IN2
tag[0] => Equal8.IN3
tag[0] => Equal9.IN2
tag[0] => Equal10.IN3
tag[1] => Equal5.IN6
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => Equal12.IN6
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => last_inst[9].DATAIN
tag[1] => Equal6.IN1
tag[1] => Equal7.IN1
tag[1] => Equal8.IN2
tag[1] => Equal9.IN3
tag[1] => Equal10.IN2
tag[2] => Equal5.IN5
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => Equal12.IN5
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => last_inst[10].DATAIN
tag[2] => Equal6.IN2
tag[2] => Equal7.IN3
tag[2] => Equal8.IN1
tag[2] => Equal9.IN1
tag[2] => Equal10.IN1
tag[3] => Equal5.IN4
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => Equal12.IN4
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => last_inst[11].DATAIN
tag[3] => Equal6.IN0
tag[3] => Equal7.IN0
tag[3] => Equal8.IN0
tag[3] => Equal9.IN0
tag[3] => Equal10.IN0
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => Equal5.IN15
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => last_inst[0].DATAIN
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => Equal5.IN14
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => last_inst[1].DATAIN
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => Equal5.IN13
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => last_inst[2].DATAIN
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => Equal5.IN12
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => last_inst[3].DATAIN
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => Equal5.IN11
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => last_inst[4].DATAIN
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => Equal5.IN10
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => last_inst[5].DATAIN
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => Equal5.IN9
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => last_inst[6].DATAIN
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => Equal5.IN8
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => last_inst[7].DATAIN
p0_block[0] => CacheL1.DATAB
p0_block[0] => CacheL1.DATAB
p0_block[0] => CacheL1.DATAB
p0_block[0] => CacheL1.DATAB
p0_block[0] => CacheL1.DATAB
p0_block[0] => Equal3.IN15
p0_block[1] => CacheL1.DATAB
p0_block[1] => CacheL1.DATAB
p0_block[1] => CacheL1.DATAB
p0_block[1] => CacheL1.DATAB
p0_block[1] => CacheL1.DATAB
p0_block[1] => Equal3.IN14
p0_block[2] => CacheL1.DATAB
p0_block[2] => CacheL1.DATAB
p0_block[2] => CacheL1.DATAB
p0_block[2] => CacheL1.DATAB
p0_block[2] => CacheL1.DATAB
p0_block[2] => Equal3.IN13
p0_block[3] => CacheL1.DATAB
p0_block[3] => CacheL1.DATAB
p0_block[3] => CacheL1.DATAB
p0_block[3] => CacheL1.DATAB
p0_block[3] => CacheL1.DATAB
p0_block[3] => Equal3.IN12
p0_block[4] => CacheL1.DATAB
p0_block[4] => CacheL1.DATAB
p0_block[4] => CacheL1.DATAB
p0_block[4] => CacheL1.DATAB
p0_block[4] => CacheL1.DATAB
p0_block[4] => Equal3.IN11
p0_block[5] => CacheL1.DATAB
p0_block[5] => CacheL1.DATAB
p0_block[5] => CacheL1.DATAB
p0_block[5] => CacheL1.DATAB
p0_block[5] => CacheL1.DATAB
p0_block[5] => Equal3.IN10
p0_block[6] => CacheL1.DATAB
p0_block[6] => CacheL1.DATAB
p0_block[6] => CacheL1.DATAB
p0_block[6] => CacheL1.DATAB
p0_block[6] => CacheL1.DATAB
p0_block[6] => Equal3.IN9
p0_block[7] => CacheL1.DATAB
p0_block[7] => CacheL1.DATAB
p0_block[7] => CacheL1.DATAB
p0_block[7] => CacheL1.DATAB
p0_block[7] => CacheL1.DATAB
p0_block[7] => Equal3.IN8
p0_block[8] => CacheL1.DATAB
p0_block[8] => CacheL1.DATAB
p0_block[8] => CacheL1.DATAB
p0_block[8] => CacheL1.DATAB
p0_block[8] => CacheL1.DATAB
p0_block[8] => Equal3.IN7
p0_block[9] => CacheL1.DATAB
p0_block[9] => CacheL1.DATAB
p0_block[9] => CacheL1.DATAB
p0_block[9] => CacheL1.DATAB
p0_block[9] => CacheL1.DATAB
p0_block[9] => Equal3.IN6
p0_block[10] => CacheL1.DATAB
p0_block[10] => CacheL1.DATAB
p0_block[10] => CacheL1.DATAB
p0_block[10] => CacheL1.DATAB
p0_block[10] => CacheL1.DATAB
p0_block[10] => Equal3.IN5
p0_block[11] => CacheL1.DATAB
p0_block[11] => CacheL1.DATAB
p0_block[11] => CacheL1.DATAB
p0_block[11] => CacheL1.DATAB
p0_block[11] => CacheL1.DATAB
p0_block[11] => Equal3.IN4
p0_block[12] => CacheL1.DATAB
p0_block[12] => CacheL1.DATAB
p0_block[12] => CacheL1.DATAB
p0_block[12] => CacheL1.DATAB
p0_block[12] => CacheL1.DATAB
p0_block[12] => Equal3.IN3
p0_block[13] => CacheL1.DATAB
p0_block[13] => CacheL1.DATAB
p0_block[13] => CacheL1.DATAB
p0_block[13] => CacheL1.DATAB
p0_block[13] => CacheL1.DATAB
p0_block[13] => Equal3.IN2
p0_block[14] => CacheL1.DATAB
p0_block[14] => CacheL1.DATAB
p0_block[14] => CacheL1.DATAB
p0_block[14] => CacheL1.DATAB
p0_block[14] => CacheL1.DATAB
p0_block[14] => Equal3.IN1
p0_block[15] => CacheL1.DATAB
p0_block[15] => CacheL1.DATAB
p0_block[15] => CacheL1.DATAB
p0_block[15] => CacheL1.DATAB
p0_block[15] => CacheL1.DATAB
p0_block[15] => Equal3.IN0
p2_block[0] => CacheL1.DATAB
p2_block[0] => CacheL1.DATAB
p2_block[0] => CacheL1.DATAB
p2_block[0] => CacheL1.DATAB
p2_block[0] => CacheL1.DATAB
p2_block[0] => Equal4.IN15
p2_block[1] => CacheL1.DATAB
p2_block[1] => CacheL1.DATAB
p2_block[1] => CacheL1.DATAB
p2_block[1] => CacheL1.DATAB
p2_block[1] => CacheL1.DATAB
p2_block[1] => Equal4.IN14
p2_block[2] => CacheL1.DATAB
p2_block[2] => CacheL1.DATAB
p2_block[2] => CacheL1.DATAB
p2_block[2] => CacheL1.DATAB
p2_block[2] => CacheL1.DATAB
p2_block[2] => Equal4.IN13
p2_block[3] => CacheL1.DATAB
p2_block[3] => CacheL1.DATAB
p2_block[3] => CacheL1.DATAB
p2_block[3] => CacheL1.DATAB
p2_block[3] => CacheL1.DATAB
p2_block[3] => Equal4.IN12
p2_block[4] => CacheL1.DATAB
p2_block[4] => CacheL1.DATAB
p2_block[4] => CacheL1.DATAB
p2_block[4] => CacheL1.DATAB
p2_block[4] => CacheL1.DATAB
p2_block[4] => Equal4.IN11
p2_block[5] => CacheL1.DATAB
p2_block[5] => CacheL1.DATAB
p2_block[5] => CacheL1.DATAB
p2_block[5] => CacheL1.DATAB
p2_block[5] => CacheL1.DATAB
p2_block[5] => Equal4.IN10
p2_block[6] => CacheL1.DATAB
p2_block[6] => CacheL1.DATAB
p2_block[6] => CacheL1.DATAB
p2_block[6] => CacheL1.DATAB
p2_block[6] => CacheL1.DATAB
p2_block[6] => Equal4.IN9
p2_block[7] => CacheL1.DATAB
p2_block[7] => CacheL1.DATAB
p2_block[7] => CacheL1.DATAB
p2_block[7] => CacheL1.DATAB
p2_block[7] => CacheL1.DATAB
p2_block[7] => Equal4.IN8
p2_block[8] => CacheL1.DATAB
p2_block[8] => CacheL1.DATAB
p2_block[8] => CacheL1.DATAB
p2_block[8] => CacheL1.DATAB
p2_block[8] => CacheL1.DATAB
p2_block[8] => Equal4.IN7
p2_block[9] => CacheL1.DATAB
p2_block[9] => CacheL1.DATAB
p2_block[9] => CacheL1.DATAB
p2_block[9] => CacheL1.DATAB
p2_block[9] => CacheL1.DATAB
p2_block[9] => Equal4.IN6
p2_block[10] => CacheL1.DATAB
p2_block[10] => CacheL1.DATAB
p2_block[10] => CacheL1.DATAB
p2_block[10] => CacheL1.DATAB
p2_block[10] => CacheL1.DATAB
p2_block[10] => Equal4.IN5
p2_block[11] => CacheL1.DATAB
p2_block[11] => CacheL1.DATAB
p2_block[11] => CacheL1.DATAB
p2_block[11] => CacheL1.DATAB
p2_block[11] => CacheL1.DATAB
p2_block[11] => Equal4.IN4
p2_block[12] => CacheL1.DATAB
p2_block[12] => CacheL1.DATAB
p2_block[12] => CacheL1.DATAB
p2_block[12] => CacheL1.DATAB
p2_block[12] => CacheL1.DATAB
p2_block[12] => Equal4.IN3
p2_block[13] => CacheL1.DATAB
p2_block[13] => CacheL1.DATAB
p2_block[13] => CacheL1.DATAB
p2_block[13] => CacheL1.DATAB
p2_block[13] => CacheL1.DATAB
p2_block[13] => Equal4.IN2
p2_block[14] => CacheL1.DATAB
p2_block[14] => CacheL1.DATAB
p2_block[14] => CacheL1.DATAB
p2_block[14] => CacheL1.DATAB
p2_block[14] => CacheL1.DATAB
p2_block[14] => Equal4.IN1
p2_block[15] => CacheL1.DATAB
p2_block[15] => CacheL1.DATAB
p2_block[15] => CacheL1.DATAB
p2_block[15] => CacheL1.DATAB
p2_block[15] => CacheL1.DATAB
p2_block[15] => Equal4.IN0
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => Equal2.IN15
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => Equal2.IN14
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => Equal2.IN13
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => Equal2.IN12
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => Equal2.IN11
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => Equal2.IN10
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => Equal2.IN9
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => Equal2.IN8
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => Equal2.IN7
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => Equal2.IN6
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => Equal2.IN5
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => Equal2.IN4
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => Equal2.IN3
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => Equal2.IN2
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => Equal2.IN1
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => Equal2.IN0
p0_has_block => always0.IN0
p0_has_block => always0.IN0
p2_has_block => always0.IN1
p2_has_block => always0.IN1
bus_in[0] => Equal1.IN15
bus_in[1] => Equal1.IN14
bus_in[2] => Equal1.IN13
bus_in[3] => Equal1.IN12
bus_in[4] => Equal1.IN11
bus_in[5] => Equal1.IN10
bus_in[6] => Equal1.IN9
bus_in[7] => Equal1.IN8
bus_in[8] => Equal1.IN7
bus_in[9] => Equal1.IN6
bus_in[10] => Equal14.IN7
bus_in[10] => Equal15.IN7
bus_in[10] => Equal16.IN7
bus_in[10] => Equal17.IN7
bus_in[10] => Equal18.IN7
bus_in[10] => Equal1.IN5
bus_in[11] => Equal14.IN6
bus_in[11] => Equal15.IN6
bus_in[11] => Equal16.IN6
bus_in[11] => Equal17.IN6
bus_in[11] => Equal18.IN6
bus_in[11] => Equal1.IN4
bus_in[12] => Equal14.IN5
bus_in[12] => Equal15.IN5
bus_in[12] => Equal16.IN5
bus_in[12] => Equal17.IN5
bus_in[12] => Equal18.IN5
bus_in[12] => Equal1.IN3
bus_in[13] => Equal14.IN4
bus_in[13] => Equal15.IN4
bus_in[13] => Equal16.IN4
bus_in[13] => Equal17.IN4
bus_in[13] => Equal18.IN4
bus_in[13] => Equal1.IN2
bus_in[14] => Equal1.IN1
bus_in[14] => Equal19.IN1
bus_in[14] => Equal20.IN1
bus_in[14] => Equal21.IN0
bus_in[15] => Equal1.IN0
bus_in[15] => Equal19.IN0
bus_in[15] => Equal20.IN0
bus_in[15] => Equal21.IN1
bus_out[0] <= bus_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[0] <= proc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[1] <= proc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[2] <= proc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[3] <= proc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[4] <= proc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[5] <= proc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[6] <= proc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[7] <= proc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[8] <= proc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[9] <= proc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[10] <= proc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[11] <= proc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[12] <= proc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[13] <= proc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[14] <= proc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[15] <= proc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb <= wb~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[0] <= wb_block[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[1] <= wb_block[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[2] <= wb_block[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[3] <= wb_block[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[4] <= wb_block[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[5] <= wb_block[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[6] <= wb_block[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[7] <= wb_block[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[8] <= wb_block[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[9] <= wb_block[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[10] <= wb_block[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[11] <= wb_block[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[12] <= wb_block[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[13] <= wb_block[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[14] <= wb_block[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[15] <= wb_block[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[0] <= p1_block[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[1] <= p1_block[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[2] <= p1_block[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[3] <= p1_block[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[4] <= p1_block[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[5] <= p1_block[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[6] <= p1_block[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[7] <= p1_block[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[8] <= p1_block[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[9] <= p1_block[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[10] <= p1_block[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[11] <= p1_block[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[12] <= p1_block[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[13] <= p1_block[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[14] <= p1_block[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_block[15] <= p1_block[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_has_block <= p1_has_block~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pratica4|processador2:p2
clock => p2_block[0]~reg0.CLK
clock => p2_block[1]~reg0.CLK
clock => p2_block[2]~reg0.CLK
clock => p2_block[3]~reg0.CLK
clock => p2_block[4]~reg0.CLK
clock => p2_block[5]~reg0.CLK
clock => p2_block[6]~reg0.CLK
clock => p2_block[7]~reg0.CLK
clock => p2_block[8]~reg0.CLK
clock => p2_block[9]~reg0.CLK
clock => p2_block[10]~reg0.CLK
clock => p2_block[11]~reg0.CLK
clock => p2_block[12]~reg0.CLK
clock => p2_block[13]~reg0.CLK
clock => p2_block[14]~reg0.CLK
clock => p2_block[15]~reg0.CLK
clock => wb_block[0]~reg0.CLK
clock => wb_block[1]~reg0.CLK
clock => wb_block[2]~reg0.CLK
clock => wb_block[3]~reg0.CLK
clock => wb_block[4]~reg0.CLK
clock => wb_block[5]~reg0.CLK
clock => wb_block[6]~reg0.CLK
clock => wb_block[7]~reg0.CLK
clock => wb_block[8]~reg0.CLK
clock => wb_block[9]~reg0.CLK
clock => wb_block[10]~reg0.CLK
clock => wb_block[11]~reg0.CLK
clock => wb_block[12]~reg0.CLK
clock => wb_block[13]~reg0.CLK
clock => wb_block[14]~reg0.CLK
clock => wb_block[15]~reg0.CLK
clock => last_inst[0].CLK
clock => last_inst[1].CLK
clock => last_inst[2].CLK
clock => last_inst[3].CLK
clock => last_inst[4].CLK
clock => last_inst[5].CLK
clock => last_inst[6].CLK
clock => last_inst[7].CLK
clock => last_inst[8].CLK
clock => last_inst[9].CLK
clock => last_inst[10].CLK
clock => last_inst[11].CLK
clock => last_inst[12].CLK
clock => last_inst[13].CLK
clock => last_inst[14].CLK
clock => last_inst[15].CLK
clock => bus_out[0]~reg0.CLK
clock => bus_out[1]~reg0.CLK
clock => bus_out[2]~reg0.CLK
clock => bus_out[3]~reg0.CLK
clock => bus_out[4]~reg0.CLK
clock => bus_out[5]~reg0.CLK
clock => bus_out[6]~reg0.CLK
clock => bus_out[7]~reg0.CLK
clock => bus_out[8]~reg0.CLK
clock => bus_out[9]~reg0.CLK
clock => bus_out[10]~reg0.CLK
clock => bus_out[11]~reg0.CLK
clock => bus_out[12]~reg0.CLK
clock => bus_out[13]~reg0.CLK
clock => bus_out[14]~reg0.CLK
clock => bus_out[15]~reg0.CLK
clock => p2_has_block~reg0.CLK
clock => pos_o[0].CLK
clock => pos_o[1].CLK
clock => pos_o[2].CLK
clock => pos[0].CLK
clock => pos[1].CLK
clock => pos[2].CLK
clock => break_loop.CLK
clock => state_o[0].CLK
clock => state_o[1].CLK
clock => state[0].CLK
clock => state[1].CLK
clock => wb~reg0.CLK
clock => write_miss.CLK
clock => read_miss.CLK
clock => done~reg0.CLK
clock => proc_out[0]~reg0.CLK
clock => proc_out[1]~reg0.CLK
clock => proc_out[2]~reg0.CLK
clock => proc_out[3]~reg0.CLK
clock => proc_out[4]~reg0.CLK
clock => proc_out[5]~reg0.CLK
clock => proc_out[6]~reg0.CLK
clock => proc_out[7]~reg0.CLK
clock => proc_out[8]~reg0.CLK
clock => proc_out[9]~reg0.CLK
clock => proc_out[10]~reg0.CLK
clock => proc_out[11]~reg0.CLK
clock => proc_out[12]~reg0.CLK
clock => proc_out[13]~reg0.CLK
clock => proc_out[14]~reg0.CLK
clock => proc_out[15]~reg0.CLK
clock => CacheL1[0][0].CLK
clock => CacheL1[0][1].CLK
clock => CacheL1[0][2].CLK
clock => CacheL1[0][3].CLK
clock => CacheL1[0][4].CLK
clock => CacheL1[0][5].CLK
clock => CacheL1[0][6].CLK
clock => CacheL1[0][7].CLK
clock => CacheL1[0][8].CLK
clock => CacheL1[0][9].CLK
clock => CacheL1[0][10].CLK
clock => CacheL1[0][11].CLK
clock => CacheL1[0][12].CLK
clock => CacheL1[0][13].CLK
clock => CacheL1[0][14].CLK
clock => CacheL1[0][15].CLK
clock => CacheL1[1][0].CLK
clock => CacheL1[1][1].CLK
clock => CacheL1[1][2].CLK
clock => CacheL1[1][3].CLK
clock => CacheL1[1][4].CLK
clock => CacheL1[1][5].CLK
clock => CacheL1[1][6].CLK
clock => CacheL1[1][7].CLK
clock => CacheL1[1][8].CLK
clock => CacheL1[1][9].CLK
clock => CacheL1[1][10].CLK
clock => CacheL1[1][11].CLK
clock => CacheL1[1][12].CLK
clock => CacheL1[1][13].CLK
clock => CacheL1[1][14].CLK
clock => CacheL1[1][15].CLK
clock => CacheL1[2][0].CLK
clock => CacheL1[2][1].CLK
clock => CacheL1[2][2].CLK
clock => CacheL1[2][3].CLK
clock => CacheL1[2][4].CLK
clock => CacheL1[2][5].CLK
clock => CacheL1[2][6].CLK
clock => CacheL1[2][7].CLK
clock => CacheL1[2][8].CLK
clock => CacheL1[2][9].CLK
clock => CacheL1[2][10].CLK
clock => CacheL1[2][11].CLK
clock => CacheL1[2][12].CLK
clock => CacheL1[2][13].CLK
clock => CacheL1[2][14].CLK
clock => CacheL1[2][15].CLK
clock => CacheL1[3][0].CLK
clock => CacheL1[3][1].CLK
clock => CacheL1[3][2].CLK
clock => CacheL1[3][3].CLK
clock => CacheL1[3][4].CLK
clock => CacheL1[3][5].CLK
clock => CacheL1[3][6].CLK
clock => CacheL1[3][7].CLK
clock => CacheL1[3][8].CLK
clock => CacheL1[3][9].CLK
clock => CacheL1[3][10].CLK
clock => CacheL1[3][11].CLK
clock => CacheL1[3][12].CLK
clock => CacheL1[3][13].CLK
clock => CacheL1[3][14].CLK
clock => CacheL1[3][15].CLK
clock => CacheL1[4][0].CLK
clock => CacheL1[4][1].CLK
clock => CacheL1[4][2].CLK
clock => CacheL1[4][3].CLK
clock => CacheL1[4][4].CLK
clock => CacheL1[4][5].CLK
clock => CacheL1[4][6].CLK
clock => CacheL1[4][7].CLK
clock => CacheL1[4][8].CLK
clock => CacheL1[4][9].CLK
clock => CacheL1[4][10].CLK
clock => CacheL1[4][11].CLK
clock => CacheL1[4][12].CLK
clock => CacheL1[4][13].CLK
clock => CacheL1[4][14].CLK
clock => CacheL1[4][15].CLK
reset => ~NO_FANOUT~
proc[0] => Equal5.IN1
proc[0] => last_inst[14].DATAIN
proc[0] => Equal0.IN1
proc[1] => Equal5.IN0
proc[1] => last_inst[15].DATAIN
proc[1] => Equal0.IN0
opcode[0] => Equal5.IN3
opcode[0] => last_inst[12].DATAIN
opcode[0] => Equal11.IN1
opcode[0] => Equal13.IN0
opcode[1] => Equal5.IN2
opcode[1] => last_inst[13].DATAIN
opcode[1] => Equal11.IN0
opcode[1] => Equal13.IN1
tag[0] => Equal5.IN7
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => Equal12.IN7
tag[0] => bus_out.DATAB
tag[0] => bus_out.DATAB
tag[0] => last_inst[8].DATAIN
tag[0] => Equal6.IN3
tag[0] => Equal7.IN2
tag[0] => Equal8.IN3
tag[0] => Equal9.IN2
tag[0] => Equal10.IN3
tag[1] => Equal5.IN6
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => Equal12.IN6
tag[1] => bus_out.DATAB
tag[1] => bus_out.DATAB
tag[1] => last_inst[9].DATAIN
tag[1] => Equal6.IN1
tag[1] => Equal7.IN1
tag[1] => Equal8.IN2
tag[1] => Equal9.IN3
tag[1] => Equal10.IN2
tag[2] => Equal5.IN5
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => Equal12.IN5
tag[2] => bus_out.DATAB
tag[2] => bus_out.DATAB
tag[2] => last_inst[10].DATAIN
tag[2] => Equal6.IN2
tag[2] => Equal7.IN3
tag[2] => Equal8.IN1
tag[2] => Equal9.IN1
tag[2] => Equal10.IN1
tag[3] => Equal5.IN4
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => Equal12.IN4
tag[3] => bus_out.DATAB
tag[3] => bus_out.DATAB
tag[3] => last_inst[11].DATAIN
tag[3] => Equal6.IN0
tag[3] => Equal7.IN0
tag[3] => Equal8.IN0
tag[3] => Equal9.IN0
tag[3] => Equal10.IN0
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => Equal5.IN15
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => CacheL1.DATAB
data[0] => last_inst[0].DATAIN
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => Equal5.IN14
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => CacheL1.DATAB
data[1] => last_inst[1].DATAIN
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => Equal5.IN13
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => CacheL1.DATAB
data[2] => last_inst[2].DATAIN
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => Equal5.IN12
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => CacheL1.DATAB
data[3] => last_inst[3].DATAIN
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => Equal5.IN11
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => CacheL1.DATAB
data[4] => last_inst[4].DATAIN
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => Equal5.IN10
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => CacheL1.DATAB
data[5] => last_inst[5].DATAIN
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => Equal5.IN9
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => CacheL1.DATAB
data[6] => last_inst[6].DATAIN
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => Equal5.IN8
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => CacheL1.DATAB
data[7] => last_inst[7].DATAIN
p0_block[0] => CacheL1.DATAB
p0_block[0] => CacheL1.DATAB
p0_block[0] => CacheL1.DATAB
p0_block[0] => CacheL1.DATAB
p0_block[0] => CacheL1.DATAB
p0_block[0] => Equal3.IN15
p0_block[1] => CacheL1.DATAB
p0_block[1] => CacheL1.DATAB
p0_block[1] => CacheL1.DATAB
p0_block[1] => CacheL1.DATAB
p0_block[1] => CacheL1.DATAB
p0_block[1] => Equal3.IN14
p0_block[2] => CacheL1.DATAB
p0_block[2] => CacheL1.DATAB
p0_block[2] => CacheL1.DATAB
p0_block[2] => CacheL1.DATAB
p0_block[2] => CacheL1.DATAB
p0_block[2] => Equal3.IN13
p0_block[3] => CacheL1.DATAB
p0_block[3] => CacheL1.DATAB
p0_block[3] => CacheL1.DATAB
p0_block[3] => CacheL1.DATAB
p0_block[3] => CacheL1.DATAB
p0_block[3] => Equal3.IN12
p0_block[4] => CacheL1.DATAB
p0_block[4] => CacheL1.DATAB
p0_block[4] => CacheL1.DATAB
p0_block[4] => CacheL1.DATAB
p0_block[4] => CacheL1.DATAB
p0_block[4] => Equal3.IN11
p0_block[5] => CacheL1.DATAB
p0_block[5] => CacheL1.DATAB
p0_block[5] => CacheL1.DATAB
p0_block[5] => CacheL1.DATAB
p0_block[5] => CacheL1.DATAB
p0_block[5] => Equal3.IN10
p0_block[6] => CacheL1.DATAB
p0_block[6] => CacheL1.DATAB
p0_block[6] => CacheL1.DATAB
p0_block[6] => CacheL1.DATAB
p0_block[6] => CacheL1.DATAB
p0_block[6] => Equal3.IN9
p0_block[7] => CacheL1.DATAB
p0_block[7] => CacheL1.DATAB
p0_block[7] => CacheL1.DATAB
p0_block[7] => CacheL1.DATAB
p0_block[7] => CacheL1.DATAB
p0_block[7] => Equal3.IN8
p0_block[8] => CacheL1.DATAB
p0_block[8] => CacheL1.DATAB
p0_block[8] => CacheL1.DATAB
p0_block[8] => CacheL1.DATAB
p0_block[8] => CacheL1.DATAB
p0_block[8] => Equal3.IN7
p0_block[9] => CacheL1.DATAB
p0_block[9] => CacheL1.DATAB
p0_block[9] => CacheL1.DATAB
p0_block[9] => CacheL1.DATAB
p0_block[9] => CacheL1.DATAB
p0_block[9] => Equal3.IN6
p0_block[10] => CacheL1.DATAB
p0_block[10] => CacheL1.DATAB
p0_block[10] => CacheL1.DATAB
p0_block[10] => CacheL1.DATAB
p0_block[10] => CacheL1.DATAB
p0_block[10] => Equal3.IN5
p0_block[11] => CacheL1.DATAB
p0_block[11] => CacheL1.DATAB
p0_block[11] => CacheL1.DATAB
p0_block[11] => CacheL1.DATAB
p0_block[11] => CacheL1.DATAB
p0_block[11] => Equal3.IN4
p0_block[12] => CacheL1.DATAB
p0_block[12] => CacheL1.DATAB
p0_block[12] => CacheL1.DATAB
p0_block[12] => CacheL1.DATAB
p0_block[12] => CacheL1.DATAB
p0_block[12] => Equal3.IN3
p0_block[13] => CacheL1.DATAB
p0_block[13] => CacheL1.DATAB
p0_block[13] => CacheL1.DATAB
p0_block[13] => CacheL1.DATAB
p0_block[13] => CacheL1.DATAB
p0_block[13] => Equal3.IN2
p0_block[14] => CacheL1.DATAB
p0_block[14] => CacheL1.DATAB
p0_block[14] => CacheL1.DATAB
p0_block[14] => CacheL1.DATAB
p0_block[14] => CacheL1.DATAB
p0_block[14] => Equal3.IN1
p0_block[15] => CacheL1.DATAB
p0_block[15] => CacheL1.DATAB
p0_block[15] => CacheL1.DATAB
p0_block[15] => CacheL1.DATAB
p0_block[15] => CacheL1.DATAB
p0_block[15] => Equal3.IN0
p1_block[0] => CacheL1.DATAB
p1_block[0] => CacheL1.DATAB
p1_block[0] => CacheL1.DATAB
p1_block[0] => CacheL1.DATAB
p1_block[0] => CacheL1.DATAB
p1_block[0] => Equal4.IN15
p1_block[1] => CacheL1.DATAB
p1_block[1] => CacheL1.DATAB
p1_block[1] => CacheL1.DATAB
p1_block[1] => CacheL1.DATAB
p1_block[1] => CacheL1.DATAB
p1_block[1] => Equal4.IN14
p1_block[2] => CacheL1.DATAB
p1_block[2] => CacheL1.DATAB
p1_block[2] => CacheL1.DATAB
p1_block[2] => CacheL1.DATAB
p1_block[2] => CacheL1.DATAB
p1_block[2] => Equal4.IN13
p1_block[3] => CacheL1.DATAB
p1_block[3] => CacheL1.DATAB
p1_block[3] => CacheL1.DATAB
p1_block[3] => CacheL1.DATAB
p1_block[3] => CacheL1.DATAB
p1_block[3] => Equal4.IN12
p1_block[4] => CacheL1.DATAB
p1_block[4] => CacheL1.DATAB
p1_block[4] => CacheL1.DATAB
p1_block[4] => CacheL1.DATAB
p1_block[4] => CacheL1.DATAB
p1_block[4] => Equal4.IN11
p1_block[5] => CacheL1.DATAB
p1_block[5] => CacheL1.DATAB
p1_block[5] => CacheL1.DATAB
p1_block[5] => CacheL1.DATAB
p1_block[5] => CacheL1.DATAB
p1_block[5] => Equal4.IN10
p1_block[6] => CacheL1.DATAB
p1_block[6] => CacheL1.DATAB
p1_block[6] => CacheL1.DATAB
p1_block[6] => CacheL1.DATAB
p1_block[6] => CacheL1.DATAB
p1_block[6] => Equal4.IN9
p1_block[7] => CacheL1.DATAB
p1_block[7] => CacheL1.DATAB
p1_block[7] => CacheL1.DATAB
p1_block[7] => CacheL1.DATAB
p1_block[7] => CacheL1.DATAB
p1_block[7] => Equal4.IN8
p1_block[8] => CacheL1.DATAB
p1_block[8] => CacheL1.DATAB
p1_block[8] => CacheL1.DATAB
p1_block[8] => CacheL1.DATAB
p1_block[8] => CacheL1.DATAB
p1_block[8] => Equal4.IN7
p1_block[9] => CacheL1.DATAB
p1_block[9] => CacheL1.DATAB
p1_block[9] => CacheL1.DATAB
p1_block[9] => CacheL1.DATAB
p1_block[9] => CacheL1.DATAB
p1_block[9] => Equal4.IN6
p1_block[10] => CacheL1.DATAB
p1_block[10] => CacheL1.DATAB
p1_block[10] => CacheL1.DATAB
p1_block[10] => CacheL1.DATAB
p1_block[10] => CacheL1.DATAB
p1_block[10] => Equal4.IN5
p1_block[11] => CacheL1.DATAB
p1_block[11] => CacheL1.DATAB
p1_block[11] => CacheL1.DATAB
p1_block[11] => CacheL1.DATAB
p1_block[11] => CacheL1.DATAB
p1_block[11] => Equal4.IN4
p1_block[12] => CacheL1.DATAB
p1_block[12] => CacheL1.DATAB
p1_block[12] => CacheL1.DATAB
p1_block[12] => CacheL1.DATAB
p1_block[12] => CacheL1.DATAB
p1_block[12] => Equal4.IN3
p1_block[13] => CacheL1.DATAB
p1_block[13] => CacheL1.DATAB
p1_block[13] => CacheL1.DATAB
p1_block[13] => CacheL1.DATAB
p1_block[13] => CacheL1.DATAB
p1_block[13] => Equal4.IN2
p1_block[14] => CacheL1.DATAB
p1_block[14] => CacheL1.DATAB
p1_block[14] => CacheL1.DATAB
p1_block[14] => CacheL1.DATAB
p1_block[14] => CacheL1.DATAB
p1_block[14] => Equal4.IN1
p1_block[15] => CacheL1.DATAB
p1_block[15] => CacheL1.DATAB
p1_block[15] => CacheL1.DATAB
p1_block[15] => CacheL1.DATAB
p1_block[15] => CacheL1.DATAB
p1_block[15] => Equal4.IN0
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => CacheL1.DATAB
data_mem[0] => Equal2.IN15
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => CacheL1.DATAB
data_mem[1] => Equal2.IN14
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => CacheL1.DATAB
data_mem[2] => Equal2.IN13
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => CacheL1.DATAB
data_mem[3] => Equal2.IN12
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => CacheL1.DATAB
data_mem[4] => Equal2.IN11
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => CacheL1.DATAB
data_mem[5] => Equal2.IN10
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => CacheL1.DATAB
data_mem[6] => Equal2.IN9
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => CacheL1.DATAB
data_mem[7] => Equal2.IN8
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => CacheL1.DATAB
data_mem[8] => Equal2.IN7
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => CacheL1.DATAB
data_mem[9] => Equal2.IN6
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => CacheL1.DATAB
data_mem[10] => Equal2.IN5
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => CacheL1.DATAB
data_mem[11] => Equal2.IN4
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => CacheL1.DATAB
data_mem[12] => Equal2.IN3
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => CacheL1.DATAB
data_mem[13] => Equal2.IN2
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => CacheL1.DATAB
data_mem[14] => Equal2.IN1
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => CacheL1.DATAB
data_mem[15] => Equal2.IN0
p0_has_block => always0.IN0
p0_has_block => always0.IN0
p1_has_block => always0.IN1
p1_has_block => always0.IN1
bus_in[0] => Equal1.IN15
bus_in[1] => Equal1.IN14
bus_in[2] => Equal1.IN13
bus_in[3] => Equal1.IN12
bus_in[4] => Equal1.IN11
bus_in[5] => Equal1.IN10
bus_in[6] => Equal1.IN9
bus_in[7] => Equal1.IN8
bus_in[8] => Equal1.IN7
bus_in[9] => Equal1.IN6
bus_in[10] => Equal14.IN7
bus_in[10] => Equal15.IN7
bus_in[10] => Equal16.IN7
bus_in[10] => Equal17.IN7
bus_in[10] => Equal18.IN7
bus_in[10] => Equal1.IN5
bus_in[11] => Equal14.IN6
bus_in[11] => Equal15.IN6
bus_in[11] => Equal16.IN6
bus_in[11] => Equal17.IN6
bus_in[11] => Equal18.IN6
bus_in[11] => Equal1.IN4
bus_in[12] => Equal14.IN5
bus_in[12] => Equal15.IN5
bus_in[12] => Equal16.IN5
bus_in[12] => Equal17.IN5
bus_in[12] => Equal18.IN5
bus_in[12] => Equal1.IN3
bus_in[13] => Equal14.IN4
bus_in[13] => Equal15.IN4
bus_in[13] => Equal16.IN4
bus_in[13] => Equal17.IN4
bus_in[13] => Equal18.IN4
bus_in[13] => Equal1.IN2
bus_in[14] => Equal1.IN1
bus_in[14] => Equal19.IN1
bus_in[14] => Equal20.IN1
bus_in[14] => Equal21.IN0
bus_in[15] => Equal1.IN0
bus_in[15] => Equal19.IN0
bus_in[15] => Equal20.IN0
bus_in[15] => Equal21.IN1
bus_out[0] <= bus_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[1] <= bus_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[2] <= bus_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[3] <= bus_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[4] <= bus_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[5] <= bus_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[6] <= bus_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[7] <= bus_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[8] <= bus_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[9] <= bus_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[10] <= bus_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[11] <= bus_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[12] <= bus_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[13] <= bus_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[14] <= bus_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bus_out[15] <= bus_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[0] <= proc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[1] <= proc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[2] <= proc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[3] <= proc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[4] <= proc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[5] <= proc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[6] <= proc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[7] <= proc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[8] <= proc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[9] <= proc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[10] <= proc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[11] <= proc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[12] <= proc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[13] <= proc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[14] <= proc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
proc_out[15] <= proc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb <= wb~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[0] <= wb_block[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[1] <= wb_block[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[2] <= wb_block[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[3] <= wb_block[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[4] <= wb_block[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[5] <= wb_block[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[6] <= wb_block[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[7] <= wb_block[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[8] <= wb_block[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[9] <= wb_block[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[10] <= wb_block[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[11] <= wb_block[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[12] <= wb_block[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[13] <= wb_block[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[14] <= wb_block[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wb_block[15] <= wb_block[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[0] <= p2_block[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[1] <= p2_block[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[2] <= p2_block[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[3] <= p2_block[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[4] <= p2_block[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[5] <= p2_block[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[6] <= p2_block[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[7] <= p2_block[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[8] <= p2_block[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[9] <= p2_block[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[10] <= p2_block[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[11] <= p2_block[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[12] <= p2_block[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[13] <= p2_block[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[14] <= p2_block[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_block[15] <= p2_block[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_has_block <= p2_has_block~reg0.DB_MAX_OUTPUT_PORT_TYPE


