/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [9:0] celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [22:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[0] ? in_data[3] : in_data[41]);
  assign celloutsig_0_39z = !(celloutsig_0_0z ? celloutsig_0_32z : celloutsig_0_2z);
  assign celloutsig_0_13z = ~(celloutsig_0_8z | celloutsig_0_3z[1]);
  assign celloutsig_0_16z = ~(celloutsig_0_4z | celloutsig_0_13z);
  assign celloutsig_0_26z = ~(celloutsig_0_11z | celloutsig_0_3z[0]);
  assign celloutsig_0_27z = ~(celloutsig_0_26z | celloutsig_0_18z[4]);
  assign celloutsig_0_61z = ~((celloutsig_0_59z | celloutsig_0_28z) & celloutsig_0_14z);
  assign celloutsig_0_11z = celloutsig_0_9z | ~(celloutsig_0_8z);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[55]);
  assign celloutsig_0_25z = celloutsig_0_24z | ~(celloutsig_0_18z[4]);
  assign celloutsig_0_35z = celloutsig_0_23z ^ celloutsig_0_30z;
  assign celloutsig_1_13z = celloutsig_1_6z ^ celloutsig_1_10z[15];
  assign celloutsig_0_30z = celloutsig_0_6z[7] ^ celloutsig_0_5z[5];
  assign celloutsig_0_23z = ~(celloutsig_0_10z ^ celloutsig_0_2z);
  reg [2:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 3'h0;
    else _15_ <= { celloutsig_0_27z, celloutsig_0_39z, celloutsig_0_16z };
  assign out_data[34:32] = _15_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _00_ <= 9'h000;
    else _00_ <= { in_data[144:141], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_6z[6], celloutsig_0_1z, celloutsig_0_2z } & { celloutsig_0_12z[1:0], celloutsig_0_13z };
  assign celloutsig_1_10z = in_data[181:163] / { 1'h1, in_data[176:159] };
  assign celloutsig_0_15z = celloutsig_0_6z[9:1] === { celloutsig_0_6z[6:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_6z = celloutsig_1_1z[3:0] >= { celloutsig_1_1z[2:0], celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z } >= { celloutsig_0_3z[2:1], celloutsig_0_9z };
  assign celloutsig_0_8z = { celloutsig_0_7z[10], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } && { in_data[66:65], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_14z = { in_data[6], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z } && { celloutsig_0_12z[10:8], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_59z = ! { celloutsig_0_19z, celloutsig_0_35z, celloutsig_0_29z };
  assign celloutsig_1_0z = ! in_data[151:127];
  assign celloutsig_0_4z = celloutsig_0_1z & ~(celloutsig_0_3z[0]);
  assign celloutsig_1_18z = celloutsig_1_8z[6] & ~(celloutsig_1_13z);
  assign celloutsig_0_2z = in_data[93] & ~(celloutsig_0_0z);
  assign celloutsig_1_8z = { _00_[8:7], celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, celloutsig_1_7z[14:5] };
  assign celloutsig_0_6z = { in_data[92:85], celloutsig_0_4z, celloutsig_0_0z } * { in_data[26:18], celloutsig_0_2z };
  assign celloutsig_0_22z = | { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_28z = | { celloutsig_0_6z[9:2], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_25z };
  assign celloutsig_0_29z = | { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_1_3z = celloutsig_1_0z & in_data[120];
  assign celloutsig_1_4z = celloutsig_1_0z & celloutsig_1_3z;
  assign celloutsig_0_24z = celloutsig_0_5z[6] & celloutsig_0_8z;
  assign celloutsig_0_32z = | { celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_3z[0] };
  assign celloutsig_0_9z = ~^ celloutsig_0_5z[4:2];
  assign celloutsig_0_18z = { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_13z } << { celloutsig_0_5z[5:2], celloutsig_0_10z };
  assign celloutsig_0_3z = { in_data[88], celloutsig_0_0z, celloutsig_0_2z } >> { in_data[17:16], celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } >> in_data[40:34];
  assign celloutsig_1_1z = in_data[183:179] >> { in_data[120], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_7z[5:3], celloutsig_1_1z } >> { celloutsig_1_10z[9:3], celloutsig_1_18z };
  assign celloutsig_1_2z = in_data[144:141] - in_data[103:100];
  assign celloutsig_1_7z = { celloutsig_1_1z[2:1], _00_, _00_, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z } ^ { in_data[168:148], celloutsig_1_0z, celloutsig_1_6z };
  assign { celloutsig_0_7z[15:8], celloutsig_0_7z[21:20], celloutsig_0_7z[18], celloutsig_0_7z[19], celloutsig_0_7z[16] } = ~ { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z[2:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_12z[8:3], celloutsig_0_12z[10:9], celloutsig_0_12z[0], celloutsig_0_12z[1] } = ~ { celloutsig_0_7z[15:8], celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_12z[2] = celloutsig_0_12z[10];
  assign { celloutsig_0_7z[17], celloutsig_0_7z[7:0] } = { celloutsig_0_7z[19], celloutsig_0_7z[15:9], celloutsig_0_7z[16] };
  assign { out_data[128], out_data[103:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z };
endmodule
