$date
	Sun Aug 29 10:59:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_enc_addRoundKey $end
$var wire 1 ! ok $end
$var wire 128 " o [127:0] $end
$var reg 1 # clk $end
$var reg 128 $ k [127:0] $end
$var reg 128 % p [127:0] $end
$var reg 1 & rd_comp $end
$var reg 1 ' reg_empty $end
$var reg 1 ( resetn $end
$var integer 32 ) i [31:0] $end
$scope module DUT $end
$var wire 1 # clk $end
$var wire 128 * k [127:0] $end
$var wire 128 + p [127:0] $end
$var wire 1 & rd_comp $end
$var wire 1 ' reg_empty $end
$var wire 1 ( resetn $end
$var reg 128 , o [127:0] $end
$var reg 1 ! ok $end
$var integer 32 - i [31:0] $end
$upscope $end
$scope task test_addRK $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
b0 +
bx *
b10000 )
x(
0'
x&
b0 %
bx $
0#
bx "
1!
$end
#10000
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 "
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 ,
b10000 -
1&
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 $
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 *
1'
1#
#20000
0#
#30000
b0 )
1#
#32000
b1 )
#34000
b10 )
#36000
b11 )
#38000
b100 )
#40000
b101 )
0#
#42000
b110 )
#44000
b111 )
#46000
b1000 )
#48000
b1001 )
#50000
b1010 )
1#
#52000
b1011 )
#54000
b1100 )
#56000
b1101 )
#58000
b1110 )
#60000
b1111 )
0#
#62000
0'
b10000 )
#70000
b10000 -
1'
0&
1#
#80000
0#
#90000
0!
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 "
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 ,
b10000 -
b0 )
1&
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 $
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 *
1#
#92000
b1 )
#94000
b10 )
#96000
b11 )
#98000
b100 )
#100000
b101 )
0#
#102000
b110 )
#104000
b111 )
#106000
b1000 )
#108000
b1001 )
#110000
b1010 )
1#
#112000
b1011 )
#114000
b1100 )
#116000
b1101 )
#118000
b1110 )
#120000
b1111 )
0#
#122000
0'
b10000 )
#130000
b10000 -
1'
0&
1#
#140000
0#
#150000
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 "
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 ,
b10000 -
1&
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 $
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 *
1#
#152000
b0 )
#154000
b1 )
#156000
b10 )
#158000
b11 )
#160000
b100 )
0#
#162000
b101 )
#164000
b110 )
#166000
b111 )
#168000
b1000 )
#170000
b1001 )
1#
#172000
b1010 )
#174000
b1011 )
#176000
b1100 )
#178000
b1101 )
#180000
b1110 )
0#
#182000
b1111 )
#184000
0'
b10000 )
