// Seed: 966674807
module module_0;
  always @(1'b0 or negedge 1) begin
    id_1 <= 1;
  end
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    input  wire  id_2,
    output tri   id_3,
    output uwire id_4,
    input  uwire id_5,
    input  tri1  id_6,
    output wor   id_7
);
  wire id_9;
  wire id_10;
  initial begin
    id_0 <= 1;
  end
  module_0();
endmodule
module module_2;
  wire id_1;
  module_0();
  initial $display(id_1 == 1);
endmodule
module module_3 (
    output wire id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri1 id_8
);
  reg id_10;
  module_0();
  always @(posedge 1 or 1) id_10 = #1 1;
endmodule
