#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x11d7d5540 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11d7d2c70 .scope task, "begin_green_print" "begin_green_print" 3 26, 3 26 0, S_0x11d7d5540;
 .timescale 0 0;
TD_$unit.begin_green_print ;
    %vpi_call/w 3 27 "$write", "%c[1;32m", 32'sb00000000000000000000000000011011 {0 0 0};
    %end;
S_0x11d7d2600 .scope task, "begin_red_print" "begin_red_print" 3 30, 3 30 0, S_0x11d7d5540;
 .timescale 0 0;
TD_$unit.begin_red_print ;
    %vpi_call/w 3 31 "$write", "%c[1;31m", 32'sb00000000000000000000000000011011 {0 0 0};
    %end;
S_0x11d7cfe10 .scope autotask, "check_err" "check_err" 4 24, 4 24 0, S_0x11d7d5540;
 .timescale 0 0;
v0x11d7d2810_0 .var/i "err", 31 0;
v0x10d606460_0 .var/str "test_name";
TD_$unit.check_err ;
    %load/vec4 v0x11d7d2810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork TD_$unit.begin_green_print, S_0x11d7d2c70;
    %join;
    %vpi_call/w 4 31 "$display", "TEST %s PASSED.", v0x10d606460_0 {0 0 0};
    %fork TD_$unit.end_color_print, S_0x10d606510;
    %join;
    %jmp T_2.1;
T_2.0 ;
    %fork TD_$unit.begin_red_print, S_0x11d7d2600;
    %join;
    %vpi_call/w 4 37 "$display", "TEST %s FAILED.", v0x10d606460_0 {0 0 0};
    %fork TD_$unit.end_color_print, S_0x10d606510;
    %join;
T_2.1 ;
    %end;
S_0x10d606510 .scope task, "end_color_print" "end_color_print" 3 22, 3 22 0, S_0x11d7d5540;
 .timescale 0 0;
TD_$unit.end_color_print ;
    %vpi_call/w 3 23 "$write", "%c[0m", 32'sb00000000000000000000000000011011 {0 0 0};
    %end;
S_0x10d6066d0 .scope autotask, "print_info" "print_info" 4 43, 4 43 0, S_0x11d7d5540;
 .timescale 0 0;
v0x10d6068d0_0 .var/str "str";
TD_$unit.print_info ;
    %vpi_call/w 4 46 "$display", "-------------------------------" {0 0 0};
    %vpi_call/w 4 47 "$display", "%s", v0x10d6068d0_0 {0 0 0};
    %vpi_call/w 4 48 "$display", "-------------------------------" {0 0 0};
    %end;
S_0x11d7ca5c0 .scope module, "Abejaruco_tb" "Abejaruco_tb" 5 30;
 .timescale -9 -12;
P_0x11d7d7f80 .param/l "CACHE_LINE_SIZE" 0 5 40, +C4<00000000000000000000000010000000>;
P_0x11d7d7fc0 .param/l "CLK_PERIOD" 0 5 38, +C4<00000000000000000000000000000001>;
P_0x11d7d8000 .param/l "RESET_PERIOD" 0 5 39, +C4<00000000000000000000000000000101>;
P_0x11d7d8040 .param/l "WORD_WIDTH" 0 5 41, +C4<00000000000000000000000000100000>;
v0x10d64a290_0 .var "clk", 0 0;
v0x10d64a420_0 .net "cu_alu_op", 1 0, v0x10d63cee0_0;  1 drivers
o0x110015300 .functor BUFZ 1, C4<z>; HiZ drive
v0x10d64a4b0_0 .net "cu_is_imm", 0 0, o0x110015300;  0 drivers
v0x10d64a540_0 .net "icache_data_out", 31 0, v0x10d643760_0;  1 drivers
v0x10d64a5d0_0 .var "reset", 0 0;
S_0x10d606980 .scope autotask, "print_tb_info" "print_tb_info" 5 76, 5 76 0, S_0x11d7ca5c0;
 .timescale -9 -12;
v0x10d606b50_0 .var "cu_alu_op_expected", 1 0;
v0x10d606c10_0 .var "icache_data_out_expected", 31 0;
v0x10d606cc0_0 .var/str "test_description";
v0x10d606d70_0 .var/str "test_name";
TD_Abejaruco_tb.print_tb_info ;
    %vpi_call/w 5 82 "$display", "Test case %s: %s", v0x10d606d70_0, v0x10d606cc0_0 {0 0 0};
    %vpi_call/w 5 83 "$display", "-- icache_data_out should be %h, got %h", v0x10d606c10_0, v0x10d64a540_0 {0 0 0};
    %vpi_call/w 5 84 "$display", "-- cu_alu_op should be %h, got %h", v0x10d606b50_0, v0x10d64a420_0 {0 0 0};
    %end;
S_0x10d606e10 .scope autotask, "reset_input" "reset_input" 5 51, 5 51 0, S_0x11d7ca5c0;
 .timescale -9 -12;
TD_Abejaruco_tb.reset_input ;
    %vpi_call/w 5 53 "$display", "*** Resetting input ***" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d64a290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d64a5d0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d64a5d0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 5 58 "$display", "Done" {0 0 0};
    %end;
S_0x10d606fe0 .scope autotask, "run_tests" "run_tests" 5 62, 5 62 0, S_0x11d7ca5c0;
 .timescale -9 -12;
TD_Abejaruco_tb.run_tests ;
    %fork t_1, S_0x10d6071c0;
    %jmp t_0;
    .scope S_0x10d6071c0;
t_1 ;
    %vpi_call/w 5 65 "$display", "*** Run tests ***" {0 0 0};
    %alloc S_0x10d607430;
    %fork TD_Abejaruco_tb.test_1, S_0x10d607430;
    %join;
    %load/vec4 v0x10d607940_0;
    %store/vec4 v0x10d607380_0, 0, 32;
    %free S_0x10d607430;
    %alloc S_0x11d7cfe10;
    %load/vec4 v0x10d607380_0;
    %store/vec4 v0x11d7d2810_0, 0, 32;
    %pushi/str "1";
    %store/str v0x10d606460_0;
    %fork TD_$unit.check_err, S_0x11d7cfe10;
    %join;
    %free S_0x11d7cfe10;
    %alloc S_0x10d607ab0;
    %fork TD_Abejaruco_tb.test_2, S_0x10d607ab0;
    %join;
    %load/vec4 v0x10d607d70_0;
    %store/vec4 v0x10d607380_0, 0, 32;
    %free S_0x10d607ab0;
    %alloc S_0x11d7cfe10;
    %load/vec4 v0x10d607380_0;
    %store/vec4 v0x11d7d2810_0, 0, 32;
    %pushi/str "2";
    %store/str v0x10d606460_0;
    %fork TD_$unit.check_err, S_0x11d7cfe10;
    %join;
    %free S_0x11d7cfe10;
    %vpi_call/w 5 72 "$display", "Done" {0 0 0};
    %end;
    .scope S_0x10d606fe0;
t_0 %join;
    %end;
S_0x10d6071c0 .scope autobegin, "$unm_blk_91" "$unm_blk_91" 5 63, 5 63 0, S_0x10d606fe0;
 .timescale -9 -12;
v0x10d607380_0 .var/i "err", 31 0;
S_0x10d607430 .scope autotask, "test_1" "test_1" 5 89, 5 89 0, S_0x11d7ca5c0;
 .timescale -9 -12;
v0x10d607880_0 .var "cu_alu_op_expected", 1 0;
v0x10d607940_0 .var/i "err", 31 0;
v0x10d6079f0_0 .var "icache_data_out_expected", 127 0;
TD_Abejaruco_tb.test_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d64a290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d64a5d0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d64a5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d64a290_0, 0, 1;
    %fork t_3, S_0x10d6075f0;
    %jmp t_2;
    .scope S_0x10d6075f0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d6077c0_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x10d6077c0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.3, 5;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d64a290_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d64a290_0, 0, 1;
    %load/vec4 v0x10d6077c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d6077c0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_0x10d607430;
t_2 %join;
    %delay 1000, 0;
    %pushi/vec4 2101379, 0, 128;
    %store/vec4 v0x10d6079f0_0, 0, 128;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10d607880_0, 0, 2;
    %alloc S_0x10d606980;
    %pushi/str "1";
    %store/str v0x10d606d70_0;
    %pushi/str "Load first instruction";
    %store/str v0x10d606cc0_0;
    %load/vec4 v0x10d6079f0_0;
    %pad/u 32;
    %store/vec4 v0x10d606c10_0, 0, 32;
    %load/vec4 v0x10d607880_0;
    %store/vec4 v0x10d606b50_0, 0, 2;
    %fork TD_Abejaruco_tb.print_tb_info, S_0x10d606980;
    %join;
    %free S_0x10d606980;
    %load/vec4 v0x10d64a540_0;
    %pad/u 128;
    %load/vec4 v0x10d6079f0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %pad/u 32;
    %store/vec4 v0x10d607940_0, 0, 32;
    %end;
S_0x10d6075f0 .scope autobegin, "$ivl_for_loop3" "$ivl_for_loop3" 5 103, 5 103 0, S_0x10d607430;
 .timescale -9 -12;
v0x10d6077c0_0 .var/i "i", 31 0;
S_0x10d607ab0 .scope autotask, "test_2" "test_2" 5 122, 5 122 0, S_0x11d7ca5c0;
 .timescale -9 -12;
v0x10d607cb0_0 .var "cu_alu_op_expected", 1 0;
v0x10d607d70_0 .var/i "err", 31 0;
v0x10d607e10_0 .var "icache_data_out_expected", 127 0;
TD_Abejaruco_tb.test_2 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d64a290_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d64a290_0, 0, 1;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 51, 0, 128;
    %store/vec4 v0x10d607e10_0, 0, 128;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10d607cb0_0, 0, 2;
    %alloc S_0x10d606980;
    %pushi/str "2";
    %store/str v0x10d606d70_0;
    %pushi/str "Load second instruction";
    %store/str v0x10d606cc0_0;
    %load/vec4 v0x10d607e10_0;
    %pad/u 32;
    %store/vec4 v0x10d606c10_0, 0, 32;
    %load/vec4 v0x10d607cb0_0;
    %store/vec4 v0x10d606b50_0, 0, 2;
    %fork TD_Abejaruco_tb.print_tb_info, S_0x10d606980;
    %join;
    %free S_0x10d606980;
    %load/vec4 v0x10d64a540_0;
    %load/vec4 v0x10d64a420_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 130;
    %load/vec4 v0x10d607e10_0;
    %load/vec4 v0x10d607cb0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/ne;
    %flag_get/vec4 6;
    %pad/u 32;
    %store/vec4 v0x10d607d70_0, 0, 32;
    %end;
S_0x10d607ec0 .scope module, "uut" "Abejaruco" 5 43, 6 34 0, S_0x11d7ca5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "icache_data_out";
    .port_info 3 /OUTPUT 2 "cu_alu_op";
    .port_info 4 /OUTPUT 32 "alu_result";
    .port_info 5 /OUTPUT 1 "cu_is_imm2";
P_0x10d608080 .param/l "INDEX_WIDTH" 0 6 36, +C4<00000000000000000000000000000101>;
P_0x10d6080c0 .param/l "NUM_REGS" 0 6 35, +C4<00000000000000000000000000100000>;
P_0x10d608100 .param/str "PROGRAM" 0 6 34, "../../programs/random_binary.o";
L_0x10d64a660 .functor BUFZ 32, v0x10d64a0b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128008298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10d647650_0 .net *"_ivl_29", 26 0, L_0x128008298;  1 drivers
v0x10d6476e0_0 .net *"_ivl_32", 31 0, L_0x10d64ca90;  1 drivers
L_0x1280082e0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x10d647770_0 .net *"_ivl_35", 19 0, L_0x1280082e0;  1 drivers
v0x10d647800_0 .net "alu_address", 31 0, L_0x10d64c7f0;  1 drivers
v0x10d647890_0 .net "alu_first_register", 31 0, L_0x10d64c8d0;  1 drivers
v0x10d647960_0 .net "alu_result", 31 0, L_0x10d664ee0;  1 drivers
v0x10d6479f0_0 .net "alu_second_register", 31 0, L_0x10d64cbb0;  1 drivers
v0x10d647a80_0 .net "alu_zero", 0 0, L_0x10d664f90;  1 drivers
v0x10d647b30_0 .net "clk", 0 0, v0x10d64a290_0;  1 drivers
v0x10d647c40_0 .net "cu_alu_op", 1 0, v0x10d63cee0_0;  alias, 1 drivers
v0x10d647cd0_0 .net "cu_alu_src", 0 0, v0x10d63cf80_0;  1 drivers
v0x10d647da0_0 .net "cu_branch", 0 0, v0x10d63d020_0;  1 drivers
v0x10d647e70_0 .net "cu_is_imm", 0 0, v0x10d63d180_0;  1 drivers
v0x10d647f40_0 .net "cu_is_imm2", 0 0, o0x110015300;  alias, 0 drivers
v0x10d647fd0_0 .net "cu_mem_read", 0 0, v0x10d63d260_0;  1 drivers
v0x10d6480a0_0 .net "cu_mem_to_reg", 0 0, v0x10d63d300_0;  1 drivers
v0x10d648170_0 .net "cu_mem_write", 0 0, v0x10d63d3a0_0;  1 drivers
v0x10d648340_0 .net "cu_reg_write", 0 0, v0x10d63d550_0;  1 drivers
v0x10d6483d0_0 .net "decode_cu_alu_op_out", 1 0, v0x10d63e080_0;  1 drivers
v0x10d648460_0 .net "decode_cu_alu_src_out", 0 0, v0x10d63e1a0_0;  1 drivers
v0x10d6484f0_0 .net "decode_cu_branch_out", 0 0, v0x10d63e300_0;  1 drivers
v0x10d648580_0 .net "decode_cu_is_imm_out", 0 0, v0x10d63e440_0;  1 drivers
v0x10d648610_0 .net "decode_cu_mem_read_out", 0 0, v0x10d63e600_0;  1 drivers
v0x10d6486a0_0 .net "decode_cu_mem_to_reg_out", 0 0, v0x10d63e720_0;  1 drivers
v0x10d648730_0 .net "decode_cu_mem_write_out", 0 0, v0x10d63e840_0;  1 drivers
v0x10d6487c0_0 .net "decode_cu_reg_write_out", 0 0, v0x10d63e980_0;  1 drivers
v0x10d648850_0 .net "decode_dst_address_out", 4 0, v0x10d63ecf0_0;  1 drivers
v0x10d6488e0_0 .net "decode_dst_register_out", 4 0, v0x10d63eba0_0;  1 drivers
v0x10d648990_0 .net "decode_first_register_out", 31 0, v0x10d63ee50_0;  1 drivers
v0x10d648a40_0 .net "decode_instruction_out", 31 0, v0x10d63efb0_0;  1 drivers
v0x10d648af0_0 .net "decode_offset_out", 11 0, v0x10d63f110_0;  1 drivers
v0x10d648ba0_0 .net "decode_rm0_out", 31 0, v0x10d63f270_0;  1 drivers
v0x10d648c50_0 .net "decode_second_register_out", 31 0, v0x10d63f3d0_0;  1 drivers
v0x10d648220_0 .net "decode_src_address_out", 4 0, v0x10d63f530_0;  1 drivers
v0x10d648ee0_0 .net "fetch_active_out", 0 0, v0x10d63fcf0_0;  1 drivers
v0x10d648f70_0 .net "fetch_instruction_out", 31 0, v0x10d63feb0_0;  1 drivers
v0x10d649040_0 .net "fetch_rm0_out", 31 0, v0x10d63ffe0_0;  1 drivers
L_0x128008010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x10d649110_0 .net "icache_access", 0 0, L_0x128008010;  1 drivers
v0x10d6491a0_0 .net "icache_address", 31 0, L_0x10d64a660;  1 drivers
L_0x1280080a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10d649230_0 .net "icache_byte_op", 0 0, L_0x1280080a0;  1 drivers
v0x10d6492e0_0 .net "icache_data_in", 31 0, L_0x10d64a750;  1 drivers
v0x10d649390_0 .net "icache_data_out", 31 0, v0x10d643760_0;  alias, 1 drivers
o0x1100144f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x10d649460_0 .net "icache_data_ready", 0 0, o0x1100144f0;  0 drivers
v0x10d6494f0_0 .net "icache_mem_address", 31 0, v0x10d644100_0;  1 drivers
v0x10d6495c0_0 .net "icache_mem_data_in", 127 0, v0x10d644190_0;  1 drivers
v0x10d649690_0 .net "icache_mem_data_out", 127 0, v0x10d645a70_0;  1 drivers
v0x10d649760_0 .net "icache_mem_data_ready", 0 0, v0x10d645b40_0;  1 drivers
v0x10d649830_0 .net "icache_mem_enable", 0 0, v0x10d644340_0;  1 drivers
v0x10d649900_0 .net "icache_mem_op", 0 0, v0x10d6443d0_0;  1 drivers
v0x10d6499d0_0 .net "icache_mem_op_init", 0 0, v0x10d644520_0;  1 drivers
L_0x128008058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x10d649aa0_0 .net "icache_op", 0 0, L_0x128008058;  1 drivers
v0x10d649b30_0 .net "icache_op_done", 0 0, v0x10d644470_0;  1 drivers
v0x10d649bc0_0 .net "memory_in_use", 0 0, v0x10d645d30_0;  1 drivers
v0x10d649c90_0 .net "reset", 0 0, v0x10d64a5d0_0;  1 drivers
v0x10d649d60_0 .net "rf_read_data_1", 31 0, L_0x10d64ba60;  1 drivers
v0x10d649e30_0 .net "rf_read_data_2", 31 0, L_0x10d64bb00;  1 drivers
v0x10d649f00_0 .var "rf_write_data", 31 0;
v0x10d649f90_0 .var "rf_write_enable", 0 0;
v0x10d64a020_0 .var "rf_write_idx", 4 0;
v0x10d64a0b0_0 .var "rm0", 31 0;
v0x10d64a140_0 .var "rm1", 31 0;
v0x10d64a1d0_0 .var "x0", 31 0;
L_0x10d64a750 .part v0x10d645a70_0, 0, 32;
L_0x10d64c0f0 .part v0x10d63feb0_0, 15, 5;
L_0x10d64c1d0 .part v0x10d63feb0_0, 20, 5;
L_0x10d64c330 .part v0x10d63feb0_0, 0, 7;
L_0x10d64c3d0 .part v0x10d63feb0_0, 12, 3;
L_0x10d64c470 .part v0x10d63feb0_0, 7, 5;
L_0x10d64c510 .part v0x10d63feb0_0, 15, 5;
L_0x10d64c6b0 .part v0x10d63feb0_0, 7, 5;
L_0x10d64c750 .part v0x10d63feb0_0, 20, 12;
L_0x10d64c7f0 .concat [ 5 27 0 0], v0x10d63f530_0, L_0x128008298;
L_0x10d64c8d0 .functor MUXZ 32, v0x10d63ee50_0, L_0x10d64c7f0, v0x10d63e1a0_0, C4<>;
L_0x10d64ca90 .concat [ 12 20 0 0], v0x10d63f110_0, L_0x1280082e0;
L_0x10d64cbb0 .functor MUXZ 32, v0x10d63f3d0_0, L_0x10d64ca90, v0x10d63e1a0_0, C4<>;
S_0x10d608390 .scope module, "alu" "ALU" 6 294, 7 27 0, S_0x10d607ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "input_first";
    .port_info 2 /INPUT 32 "input_second";
    .port_info 3 /INPUT 2 "alu_op";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 32 "result";
L_0x10d664ee0 .functor BUFZ 32, v0x10d63c660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x10d664f90 .functor BUFZ 1, v0x10d63c730_0, C4<0>, C4<0>, C4<0>;
v0x10d63c380_0 .net "alu_op", 1 0, v0x10d63e080_0;  alias, 1 drivers
v0x10d63c410_0 .net "clk", 0 0, v0x10d64a290_0;  alias, 1 drivers
v0x10d63c4a0_0 .net "input_first", 31 0, L_0x10d64c8d0;  alias, 1 drivers
v0x10d63c590_0 .net "input_second", 31 0, L_0x10d64cbb0;  alias, 1 drivers
v0x10d63c660_0 .var "reg_result", 31 0;
v0x10d63c730_0 .var "reg_zero", 0 0;
v0x10d63c7c0_0 .net "result", 31 0, L_0x10d664ee0;  alias, 1 drivers
v0x10d63c850_0 .net "tmp_mul_result", 31 0, v0x10d63c250_0;  1 drivers
v0x10d63c8e0_0 .net "tmp_sum_result", 31 0, L_0x10d665b80;  1 drivers
v0x10d63ca10_0 .net "tmp_sum_zero", 0 0, L_0x10d664e00;  1 drivers
v0x10d63caa0_0 .net "zero", 0 0, L_0x10d664f90;  alias, 1 drivers
E_0x10d6085d0/0 .event anyedge, v0x10d63b090_0, v0x10d63b140_0, v0x10d63c380_0, v0x10d63b420_0;
E_0x10d6085d0/1 .event anyedge, v0x10d63b350_0, v0x10d63c250_0;
E_0x10d6085d0 .event/or E_0x10d6085d0/0, E_0x10d6085d0/1;
S_0x10d608650 .scope module, "adder" "Adder" 7 41, 8 26 0, S_0x10d608390;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 32 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
P_0x10d608820 .param/l "WIDTH" 0 8 26, +C4<00000000000000000000000000100000>;
v0x10d63b090_0 .net "a", 31 0, L_0x10d64c8d0;  alias, 1 drivers
v0x10d63b140_0 .net "b", 31 0, L_0x10d64cbb0;  alias, 1 drivers
v0x10d63b1e0_0 .net "carry", 31 0, L_0x10d665d30;  1 drivers
L_0x128008328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10d63b280_0 .net "carry_in", 0 0, L_0x128008328;  1 drivers
v0x10d63b350_0 .net "carry_out", 0 0, L_0x10d664e00;  alias, 1 drivers
v0x10d63b420_0 .net "sum", 31 0, L_0x10d665b80;  alias, 1 drivers
L_0x10d64d670 .part L_0x10d64c8d0, 0, 1;
L_0x10d64d790 .part L_0x10d64cbb0, 0, 1;
L_0x10d64e1c0 .part L_0x10d64c8d0, 1, 1;
L_0x10d64e300 .part L_0x10d64cbb0, 1, 1;
L_0x10d64e420 .part L_0x10d665d30, 0, 1;
L_0x10d64ee70 .part L_0x10d64c8d0, 2, 1;
L_0x10d64ef90 .part L_0x10d64cbb0, 2, 1;
L_0x10d64f0b0 .part L_0x10d665d30, 1, 1;
L_0x10d64fae0 .part L_0x10d64c8d0, 3, 1;
L_0x10d64fd50 .part L_0x10d64cbb0, 3, 1;
L_0x10d64fef0 .part L_0x10d665d30, 2, 1;
L_0x10d650860 .part L_0x10d64c8d0, 4, 1;
L_0x10d650980 .part L_0x10d64cbb0, 4, 1;
L_0x10d650b10 .part L_0x10d665d30, 3, 1;
L_0x10d651500 .part L_0x10d64c8d0, 5, 1;
L_0x10d6516a0 .part L_0x10d64cbb0, 5, 1;
L_0x10d6517c0 .part L_0x10d665d30, 4, 1;
L_0x10d652170 .part L_0x10d64c8d0, 6, 1;
L_0x10d652290 .part L_0x10d64cbb0, 6, 1;
L_0x10d652450 .part L_0x10d665d30, 5, 1;
L_0x10d652de0 .part L_0x10d64c8d0, 7, 1;
L_0x10d6523b0 .part L_0x10d64cbb0, 7, 1;
L_0x10d653030 .part L_0x10d665d30, 6, 1;
L_0x10d653a60 .part L_0x10d64c8d0, 8, 1;
L_0x10d653b80 .part L_0x10d64cbb0, 8, 1;
L_0x10d653d70 .part L_0x10d665d30, 7, 1;
L_0x10d654740 .part L_0x10d64c8d0, 9, 1;
L_0x10d654940 .part L_0x10d64cbb0, 9, 1;
L_0x10d653ca0 .part L_0x10d665d30, 8, 1;
L_0x10d6553c0 .part L_0x10d64c8d0, 10, 1;
L_0x10d6554e0 .part L_0x10d64cbb0, 10, 1;
L_0x10d655700 .part L_0x10d665d30, 9, 1;
L_0x10d656030 .part L_0x10d64c8d0, 11, 1;
L_0x10d655600 .part L_0x10d64cbb0, 11, 1;
L_0x10d64fdf0 .part L_0x10d665d30, 10, 1;
L_0x10d656ea0 .part L_0x10d64c8d0, 12, 1;
L_0x10d656fc0 .part L_0x10d64cbb0, 12, 1;
L_0x10d656660 .part L_0x10d665d30, 11, 1;
L_0x10d657b00 .part L_0x10d64c8d0, 13, 1;
L_0x10d6570e0 .part L_0x10d64cbb0, 13, 1;
L_0x10d657d60 .part L_0x10d665d30, 12, 1;
L_0x10d658780 .part L_0x10d64c8d0, 14, 1;
L_0x10d6588a0 .part L_0x10d64cbb0, 14, 1;
L_0x10d657e80 .part L_0x10d665d30, 13, 1;
L_0x10d6593f0 .part L_0x10d64c8d0, 15, 1;
L_0x10d6589c0 .part L_0x10d64cbb0, 15, 1;
L_0x10d659680 .part L_0x10d665d30, 14, 1;
L_0x10d65a070 .part L_0x10d64c8d0, 16, 1;
L_0x10d65a190 .part L_0x10d64cbb0, 16, 1;
L_0x10d6597a0 .part L_0x10d665d30, 15, 1;
L_0x10d65add0 .part L_0x10d64c8d0, 17, 1;
L_0x10d65a2b0 .part L_0x10d64cbb0, 17, 1;
L_0x10d65b090 .part L_0x10d665d30, 16, 1;
L_0x10d65ba40 .part L_0x10d64c8d0, 18, 1;
L_0x10d65bb60 .part L_0x10d64cbb0, 18, 1;
L_0x10d65bc80 .part L_0x10d665d30, 17, 1;
L_0x10d65c6b0 .part L_0x10d64c8d0, 19, 1;
L_0x10d65b1b0 .part L_0x10d64cbb0, 19, 1;
L_0x10d65b2d0 .part L_0x10d665d30, 18, 1;
L_0x10d65d320 .part L_0x10d64c8d0, 20, 1;
L_0x10d65d440 .part L_0x10d64cbb0, 20, 1;
L_0x10d65d560 .part L_0x10d665d30, 19, 1;
L_0x10d65df90 .part L_0x10d64c8d0, 21, 1;
L_0x10d65ca20 .part L_0x10d64cbb0, 21, 1;
L_0x10d65cb40 .part L_0x10d665d30, 20, 1;
L_0x10d65ec20 .part L_0x10d64c8d0, 22, 1;
L_0x10d65ed40 .part L_0x10d64cbb0, 22, 1;
L_0x10d65e330 .part L_0x10d665d30, 21, 1;
L_0x10d65f890 .part L_0x10d64c8d0, 23, 1;
L_0x10d65ee60 .part L_0x10d64cbb0, 23, 1;
L_0x10d65ef80 .part L_0x10d665d30, 22, 1;
L_0x10d660500 .part L_0x10d64c8d0, 24, 1;
L_0x10d660620 .part L_0x10d64cbb0, 24, 1;
L_0x10d65fc60 .part L_0x10d665d30, 23, 1;
L_0x10d661170 .part L_0x10d64c8d0, 25, 1;
L_0x10d660740 .part L_0x10d64cbb0, 25, 1;
L_0x10d660860 .part L_0x10d665d30, 24, 1;
L_0x10d661df0 .part L_0x10d64c8d0, 26, 1;
L_0x10d661f10 .part L_0x10d64cbb0, 26, 1;
L_0x10d661290 .part L_0x10d665d30, 25, 1;
L_0x10d662a60 .part L_0x10d64c8d0, 27, 1;
L_0x10d656150 .part L_0x10d64cbb0, 27, 1;
L_0x10d656270 .part L_0x10d665d30, 26, 1;
L_0x10d6632f0 .part L_0x10d64c8d0, 28, 1;
L_0x10d663410 .part L_0x10d64cbb0, 28, 1;
L_0x10d662b80 .part L_0x10d665d30, 27, 1;
L_0x10d663f50 .part L_0x10d64c8d0, 29, 1;
L_0x10d663530 .part L_0x10d64cbb0, 29, 1;
L_0x10d663650 .part L_0x10d665d30, 28, 1;
L_0x10d664bc0 .part L_0x10d64c8d0, 30, 1;
L_0x10d664ce0 .part L_0x10d64cbb0, 30, 1;
L_0x10d664070 .part L_0x10d665d30, 29, 1;
L_0x10d665820 .part L_0x10d64c8d0, 31, 1;
L_0x10d665940 .part L_0x10d64cbb0, 31, 1;
L_0x10d665a60 .part L_0x10d665d30, 30, 1;
LS_0x10d665b80_0_0 .concat8 [ 1 1 1 1], L_0x10d64d180, L_0x10d64dc90, L_0x10d64e940, L_0x10d64f5b0;
LS_0x10d665b80_0_4 .concat8 [ 1 1 1 1], L_0x10d650330, L_0x10d650ff0, L_0x10d651c40, L_0x10d6528b0;
LS_0x10d665b80_0_8 .concat8 [ 1 1 1 1], L_0x10d653530, L_0x10d654210, L_0x10d654e90, L_0x10d655b00;
LS_0x10d665b80_0_12 .concat8 [ 1 1 1 1], L_0x10d6569b0, L_0x10d6575d0, L_0x10d658250, L_0x10d658ec0;
LS_0x10d665b80_0_16 .concat8 [ 1 1 1 1], L_0x10d659b60, L_0x10d65a8e0, L_0x10d65b530, L_0x10d65c180;
LS_0x10d665b80_0_20 .concat8 [ 1 1 1 1], L_0x10d65ce10, L_0x10d65da60, L_0x10d65e6f0, L_0x10d65f360;
LS_0x10d665b80_0_24 .concat8 [ 1 1 1 1], L_0x10d65fff0, L_0x10d660c40, L_0x10d6618c0, L_0x10d662530;
LS_0x10d665b80_0_28 .concat8 [ 1 1 1 1], L_0x10d662e20, L_0x10d663a20, L_0x10d664690, L_0x10d6652f0;
LS_0x10d665b80_1_0 .concat8 [ 4 4 4 4], LS_0x10d665b80_0_0, LS_0x10d665b80_0_4, LS_0x10d665b80_0_8, LS_0x10d665b80_0_12;
LS_0x10d665b80_1_4 .concat8 [ 4 4 4 4], LS_0x10d665b80_0_16, LS_0x10d665b80_0_20, LS_0x10d665b80_0_24, LS_0x10d665b80_0_28;
L_0x10d665b80 .concat8 [ 16 16 0 0], LS_0x10d665b80_1_0, LS_0x10d665b80_1_4;
LS_0x10d665d30_0_0 .concat8 [ 1 1 1 1], L_0x10d64d600, L_0x10d64e130, L_0x10d64ede0, L_0x10d64fa50;
LS_0x10d665d30_0_4 .concat8 [ 1 1 1 1], L_0x10d6507d0, L_0x10d651470, L_0x10d6520e0, L_0x10d652d50;
LS_0x10d665d30_0_8 .concat8 [ 1 1 1 1], L_0x10d6539d0, L_0x10d6546b0, L_0x10d655330, L_0x10d655fa0;
LS_0x10d665d30_0_12 .concat8 [ 1 1 1 1], L_0x10d656e30, L_0x10d657a70, L_0x10d6586f0, L_0x10d659360;
LS_0x10d665d30_0_16 .concat8 [ 1 1 1 1], L_0x10d659fe0, L_0x10d65ad60, L_0x10d65b9b0, L_0x10d65c620;
LS_0x10d665d30_0_20 .concat8 [ 1 1 1 1], L_0x10d65d290, L_0x10d65df00, L_0x10d65eb90, L_0x10d65f800;
LS_0x10d665d30_0_24 .concat8 [ 1 1 1 1], L_0x10d660470, L_0x10d6610e0, L_0x10d661d60, L_0x10d6629d0;
LS_0x10d665d30_0_28 .concat8 [ 1 1 1 1], L_0x10d663260, L_0x10d663ec0, L_0x10d664b30, L_0x10d665790;
LS_0x10d665d30_1_0 .concat8 [ 4 4 4 4], LS_0x10d665d30_0_0, LS_0x10d665d30_0_4, LS_0x10d665d30_0_8, LS_0x10d665d30_0_12;
LS_0x10d665d30_1_4 .concat8 [ 4 4 4 4], LS_0x10d665d30_0_16, LS_0x10d665d30_0_20, LS_0x10d665d30_0_24, LS_0x10d665d30_0_28;
L_0x10d665d30 .concat8 [ 16 16 0 0], LS_0x10d665d30_1_0, LS_0x10d665d30_1_4;
L_0x10d664e00 .part L_0x10d665d30, 31, 1;
S_0x10d608950 .scope generate, "bit_loop[0]" "bit_loop[0]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d608b30 .param/l "i" 1 8 37, +C4<00>;
S_0x10d608bd0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d608950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d64d600 .functor OR 1, L_0x10d64cde0, L_0x10d64d260, C4<0>, C4<0>;
v0x10d609d10_0 .net "a", 0 0, L_0x10d64d670;  1 drivers
v0x10d609db0_0 .net "b", 0 0, L_0x10d64d790;  1 drivers
v0x10d609e60_0 .net "carry_carry", 0 0, L_0x10d64d260;  1 drivers
v0x10d609f30_0 .net "carry_in", 0 0, L_0x128008328;  alias, 1 drivers
v0x10d609fe0_0 .net "carry_out", 0 0, L_0x10d64d600;  1 drivers
v0x10d60a0b0_0 .net "operands_carry", 0 0, L_0x10d64cde0;  1 drivers
v0x10d60a140_0 .net "operands_sum", 0 0, L_0x10d64cd40;  1 drivers
v0x10d60a210_0 .net "sum", 0 0, L_0x10d64d180;  1 drivers
S_0x10d608e40 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d608bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d64d380 .functor XOR 1, L_0x10d64cd40, L_0x128008328, C4<0>, C4<0>;
L_0x10d64d470 .functor AND 1, L_0x10d64cd40, L_0x128008328, C4<1>, C4<1>;
v0x10d609090_0 .net *"_ivl_3", 0 0, L_0x10d64d380;  1 drivers
v0x10d609150_0 .net *"_ivl_5", 0 0, L_0x10d64d470;  1 drivers
v0x10d609200_0 .net *"_ivl_7", 1 0, L_0x10d64d560;  1 drivers
v0x10d6092c0_0 .net "a", 0 0, L_0x10d64cd40;  alias, 1 drivers
v0x10d609360_0 .net "b", 0 0, L_0x128008328;  alias, 1 drivers
v0x10d609440_0 .net "carry_out", 0 0, L_0x10d64d260;  alias, 1 drivers
v0x10d6094e0_0 .net "sum", 0 0, L_0x10d64d180;  alias, 1 drivers
L_0x10d64d180 .part L_0x10d64d560, 1, 1;
L_0x10d64d260 .part L_0x10d64d560, 0, 1;
L_0x10d64d560 .concat [ 1 1 0 0], L_0x10d64d470, L_0x10d64d380;
S_0x10d6095c0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d608bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d64cf00 .functor XOR 1, L_0x10d64d670, L_0x10d64d790, C4<0>, C4<0>;
L_0x10d64cff0 .functor AND 1, L_0x10d64d670, L_0x10d64d790, C4<1>, C4<1>;
v0x10d6097f0_0 .net *"_ivl_3", 0 0, L_0x10d64cf00;  1 drivers
v0x10d6098a0_0 .net *"_ivl_5", 0 0, L_0x10d64cff0;  1 drivers
v0x10d609950_0 .net *"_ivl_7", 1 0, L_0x10d64d060;  1 drivers
v0x10d609a10_0 .net "a", 0 0, L_0x10d64d670;  alias, 1 drivers
v0x10d609ab0_0 .net "b", 0 0, L_0x10d64d790;  alias, 1 drivers
v0x10d609b90_0 .net "carry_out", 0 0, L_0x10d64cde0;  alias, 1 drivers
v0x10d609c30_0 .net "sum", 0 0, L_0x10d64cd40;  alias, 1 drivers
L_0x10d64cd40 .part L_0x10d64d060, 1, 1;
L_0x10d64cde0 .part L_0x10d64d060, 0, 1;
L_0x10d64d060 .concat [ 1 1 0 0], L_0x10d64cff0, L_0x10d64cf00;
S_0x10d60a2d0 .scope generate, "bit_loop[1]" "bit_loop[1]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d60a4a0 .param/l "i" 1 8 37, +C4<01>;
S_0x10d60a520 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d60a2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d64e130 .functor OR 1, L_0x10d64d950, L_0x10d64dd70, C4<0>, C4<0>;
v0x10d60b640_0 .net "a", 0 0, L_0x10d64e1c0;  1 drivers
v0x10d60b6e0_0 .net "b", 0 0, L_0x10d64e300;  1 drivers
v0x10d60b790_0 .net "carry_carry", 0 0, L_0x10d64dd70;  1 drivers
v0x10d60b860_0 .net "carry_in", 0 0, L_0x10d64e420;  1 drivers
v0x10d60b910_0 .net "carry_out", 0 0, L_0x10d64e130;  1 drivers
v0x10d60b9e0_0 .net "operands_carry", 0 0, L_0x10d64d950;  1 drivers
v0x10d60ba70_0 .net "operands_sum", 0 0, L_0x10d64d8b0;  1 drivers
v0x10d60bb40_0 .net "sum", 0 0, L_0x10d64dc90;  1 drivers
S_0x10d60a790 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d60a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d64de90 .functor XOR 1, L_0x10d64d8b0, L_0x10d64e420, C4<0>, C4<0>;
L_0x10d64df80 .functor AND 1, L_0x10d64d8b0, L_0x10d64e420, C4<1>, C4<1>;
v0x10d60a9d0_0 .net *"_ivl_3", 0 0, L_0x10d64de90;  1 drivers
v0x10d60aa80_0 .net *"_ivl_5", 0 0, L_0x10d64df80;  1 drivers
v0x10d60ab30_0 .net *"_ivl_7", 1 0, L_0x10d64dff0;  1 drivers
v0x10d60abf0_0 .net "a", 0 0, L_0x10d64d8b0;  alias, 1 drivers
v0x10d60ac90_0 .net "b", 0 0, L_0x10d64e420;  alias, 1 drivers
v0x10d60ad70_0 .net "carry_out", 0 0, L_0x10d64dd70;  alias, 1 drivers
v0x10d60ae10_0 .net "sum", 0 0, L_0x10d64dc90;  alias, 1 drivers
L_0x10d64dc90 .part L_0x10d64dff0, 1, 1;
L_0x10d64dd70 .part L_0x10d64dff0, 0, 1;
L_0x10d64dff0 .concat [ 1 1 0 0], L_0x10d64df80, L_0x10d64de90;
S_0x10d60aef0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d60a520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d64d9f0 .functor XOR 1, L_0x10d64e1c0, L_0x10d64e300, C4<0>, C4<0>;
L_0x10d64dae0 .functor AND 1, L_0x10d64e1c0, L_0x10d64e300, C4<1>, C4<1>;
v0x10d60b120_0 .net *"_ivl_3", 0 0, L_0x10d64d9f0;  1 drivers
v0x10d60b1d0_0 .net *"_ivl_5", 0 0, L_0x10d64dae0;  1 drivers
v0x10d60b280_0 .net *"_ivl_7", 1 0, L_0x10d64db50;  1 drivers
v0x10d60b340_0 .net "a", 0 0, L_0x10d64e1c0;  alias, 1 drivers
v0x10d60b3e0_0 .net "b", 0 0, L_0x10d64e300;  alias, 1 drivers
v0x10d60b4c0_0 .net "carry_out", 0 0, L_0x10d64d950;  alias, 1 drivers
v0x10d60b560_0 .net "sum", 0 0, L_0x10d64d8b0;  alias, 1 drivers
L_0x10d64d8b0 .part L_0x10d64db50, 1, 1;
L_0x10d64d950 .part L_0x10d64db50, 0, 1;
L_0x10d64db50 .concat [ 1 1 0 0], L_0x10d64dae0, L_0x10d64d9f0;
S_0x10d60bc00 .scope generate, "bit_loop[2]" "bit_loop[2]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d60bde0 .param/l "i" 1 8 37, +C4<010>;
S_0x10d60be60 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d60bc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d64ede0 .functor OR 1, L_0x10d64e5e0, L_0x10d64ea20, C4<0>, C4<0>;
v0x10d60cf80_0 .net "a", 0 0, L_0x10d64ee70;  1 drivers
v0x10d60d020_0 .net "b", 0 0, L_0x10d64ef90;  1 drivers
v0x10d60d0d0_0 .net "carry_carry", 0 0, L_0x10d64ea20;  1 drivers
v0x10d60d1a0_0 .net "carry_in", 0 0, L_0x10d64f0b0;  1 drivers
v0x10d60d250_0 .net "carry_out", 0 0, L_0x10d64ede0;  1 drivers
v0x10d60d320_0 .net "operands_carry", 0 0, L_0x10d64e5e0;  1 drivers
v0x10d60d3b0_0 .net "operands_sum", 0 0, L_0x10d64e540;  1 drivers
v0x10d60d480_0 .net "sum", 0 0, L_0x10d64e940;  1 drivers
S_0x10d60c0d0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d60be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d64eb40 .functor XOR 1, L_0x10d64e540, L_0x10d64f0b0, C4<0>, C4<0>;
L_0x10d64ec30 .functor AND 1, L_0x10d64e540, L_0x10d64f0b0, C4<1>, C4<1>;
v0x10d60c310_0 .net *"_ivl_3", 0 0, L_0x10d64eb40;  1 drivers
v0x10d60c3c0_0 .net *"_ivl_5", 0 0, L_0x10d64ec30;  1 drivers
v0x10d60c470_0 .net *"_ivl_7", 1 0, L_0x10d64eca0;  1 drivers
v0x10d60c530_0 .net "a", 0 0, L_0x10d64e540;  alias, 1 drivers
v0x10d60c5d0_0 .net "b", 0 0, L_0x10d64f0b0;  alias, 1 drivers
v0x10d60c6b0_0 .net "carry_out", 0 0, L_0x10d64ea20;  alias, 1 drivers
v0x10d60c750_0 .net "sum", 0 0, L_0x10d64e940;  alias, 1 drivers
L_0x10d64e940 .part L_0x10d64eca0, 1, 1;
L_0x10d64ea20 .part L_0x10d64eca0, 0, 1;
L_0x10d64eca0 .concat [ 1 1 0 0], L_0x10d64ec30, L_0x10d64eb40;
S_0x10d60c830 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d60be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d64e6c0 .functor XOR 1, L_0x10d64ee70, L_0x10d64ef90, C4<0>, C4<0>;
L_0x10d64e7b0 .functor AND 1, L_0x10d64ee70, L_0x10d64ef90, C4<1>, C4<1>;
v0x10d60ca60_0 .net *"_ivl_3", 0 0, L_0x10d64e6c0;  1 drivers
v0x10d60cb10_0 .net *"_ivl_5", 0 0, L_0x10d64e7b0;  1 drivers
v0x10d60cbc0_0 .net *"_ivl_7", 1 0, L_0x10d64e820;  1 drivers
v0x10d60cc80_0 .net "a", 0 0, L_0x10d64ee70;  alias, 1 drivers
v0x10d60cd20_0 .net "b", 0 0, L_0x10d64ef90;  alias, 1 drivers
v0x10d60ce00_0 .net "carry_out", 0 0, L_0x10d64e5e0;  alias, 1 drivers
v0x10d60cea0_0 .net "sum", 0 0, L_0x10d64e540;  alias, 1 drivers
L_0x10d64e540 .part L_0x10d64e820, 1, 1;
L_0x10d64e5e0 .part L_0x10d64e820, 0, 1;
L_0x10d64e820 .concat [ 1 1 0 0], L_0x10d64e7b0, L_0x10d64e6c0;
S_0x10d60d540 .scope generate, "bit_loop[3]" "bit_loop[3]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d60d700 .param/l "i" 1 8 37, +C4<011>;
S_0x10d60d7a0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d60d540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d64fa50 .functor OR 1, L_0x10d64f270, L_0x10d64f690, C4<0>, C4<0>;
v0x10d60e8b0_0 .net "a", 0 0, L_0x10d64fae0;  1 drivers
v0x10d60e950_0 .net "b", 0 0, L_0x10d64fd50;  1 drivers
v0x10d60ea00_0 .net "carry_carry", 0 0, L_0x10d64f690;  1 drivers
v0x10d60ead0_0 .net "carry_in", 0 0, L_0x10d64fef0;  1 drivers
v0x10d60eb80_0 .net "carry_out", 0 0, L_0x10d64fa50;  1 drivers
v0x10d60ec50_0 .net "operands_carry", 0 0, L_0x10d64f270;  1 drivers
v0x10d60ece0_0 .net "operands_sum", 0 0, L_0x10d64f1d0;  1 drivers
v0x10d60edb0_0 .net "sum", 0 0, L_0x10d64f5b0;  1 drivers
S_0x10d60d9e0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d60d7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d64f7b0 .functor XOR 1, L_0x10d64f1d0, L_0x10d64fef0, C4<0>, C4<0>;
L_0x10d64f8a0 .functor AND 1, L_0x10d64f1d0, L_0x10d64fef0, C4<1>, C4<1>;
v0x10d60dc30_0 .net *"_ivl_3", 0 0, L_0x10d64f7b0;  1 drivers
v0x10d60dcf0_0 .net *"_ivl_5", 0 0, L_0x10d64f8a0;  1 drivers
v0x10d60dda0_0 .net *"_ivl_7", 1 0, L_0x10d64f910;  1 drivers
v0x10d60de60_0 .net "a", 0 0, L_0x10d64f1d0;  alias, 1 drivers
v0x10d60df00_0 .net "b", 0 0, L_0x10d64fef0;  alias, 1 drivers
v0x10d60dfe0_0 .net "carry_out", 0 0, L_0x10d64f690;  alias, 1 drivers
v0x10d60e080_0 .net "sum", 0 0, L_0x10d64f5b0;  alias, 1 drivers
L_0x10d64f5b0 .part L_0x10d64f910, 1, 1;
L_0x10d64f690 .part L_0x10d64f910, 0, 1;
L_0x10d64f910 .concat [ 1 1 0 0], L_0x10d64f8a0, L_0x10d64f7b0;
S_0x10d60e160 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d60d7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d64f310 .functor XOR 1, L_0x10d64fae0, L_0x10d64fd50, C4<0>, C4<0>;
L_0x10d64f400 .functor AND 1, L_0x10d64fae0, L_0x10d64fd50, C4<1>, C4<1>;
v0x10d60e390_0 .net *"_ivl_3", 0 0, L_0x10d64f310;  1 drivers
v0x10d60e440_0 .net *"_ivl_5", 0 0, L_0x10d64f400;  1 drivers
v0x10d60e4f0_0 .net *"_ivl_7", 1 0, L_0x10d64f470;  1 drivers
v0x10d60e5b0_0 .net "a", 0 0, L_0x10d64fae0;  alias, 1 drivers
v0x10d60e650_0 .net "b", 0 0, L_0x10d64fd50;  alias, 1 drivers
v0x10d60e730_0 .net "carry_out", 0 0, L_0x10d64f270;  alias, 1 drivers
v0x10d60e7d0_0 .net "sum", 0 0, L_0x10d64f1d0;  alias, 1 drivers
L_0x10d64f1d0 .part L_0x10d64f470, 1, 1;
L_0x10d64f270 .part L_0x10d64f470, 0, 1;
L_0x10d64f470 .concat [ 1 1 0 0], L_0x10d64f400, L_0x10d64f310;
S_0x10d60ee70 .scope generate, "bit_loop[4]" "bit_loop[4]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d60f070 .param/l "i" 1 8 37, +C4<0100>;
S_0x10d60f0f0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d60ee70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d6507d0 .functor OR 1, L_0x10d650030, L_0x10d650410, C4<0>, C4<0>;
v0x10d610200_0 .net "a", 0 0, L_0x10d650860;  1 drivers
v0x10d6102a0_0 .net "b", 0 0, L_0x10d650980;  1 drivers
v0x10d610350_0 .net "carry_carry", 0 0, L_0x10d650410;  1 drivers
v0x10d610420_0 .net "carry_in", 0 0, L_0x10d650b10;  1 drivers
v0x10d6104d0_0 .net "carry_out", 0 0, L_0x10d6507d0;  1 drivers
v0x10d6105a0_0 .net "operands_carry", 0 0, L_0x10d650030;  1 drivers
v0x10d610630_0 .net "operands_sum", 0 0, L_0x10d64ff90;  1 drivers
v0x10d610700_0 .net "sum", 0 0, L_0x10d650330;  1 drivers
S_0x10d60f360 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d60f0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d650530 .functor XOR 1, L_0x10d64ff90, L_0x10d650b10, C4<0>, C4<0>;
L_0x10d650620 .functor AND 1, L_0x10d64ff90, L_0x10d650b10, C4<1>, C4<1>;
v0x10d60f580_0 .net *"_ivl_3", 0 0, L_0x10d650530;  1 drivers
v0x10d60f640_0 .net *"_ivl_5", 0 0, L_0x10d650620;  1 drivers
v0x10d60f6f0_0 .net *"_ivl_7", 1 0, L_0x10d650690;  1 drivers
v0x10d60f7b0_0 .net "a", 0 0, L_0x10d64ff90;  alias, 1 drivers
v0x10d60f850_0 .net "b", 0 0, L_0x10d650b10;  alias, 1 drivers
v0x10d60f930_0 .net "carry_out", 0 0, L_0x10d650410;  alias, 1 drivers
v0x10d60f9d0_0 .net "sum", 0 0, L_0x10d650330;  alias, 1 drivers
L_0x10d650330 .part L_0x10d650690, 1, 1;
L_0x10d650410 .part L_0x10d650690, 0, 1;
L_0x10d650690 .concat [ 1 1 0 0], L_0x10d650620, L_0x10d650530;
S_0x10d60fab0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d60f0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d6500d0 .functor XOR 1, L_0x10d650860, L_0x10d650980, C4<0>, C4<0>;
L_0x10d650180 .functor AND 1, L_0x10d650860, L_0x10d650980, C4<1>, C4<1>;
v0x10d60fce0_0 .net *"_ivl_3", 0 0, L_0x10d6500d0;  1 drivers
v0x10d60fd90_0 .net *"_ivl_5", 0 0, L_0x10d650180;  1 drivers
v0x10d60fe40_0 .net *"_ivl_7", 1 0, L_0x10d6501f0;  1 drivers
v0x10d60ff00_0 .net "a", 0 0, L_0x10d650860;  alias, 1 drivers
v0x10d60ffa0_0 .net "b", 0 0, L_0x10d650980;  alias, 1 drivers
v0x10d610080_0 .net "carry_out", 0 0, L_0x10d650030;  alias, 1 drivers
v0x10d610120_0 .net "sum", 0 0, L_0x10d64ff90;  alias, 1 drivers
L_0x10d64ff90 .part L_0x10d6501f0, 1, 1;
L_0x10d650030 .part L_0x10d6501f0, 0, 1;
L_0x10d6501f0 .concat [ 1 1 0 0], L_0x10d650180, L_0x10d6500d0;
S_0x10d6107c0 .scope generate, "bit_loop[5]" "bit_loop[5]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d610980 .param/l "i" 1 8 37, +C4<0101>;
S_0x10d610a20 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d6107c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d651470 .functor OR 1, L_0x10d650d50, L_0x10d6510d0, C4<0>, C4<0>;
v0x10d611b30_0 .net "a", 0 0, L_0x10d651500;  1 drivers
v0x10d611bd0_0 .net "b", 0 0, L_0x10d6516a0;  1 drivers
v0x10d611c80_0 .net "carry_carry", 0 0, L_0x10d6510d0;  1 drivers
v0x10d611d50_0 .net "carry_in", 0 0, L_0x10d6517c0;  1 drivers
v0x10d611e00_0 .net "carry_out", 0 0, L_0x10d651470;  1 drivers
v0x10d611ed0_0 .net "operands_carry", 0 0, L_0x10d650d50;  1 drivers
v0x10d611f60_0 .net "operands_sum", 0 0, L_0x10d650cb0;  1 drivers
v0x10d612030_0 .net "sum", 0 0, L_0x10d650ff0;  1 drivers
S_0x10d610c60 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d610a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d6511f0 .functor XOR 1, L_0x10d650cb0, L_0x10d6517c0, C4<0>, C4<0>;
L_0x10d6512e0 .functor AND 1, L_0x10d650cb0, L_0x10d6517c0, C4<1>, C4<1>;
v0x10d610eb0_0 .net *"_ivl_3", 0 0, L_0x10d6511f0;  1 drivers
v0x10d610f70_0 .net *"_ivl_5", 0 0, L_0x10d6512e0;  1 drivers
v0x10d611020_0 .net *"_ivl_7", 1 0, L_0x10d651350;  1 drivers
v0x10d6110e0_0 .net "a", 0 0, L_0x10d650cb0;  alias, 1 drivers
v0x10d611180_0 .net "b", 0 0, L_0x10d6517c0;  alias, 1 drivers
v0x10d611260_0 .net "carry_out", 0 0, L_0x10d6510d0;  alias, 1 drivers
v0x10d611300_0 .net "sum", 0 0, L_0x10d650ff0;  alias, 1 drivers
L_0x10d650ff0 .part L_0x10d651350, 1, 1;
L_0x10d6510d0 .part L_0x10d651350, 0, 1;
L_0x10d651350 .concat [ 1 1 0 0], L_0x10d6512e0, L_0x10d6511f0;
S_0x10d6113e0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d610a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d650df0 .functor XOR 1, L_0x10d651500, L_0x10d6516a0, C4<0>, C4<0>;
L_0x10d650e60 .functor AND 1, L_0x10d651500, L_0x10d6516a0, C4<1>, C4<1>;
v0x10d611610_0 .net *"_ivl_3", 0 0, L_0x10d650df0;  1 drivers
v0x10d6116c0_0 .net *"_ivl_5", 0 0, L_0x10d650e60;  1 drivers
v0x10d611770_0 .net *"_ivl_7", 1 0, L_0x10d650ed0;  1 drivers
v0x10d611830_0 .net "a", 0 0, L_0x10d651500;  alias, 1 drivers
v0x10d6118d0_0 .net "b", 0 0, L_0x10d6516a0;  alias, 1 drivers
v0x10d6119b0_0 .net "carry_out", 0 0, L_0x10d650d50;  alias, 1 drivers
v0x10d611a50_0 .net "sum", 0 0, L_0x10d650cb0;  alias, 1 drivers
L_0x10d650cb0 .part L_0x10d650ed0, 1, 1;
L_0x10d650d50 .part L_0x10d650ed0, 0, 1;
L_0x10d650ed0 .concat [ 1 1 0 0], L_0x10d650e60, L_0x10d650df0;
S_0x10d6120f0 .scope generate, "bit_loop[6]" "bit_loop[6]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d6122b0 .param/l "i" 1 8 37, +C4<0110>;
S_0x10d612350 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d6120f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d6520e0 .functor OR 1, L_0x10d651a10, L_0x10d651d20, C4<0>, C4<0>;
v0x10d613460_0 .net "a", 0 0, L_0x10d652170;  1 drivers
v0x10d613500_0 .net "b", 0 0, L_0x10d652290;  1 drivers
v0x10d6135b0_0 .net "carry_carry", 0 0, L_0x10d651d20;  1 drivers
v0x10d613680_0 .net "carry_in", 0 0, L_0x10d652450;  1 drivers
v0x10d613730_0 .net "carry_out", 0 0, L_0x10d6520e0;  1 drivers
v0x10d613800_0 .net "operands_carry", 0 0, L_0x10d651a10;  1 drivers
v0x10d613890_0 .net "operands_sum", 0 0, L_0x10d651970;  1 drivers
v0x10d613960_0 .net "sum", 0 0, L_0x10d651c40;  1 drivers
S_0x10d612590 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d612350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d651e40 .functor XOR 1, L_0x10d651970, L_0x10d652450, C4<0>, C4<0>;
L_0x10d651f30 .functor AND 1, L_0x10d651970, L_0x10d652450, C4<1>, C4<1>;
v0x10d6127e0_0 .net *"_ivl_3", 0 0, L_0x10d651e40;  1 drivers
v0x10d6128a0_0 .net *"_ivl_5", 0 0, L_0x10d651f30;  1 drivers
v0x10d612950_0 .net *"_ivl_7", 1 0, L_0x10d651fa0;  1 drivers
v0x10d612a10_0 .net "a", 0 0, L_0x10d651970;  alias, 1 drivers
v0x10d612ab0_0 .net "b", 0 0, L_0x10d652450;  alias, 1 drivers
v0x10d612b90_0 .net "carry_out", 0 0, L_0x10d651d20;  alias, 1 drivers
v0x10d612c30_0 .net "sum", 0 0, L_0x10d651c40;  alias, 1 drivers
L_0x10d651c40 .part L_0x10d651fa0, 1, 1;
L_0x10d651d20 .part L_0x10d651fa0, 0, 1;
L_0x10d651fa0 .concat [ 1 1 0 0], L_0x10d651f30, L_0x10d651e40;
S_0x10d612d10 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d612350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d650aa0 .functor XOR 1, L_0x10d652170, L_0x10d652290, C4<0>, C4<0>;
L_0x10d651ab0 .functor AND 1, L_0x10d652170, L_0x10d652290, C4<1>, C4<1>;
v0x10d612f40_0 .net *"_ivl_3", 0 0, L_0x10d650aa0;  1 drivers
v0x10d612ff0_0 .net *"_ivl_5", 0 0, L_0x10d651ab0;  1 drivers
v0x10d6130a0_0 .net *"_ivl_7", 1 0, L_0x10d651b20;  1 drivers
v0x10d613160_0 .net "a", 0 0, L_0x10d652170;  alias, 1 drivers
v0x10d613200_0 .net "b", 0 0, L_0x10d652290;  alias, 1 drivers
v0x10d6132e0_0 .net "carry_out", 0 0, L_0x10d651a10;  alias, 1 drivers
v0x10d613380_0 .net "sum", 0 0, L_0x10d651970;  alias, 1 drivers
L_0x10d651970 .part L_0x10d651b20, 1, 1;
L_0x10d651a10 .part L_0x10d651b20, 0, 1;
L_0x10d651b20 .concat [ 1 1 0 0], L_0x10d651ab0, L_0x10d650aa0;
S_0x10d613a20 .scope generate, "bit_loop[7]" "bit_loop[7]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d613be0 .param/l "i" 1 8 37, +C4<0111>;
S_0x10d613c80 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d613a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d652d50 .functor OR 1, L_0x10d652590, L_0x10d652990, C4<0>, C4<0>;
v0x10d614d90_0 .net "a", 0 0, L_0x10d652de0;  1 drivers
v0x10d614e30_0 .net "b", 0 0, L_0x10d6523b0;  1 drivers
v0x10d614ee0_0 .net "carry_carry", 0 0, L_0x10d652990;  1 drivers
v0x10d614fb0_0 .net "carry_in", 0 0, L_0x10d653030;  1 drivers
v0x10d615060_0 .net "carry_out", 0 0, L_0x10d652d50;  1 drivers
v0x10d615130_0 .net "operands_carry", 0 0, L_0x10d652590;  1 drivers
v0x10d6151c0_0 .net "operands_sum", 0 0, L_0x10d6524f0;  1 drivers
v0x10d615290_0 .net "sum", 0 0, L_0x10d6528b0;  1 drivers
S_0x10d613ec0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d613c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d652ab0 .functor XOR 1, L_0x10d6524f0, L_0x10d653030, C4<0>, C4<0>;
L_0x10d652ba0 .functor AND 1, L_0x10d6524f0, L_0x10d653030, C4<1>, C4<1>;
v0x10d614110_0 .net *"_ivl_3", 0 0, L_0x10d652ab0;  1 drivers
v0x10d6141d0_0 .net *"_ivl_5", 0 0, L_0x10d652ba0;  1 drivers
v0x10d614280_0 .net *"_ivl_7", 1 0, L_0x10d652c10;  1 drivers
v0x10d614340_0 .net "a", 0 0, L_0x10d6524f0;  alias, 1 drivers
v0x10d6143e0_0 .net "b", 0 0, L_0x10d653030;  alias, 1 drivers
v0x10d6144c0_0 .net "carry_out", 0 0, L_0x10d652990;  alias, 1 drivers
v0x10d614560_0 .net "sum", 0 0, L_0x10d6528b0;  alias, 1 drivers
L_0x10d6528b0 .part L_0x10d652c10, 1, 1;
L_0x10d652990 .part L_0x10d652c10, 0, 1;
L_0x10d652c10 .concat [ 1 1 0 0], L_0x10d652ba0, L_0x10d652ab0;
S_0x10d614640 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d613c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d652630 .functor XOR 1, L_0x10d652de0, L_0x10d6523b0, C4<0>, C4<0>;
L_0x10d652720 .functor AND 1, L_0x10d652de0, L_0x10d6523b0, C4<1>, C4<1>;
v0x10d614870_0 .net *"_ivl_3", 0 0, L_0x10d652630;  1 drivers
v0x10d614920_0 .net *"_ivl_5", 0 0, L_0x10d652720;  1 drivers
v0x10d6149d0_0 .net *"_ivl_7", 1 0, L_0x10d652790;  1 drivers
v0x10d614a90_0 .net "a", 0 0, L_0x10d652de0;  alias, 1 drivers
v0x10d614b30_0 .net "b", 0 0, L_0x10d6523b0;  alias, 1 drivers
v0x10d614c10_0 .net "carry_out", 0 0, L_0x10d652590;  alias, 1 drivers
v0x10d614cb0_0 .net "sum", 0 0, L_0x10d6524f0;  alias, 1 drivers
L_0x10d6524f0 .part L_0x10d652790, 1, 1;
L_0x10d652590 .part L_0x10d652790, 0, 1;
L_0x10d652790 .concat [ 1 1 0 0], L_0x10d652720, L_0x10d652630;
S_0x10d615350 .scope generate, "bit_loop[8]" "bit_loop[8]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d60f030 .param/l "i" 1 8 37, +C4<01000>;
S_0x10d6155d0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d615350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d6539d0 .functor OR 1, L_0x10d652f00, L_0x10d653610, C4<0>, C4<0>;
v0x10d616700_0 .net "a", 0 0, L_0x10d653a60;  1 drivers
v0x10d6167a0_0 .net "b", 0 0, L_0x10d653b80;  1 drivers
v0x10d616850_0 .net "carry_carry", 0 0, L_0x10d653610;  1 drivers
v0x10d616920_0 .net "carry_in", 0 0, L_0x10d653d70;  1 drivers
v0x10d6169d0_0 .net "carry_out", 0 0, L_0x10d6539d0;  1 drivers
v0x10d616aa0_0 .net "operands_carry", 0 0, L_0x10d652f00;  1 drivers
v0x10d616b30_0 .net "operands_sum", 0 0, L_0x10d653210;  1 drivers
v0x10d616c00_0 .net "sum", 0 0, L_0x10d653530;  1 drivers
S_0x10d615850 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d6155d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d653730 .functor XOR 1, L_0x10d653210, L_0x10d653d70, C4<0>, C4<0>;
L_0x10d653820 .functor AND 1, L_0x10d653210, L_0x10d653d70, C4<1>, C4<1>;
v0x10d615a80_0 .net *"_ivl_3", 0 0, L_0x10d653730;  1 drivers
v0x10d615b40_0 .net *"_ivl_5", 0 0, L_0x10d653820;  1 drivers
v0x10d615bf0_0 .net *"_ivl_7", 1 0, L_0x10d653890;  1 drivers
v0x10d615cb0_0 .net "a", 0 0, L_0x10d653210;  alias, 1 drivers
v0x10d615d50_0 .net "b", 0 0, L_0x10d653d70;  alias, 1 drivers
v0x10d615e30_0 .net "carry_out", 0 0, L_0x10d653610;  alias, 1 drivers
v0x10d615ed0_0 .net "sum", 0 0, L_0x10d653530;  alias, 1 drivers
L_0x10d653530 .part L_0x10d653890, 1, 1;
L_0x10d653610 .part L_0x10d653890, 0, 1;
L_0x10d653890 .concat [ 1 1 0 0], L_0x10d653820, L_0x10d653730;
S_0x10d615fb0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d6155d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d6532b0 .functor XOR 1, L_0x10d653a60, L_0x10d653b80, C4<0>, C4<0>;
L_0x10d6533a0 .functor AND 1, L_0x10d653a60, L_0x10d653b80, C4<1>, C4<1>;
v0x10d6161e0_0 .net *"_ivl_3", 0 0, L_0x10d6532b0;  1 drivers
v0x10d616290_0 .net *"_ivl_5", 0 0, L_0x10d6533a0;  1 drivers
v0x10d616340_0 .net *"_ivl_7", 1 0, L_0x10d653410;  1 drivers
v0x10d616400_0 .net "a", 0 0, L_0x10d653a60;  alias, 1 drivers
v0x10d6164a0_0 .net "b", 0 0, L_0x10d653b80;  alias, 1 drivers
v0x10d616580_0 .net "carry_out", 0 0, L_0x10d652f00;  alias, 1 drivers
v0x10d616620_0 .net "sum", 0 0, L_0x10d653210;  alias, 1 drivers
L_0x10d653210 .part L_0x10d653410, 1, 1;
L_0x10d652f00 .part L_0x10d653410, 0, 1;
L_0x10d653410 .concat [ 1 1 0 0], L_0x10d6533a0, L_0x10d6532b0;
S_0x10d616cc0 .scope generate, "bit_loop[9]" "bit_loop[9]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d616e80 .param/l "i" 1 8 37, +C4<01001>;
S_0x10d616f30 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d616cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d6546b0 .functor OR 1, L_0x10d653f10, L_0x10d6542f0, C4<0>, C4<0>;
v0x10d618030_0 .net "a", 0 0, L_0x10d654740;  1 drivers
v0x10d6180d0_0 .net "b", 0 0, L_0x10d654940;  1 drivers
v0x10d618180_0 .net "carry_carry", 0 0, L_0x10d6542f0;  1 drivers
v0x10d618250_0 .net "carry_in", 0 0, L_0x10d653ca0;  1 drivers
v0x10d618300_0 .net "carry_out", 0 0, L_0x10d6546b0;  1 drivers
v0x10d6183d0_0 .net "operands_carry", 0 0, L_0x10d653f10;  1 drivers
v0x10d618460_0 .net "operands_sum", 0 0, L_0x10d653150;  1 drivers
v0x10d618530_0 .net "sum", 0 0, L_0x10d654210;  1 drivers
S_0x10d6171a0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d616f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d654410 .functor XOR 1, L_0x10d653150, L_0x10d653ca0, C4<0>, C4<0>;
L_0x10d654500 .functor AND 1, L_0x10d653150, L_0x10d653ca0, C4<1>, C4<1>;
v0x10d6173c0_0 .net *"_ivl_3", 0 0, L_0x10d654410;  1 drivers
v0x10d617470_0 .net *"_ivl_5", 0 0, L_0x10d654500;  1 drivers
v0x10d617520_0 .net *"_ivl_7", 1 0, L_0x10d654570;  1 drivers
v0x10d6175e0_0 .net "a", 0 0, L_0x10d653150;  alias, 1 drivers
v0x10d617680_0 .net "b", 0 0, L_0x10d653ca0;  alias, 1 drivers
v0x10d617760_0 .net "carry_out", 0 0, L_0x10d6542f0;  alias, 1 drivers
v0x10d617800_0 .net "sum", 0 0, L_0x10d654210;  alias, 1 drivers
L_0x10d654210 .part L_0x10d654570, 1, 1;
L_0x10d6542f0 .part L_0x10d654570, 0, 1;
L_0x10d654570 .concat [ 1 1 0 0], L_0x10d654500, L_0x10d654410;
S_0x10d6178e0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d616f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d653fb0 .functor XOR 1, L_0x10d654740, L_0x10d654940, C4<0>, C4<0>;
L_0x10d654060 .functor AND 1, L_0x10d654740, L_0x10d654940, C4<1>, C4<1>;
v0x10d617b10_0 .net *"_ivl_3", 0 0, L_0x10d653fb0;  1 drivers
v0x10d617bc0_0 .net *"_ivl_5", 0 0, L_0x10d654060;  1 drivers
v0x10d617c70_0 .net *"_ivl_7", 1 0, L_0x10d6540d0;  1 drivers
v0x10d617d30_0 .net "a", 0 0, L_0x10d654740;  alias, 1 drivers
v0x10d617dd0_0 .net "b", 0 0, L_0x10d654940;  alias, 1 drivers
v0x10d617eb0_0 .net "carry_out", 0 0, L_0x10d653f10;  alias, 1 drivers
v0x10d617f50_0 .net "sum", 0 0, L_0x10d653150;  alias, 1 drivers
L_0x10d653150 .part L_0x10d6540d0, 1, 1;
L_0x10d653f10 .part L_0x10d6540d0, 0, 1;
L_0x10d6540d0 .concat [ 1 1 0 0], L_0x10d654060, L_0x10d653fb0;
S_0x10d6185f0 .scope generate, "bit_loop[10]" "bit_loop[10]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d6187b0 .param/l "i" 1 8 37, +C4<01010>;
S_0x10d618860 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d6185f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d655330 .functor OR 1, L_0x10d654860, L_0x10d654f70, C4<0>, C4<0>;
v0x10d619960_0 .net "a", 0 0, L_0x10d6553c0;  1 drivers
v0x10d619a00_0 .net "b", 0 0, L_0x10d6554e0;  1 drivers
v0x10d619ab0_0 .net "carry_carry", 0 0, L_0x10d654f70;  1 drivers
v0x10d619b80_0 .net "carry_in", 0 0, L_0x10d655700;  1 drivers
v0x10d619c30_0 .net "carry_out", 0 0, L_0x10d655330;  1 drivers
v0x10d619d00_0 .net "operands_carry", 0 0, L_0x10d654860;  1 drivers
v0x10d619d90_0 .net "operands_sum", 0 0, L_0x10d654bd0;  1 drivers
v0x10d619e60_0 .net "sum", 0 0, L_0x10d654e90;  1 drivers
S_0x10d618ad0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d618860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d655090 .functor XOR 1, L_0x10d654bd0, L_0x10d655700, C4<0>, C4<0>;
L_0x10d655180 .functor AND 1, L_0x10d654bd0, L_0x10d655700, C4<1>, C4<1>;
v0x10d618cf0_0 .net *"_ivl_3", 0 0, L_0x10d655090;  1 drivers
v0x10d618da0_0 .net *"_ivl_5", 0 0, L_0x10d655180;  1 drivers
v0x10d618e50_0 .net *"_ivl_7", 1 0, L_0x10d6551f0;  1 drivers
v0x10d618f10_0 .net "a", 0 0, L_0x10d654bd0;  alias, 1 drivers
v0x10d618fb0_0 .net "b", 0 0, L_0x10d655700;  alias, 1 drivers
v0x10d619090_0 .net "carry_out", 0 0, L_0x10d654f70;  alias, 1 drivers
v0x10d619130_0 .net "sum", 0 0, L_0x10d654e90;  alias, 1 drivers
L_0x10d654e90 .part L_0x10d6551f0, 1, 1;
L_0x10d654f70 .part L_0x10d6551f0, 0, 1;
L_0x10d6551f0 .concat [ 1 1 0 0], L_0x10d655180, L_0x10d655090;
S_0x10d619210 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d618860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d654c70 .functor XOR 1, L_0x10d6553c0, L_0x10d6554e0, C4<0>, C4<0>;
L_0x10d654ce0 .functor AND 1, L_0x10d6553c0, L_0x10d6554e0, C4<1>, C4<1>;
v0x10d619440_0 .net *"_ivl_3", 0 0, L_0x10d654c70;  1 drivers
v0x10d6194f0_0 .net *"_ivl_5", 0 0, L_0x10d654ce0;  1 drivers
v0x10d6195a0_0 .net *"_ivl_7", 1 0, L_0x10d654d50;  1 drivers
v0x10d619660_0 .net "a", 0 0, L_0x10d6553c0;  alias, 1 drivers
v0x10d619700_0 .net "b", 0 0, L_0x10d6554e0;  alias, 1 drivers
v0x10d6197e0_0 .net "carry_out", 0 0, L_0x10d654860;  alias, 1 drivers
v0x10d619880_0 .net "sum", 0 0, L_0x10d654bd0;  alias, 1 drivers
L_0x10d654bd0 .part L_0x10d654d50, 1, 1;
L_0x10d654860 .part L_0x10d654d50, 0, 1;
L_0x10d654d50 .concat [ 1 1 0 0], L_0x10d654ce0, L_0x10d654c70;
S_0x10d619f20 .scope generate, "bit_loop[11]" "bit_loop[11]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d61a0e0 .param/l "i" 1 8 37, +C4<01011>;
S_0x10d61a190 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d619f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d655fa0 .functor OR 1, L_0x10d655820, L_0x10d655be0, C4<0>, C4<0>;
v0x10d61b290_0 .net "a", 0 0, L_0x10d656030;  1 drivers
v0x10d61b330_0 .net "b", 0 0, L_0x10d655600;  1 drivers
v0x10d61b3e0_0 .net "carry_carry", 0 0, L_0x10d655be0;  1 drivers
v0x10d61b4b0_0 .net "carry_in", 0 0, L_0x10d64fdf0;  1 drivers
v0x10d61b560_0 .net "carry_out", 0 0, L_0x10d655fa0;  1 drivers
v0x10d61b630_0 .net "operands_carry", 0 0, L_0x10d655820;  1 drivers
v0x10d61b6c0_0 .net "operands_sum", 0 0, L_0x10d654ae0;  1 drivers
v0x10d61b790_0 .net "sum", 0 0, L_0x10d655b00;  1 drivers
S_0x10d61a400 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d61a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d655d00 .functor XOR 1, L_0x10d654ae0, L_0x10d64fdf0, C4<0>, C4<0>;
L_0x10d655df0 .functor AND 1, L_0x10d654ae0, L_0x10d64fdf0, C4<1>, C4<1>;
v0x10d61a620_0 .net *"_ivl_3", 0 0, L_0x10d655d00;  1 drivers
v0x10d61a6d0_0 .net *"_ivl_5", 0 0, L_0x10d655df0;  1 drivers
v0x10d61a780_0 .net *"_ivl_7", 1 0, L_0x10d655e60;  1 drivers
v0x10d61a840_0 .net "a", 0 0, L_0x10d654ae0;  alias, 1 drivers
v0x10d61a8e0_0 .net "b", 0 0, L_0x10d64fdf0;  alias, 1 drivers
v0x10d61a9c0_0 .net "carry_out", 0 0, L_0x10d655be0;  alias, 1 drivers
v0x10d61aa60_0 .net "sum", 0 0, L_0x10d655b00;  alias, 1 drivers
L_0x10d655b00 .part L_0x10d655e60, 1, 1;
L_0x10d655be0 .part L_0x10d655e60, 0, 1;
L_0x10d655e60 .concat [ 1 1 0 0], L_0x10d655df0, L_0x10d655d00;
S_0x10d61ab40 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d61a190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d6558c0 .functor XOR 1, L_0x10d656030, L_0x10d655600, C4<0>, C4<0>;
L_0x10d655970 .functor AND 1, L_0x10d656030, L_0x10d655600, C4<1>, C4<1>;
v0x10d61ad70_0 .net *"_ivl_3", 0 0, L_0x10d6558c0;  1 drivers
v0x10d61ae20_0 .net *"_ivl_5", 0 0, L_0x10d655970;  1 drivers
v0x10d61aed0_0 .net *"_ivl_7", 1 0, L_0x10d6559e0;  1 drivers
v0x10d61af90_0 .net "a", 0 0, L_0x10d656030;  alias, 1 drivers
v0x10d61b030_0 .net "b", 0 0, L_0x10d655600;  alias, 1 drivers
v0x10d61b110_0 .net "carry_out", 0 0, L_0x10d655820;  alias, 1 drivers
v0x10d61b1b0_0 .net "sum", 0 0, L_0x10d654ae0;  alias, 1 drivers
L_0x10d654ae0 .part L_0x10d6559e0, 1, 1;
L_0x10d655820 .part L_0x10d6559e0, 0, 1;
L_0x10d6559e0 .concat [ 1 1 0 0], L_0x10d655970, L_0x10d6558c0;
S_0x10d61b850 .scope generate, "bit_loop[12]" "bit_loop[12]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d61ba10 .param/l "i" 1 8 37, +C4<01100>;
S_0x10d61bac0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d61b850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d656e30 .functor OR 1, L_0x10d656780, L_0x10d656a90, C4<0>, C4<0>;
v0x10d61cbc0_0 .net "a", 0 0, L_0x10d656ea0;  1 drivers
v0x10d61cc60_0 .net "b", 0 0, L_0x10d656fc0;  1 drivers
v0x10d61cd10_0 .net "carry_carry", 0 0, L_0x10d656a90;  1 drivers
v0x10d61cde0_0 .net "carry_in", 0 0, L_0x10d656660;  1 drivers
v0x10d61ce90_0 .net "carry_out", 0 0, L_0x10d656e30;  1 drivers
v0x10d61cf60_0 .net "operands_carry", 0 0, L_0x10d656780;  1 drivers
v0x10d61cff0_0 .net "operands_sum", 0 0, L_0x10d656350;  1 drivers
v0x10d61d0c0_0 .net "sum", 0 0, L_0x10d6569b0;  1 drivers
S_0x10d61bd30 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d61bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d656bb0 .functor XOR 1, L_0x10d656350, L_0x10d656660, C4<0>, C4<0>;
L_0x10d656ca0 .functor AND 1, L_0x10d656350, L_0x10d656660, C4<1>, C4<1>;
v0x10d61bf50_0 .net *"_ivl_3", 0 0, L_0x10d656bb0;  1 drivers
v0x10d61c000_0 .net *"_ivl_5", 0 0, L_0x10d656ca0;  1 drivers
v0x10d61c0b0_0 .net *"_ivl_7", 1 0, L_0x10d656d10;  1 drivers
v0x10d61c170_0 .net "a", 0 0, L_0x10d656350;  alias, 1 drivers
v0x10d61c210_0 .net "b", 0 0, L_0x10d656660;  alias, 1 drivers
v0x10d61c2f0_0 .net "carry_out", 0 0, L_0x10d656a90;  alias, 1 drivers
v0x10d61c390_0 .net "sum", 0 0, L_0x10d6569b0;  alias, 1 drivers
L_0x10d6569b0 .part L_0x10d656d10, 1, 1;
L_0x10d656a90 .part L_0x10d656d10, 0, 1;
L_0x10d656d10 .concat [ 1 1 0 0], L_0x10d656ca0, L_0x10d656bb0;
S_0x10d61c470 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d61bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d6563f0 .functor XOR 1, L_0x10d656ea0, L_0x10d656fc0, C4<0>, C4<0>;
L_0x10d656820 .functor AND 1, L_0x10d656ea0, L_0x10d656fc0, C4<1>, C4<1>;
v0x10d61c6a0_0 .net *"_ivl_3", 0 0, L_0x10d6563f0;  1 drivers
v0x10d61c750_0 .net *"_ivl_5", 0 0, L_0x10d656820;  1 drivers
v0x10d61c800_0 .net *"_ivl_7", 1 0, L_0x10d656890;  1 drivers
v0x10d61c8c0_0 .net "a", 0 0, L_0x10d656ea0;  alias, 1 drivers
v0x10d61c960_0 .net "b", 0 0, L_0x10d656fc0;  alias, 1 drivers
v0x10d61ca40_0 .net "carry_out", 0 0, L_0x10d656780;  alias, 1 drivers
v0x10d61cae0_0 .net "sum", 0 0, L_0x10d656350;  alias, 1 drivers
L_0x10d656350 .part L_0x10d656890, 1, 1;
L_0x10d656780 .part L_0x10d656890, 0, 1;
L_0x10d656890 .concat [ 1 1 0 0], L_0x10d656820, L_0x10d6563f0;
S_0x10d61d180 .scope generate, "bit_loop[13]" "bit_loop[13]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d61d340 .param/l "i" 1 8 37, +C4<01101>;
S_0x10d61d3f0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d61d180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d657a70 .functor OR 1, L_0x10d6572b0, L_0x10d6576b0, C4<0>, C4<0>;
v0x10d61e4f0_0 .net "a", 0 0, L_0x10d657b00;  1 drivers
v0x10d61e590_0 .net "b", 0 0, L_0x10d6570e0;  1 drivers
v0x10d61e640_0 .net "carry_carry", 0 0, L_0x10d6576b0;  1 drivers
v0x10d61e710_0 .net "carry_in", 0 0, L_0x10d657d60;  1 drivers
v0x10d61e7c0_0 .net "carry_out", 0 0, L_0x10d657a70;  1 drivers
v0x10d61e890_0 .net "operands_carry", 0 0, L_0x10d6572b0;  1 drivers
v0x10d61e920_0 .net "operands_sum", 0 0, L_0x10d657210;  1 drivers
v0x10d61e9f0_0 .net "sum", 0 0, L_0x10d6575d0;  1 drivers
S_0x10d61d660 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d61d3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d6577d0 .functor XOR 1, L_0x10d657210, L_0x10d657d60, C4<0>, C4<0>;
L_0x10d6578c0 .functor AND 1, L_0x10d657210, L_0x10d657d60, C4<1>, C4<1>;
v0x10d61d880_0 .net *"_ivl_3", 0 0, L_0x10d6577d0;  1 drivers
v0x10d61d930_0 .net *"_ivl_5", 0 0, L_0x10d6578c0;  1 drivers
v0x10d61d9e0_0 .net *"_ivl_7", 1 0, L_0x10d657930;  1 drivers
v0x10d61daa0_0 .net "a", 0 0, L_0x10d657210;  alias, 1 drivers
v0x10d61db40_0 .net "b", 0 0, L_0x10d657d60;  alias, 1 drivers
v0x10d61dc20_0 .net "carry_out", 0 0, L_0x10d6576b0;  alias, 1 drivers
v0x10d61dcc0_0 .net "sum", 0 0, L_0x10d6575d0;  alias, 1 drivers
L_0x10d6575d0 .part L_0x10d657930, 1, 1;
L_0x10d6576b0 .part L_0x10d657930, 0, 1;
L_0x10d657930 .concat [ 1 1 0 0], L_0x10d6578c0, L_0x10d6577d0;
S_0x10d61dda0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d61d3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d657350 .functor XOR 1, L_0x10d657b00, L_0x10d6570e0, C4<0>, C4<0>;
L_0x10d657440 .functor AND 1, L_0x10d657b00, L_0x10d6570e0, C4<1>, C4<1>;
v0x10d61dfd0_0 .net *"_ivl_3", 0 0, L_0x10d657350;  1 drivers
v0x10d61e080_0 .net *"_ivl_5", 0 0, L_0x10d657440;  1 drivers
v0x10d61e130_0 .net *"_ivl_7", 1 0, L_0x10d6574b0;  1 drivers
v0x10d61e1f0_0 .net "a", 0 0, L_0x10d657b00;  alias, 1 drivers
v0x10d61e290_0 .net "b", 0 0, L_0x10d6570e0;  alias, 1 drivers
v0x10d61e370_0 .net "carry_out", 0 0, L_0x10d6572b0;  alias, 1 drivers
v0x10d61e410_0 .net "sum", 0 0, L_0x10d657210;  alias, 1 drivers
L_0x10d657210 .part L_0x10d6574b0, 1, 1;
L_0x10d6572b0 .part L_0x10d6574b0, 0, 1;
L_0x10d6574b0 .concat [ 1 1 0 0], L_0x10d657440, L_0x10d657350;
S_0x10d61eab0 .scope generate, "bit_loop[14]" "bit_loop[14]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d61ec70 .param/l "i" 1 8 37, +C4<01110>;
S_0x10d61ed20 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d61eab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d6586f0 .functor OR 1, L_0x10d657cc0, L_0x10d658330, C4<0>, C4<0>;
v0x10d61fe20_0 .net "a", 0 0, L_0x10d658780;  1 drivers
v0x10d61fec0_0 .net "b", 0 0, L_0x10d6588a0;  1 drivers
v0x10d61ff70_0 .net "carry_carry", 0 0, L_0x10d658330;  1 drivers
v0x10d620040_0 .net "carry_in", 0 0, L_0x10d657e80;  1 drivers
v0x10d6200f0_0 .net "carry_out", 0 0, L_0x10d6586f0;  1 drivers
v0x10d6201c0_0 .net "operands_carry", 0 0, L_0x10d657cc0;  1 drivers
v0x10d620250_0 .net "operands_sum", 0 0, L_0x10d657c20;  1 drivers
v0x10d620320_0 .net "sum", 0 0, L_0x10d658250;  1 drivers
S_0x10d61ef90 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d61ed20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d658450 .functor XOR 1, L_0x10d657c20, L_0x10d657e80, C4<0>, C4<0>;
L_0x10d658540 .functor AND 1, L_0x10d657c20, L_0x10d657e80, C4<1>, C4<1>;
v0x10d61f1b0_0 .net *"_ivl_3", 0 0, L_0x10d658450;  1 drivers
v0x10d61f260_0 .net *"_ivl_5", 0 0, L_0x10d658540;  1 drivers
v0x10d61f310_0 .net *"_ivl_7", 1 0, L_0x10d6585b0;  1 drivers
v0x10d61f3d0_0 .net "a", 0 0, L_0x10d657c20;  alias, 1 drivers
v0x10d61f470_0 .net "b", 0 0, L_0x10d657e80;  alias, 1 drivers
v0x10d61f550_0 .net "carry_out", 0 0, L_0x10d658330;  alias, 1 drivers
v0x10d61f5f0_0 .net "sum", 0 0, L_0x10d658250;  alias, 1 drivers
L_0x10d658250 .part L_0x10d6585b0, 1, 1;
L_0x10d658330 .part L_0x10d6585b0, 0, 1;
L_0x10d6585b0 .concat [ 1 1 0 0], L_0x10d658540, L_0x10d658450;
S_0x10d61f6d0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d61ed20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d657fd0 .functor XOR 1, L_0x10d658780, L_0x10d6588a0, C4<0>, C4<0>;
L_0x10d6580c0 .functor AND 1, L_0x10d658780, L_0x10d6588a0, C4<1>, C4<1>;
v0x10d61f900_0 .net *"_ivl_3", 0 0, L_0x10d657fd0;  1 drivers
v0x10d61f9b0_0 .net *"_ivl_5", 0 0, L_0x10d6580c0;  1 drivers
v0x10d61fa60_0 .net *"_ivl_7", 1 0, L_0x10d658130;  1 drivers
v0x10d61fb20_0 .net "a", 0 0, L_0x10d658780;  alias, 1 drivers
v0x10d61fbc0_0 .net "b", 0 0, L_0x10d6588a0;  alias, 1 drivers
v0x10d61fca0_0 .net "carry_out", 0 0, L_0x10d657cc0;  alias, 1 drivers
v0x10d61fd40_0 .net "sum", 0 0, L_0x10d657c20;  alias, 1 drivers
L_0x10d657c20 .part L_0x10d658130, 1, 1;
L_0x10d657cc0 .part L_0x10d658130, 0, 1;
L_0x10d658130 .concat [ 1 1 0 0], L_0x10d6580c0, L_0x10d657fd0;
S_0x10d6203e0 .scope generate, "bit_loop[15]" "bit_loop[15]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d6205a0 .param/l "i" 1 8 37, +C4<01111>;
S_0x10d620650 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d6203e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d659360 .functor OR 1, L_0x10d658bc0, L_0x10d658fa0, C4<0>, C4<0>;
v0x10d621750_0 .net "a", 0 0, L_0x10d6593f0;  1 drivers
v0x10d6217f0_0 .net "b", 0 0, L_0x10d6589c0;  1 drivers
v0x10d6218a0_0 .net "carry_carry", 0 0, L_0x10d658fa0;  1 drivers
v0x10d621970_0 .net "carry_in", 0 0, L_0x10d659680;  1 drivers
v0x10d621a20_0 .net "carry_out", 0 0, L_0x10d659360;  1 drivers
v0x10d621af0_0 .net "operands_carry", 0 0, L_0x10d658bc0;  1 drivers
v0x10d621b80_0 .net "operands_sum", 0 0, L_0x10d658b20;  1 drivers
v0x10d621c50_0 .net "sum", 0 0, L_0x10d658ec0;  1 drivers
S_0x10d6208c0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d620650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d6590c0 .functor XOR 1, L_0x10d658b20, L_0x10d659680, C4<0>, C4<0>;
L_0x10d6591b0 .functor AND 1, L_0x10d658b20, L_0x10d659680, C4<1>, C4<1>;
v0x10d620ae0_0 .net *"_ivl_3", 0 0, L_0x10d6590c0;  1 drivers
v0x10d620b90_0 .net *"_ivl_5", 0 0, L_0x10d6591b0;  1 drivers
v0x10d620c40_0 .net *"_ivl_7", 1 0, L_0x10d659220;  1 drivers
v0x10d620d00_0 .net "a", 0 0, L_0x10d658b20;  alias, 1 drivers
v0x10d620da0_0 .net "b", 0 0, L_0x10d659680;  alias, 1 drivers
v0x10d620e80_0 .net "carry_out", 0 0, L_0x10d658fa0;  alias, 1 drivers
v0x10d620f20_0 .net "sum", 0 0, L_0x10d658ec0;  alias, 1 drivers
L_0x10d658ec0 .part L_0x10d659220, 1, 1;
L_0x10d658fa0 .part L_0x10d659220, 0, 1;
L_0x10d659220 .concat [ 1 1 0 0], L_0x10d6591b0, L_0x10d6590c0;
S_0x10d621000 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d620650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d658c60 .functor XOR 1, L_0x10d6593f0, L_0x10d6589c0, C4<0>, C4<0>;
L_0x10d658d10 .functor AND 1, L_0x10d6593f0, L_0x10d6589c0, C4<1>, C4<1>;
v0x10d621230_0 .net *"_ivl_3", 0 0, L_0x10d658c60;  1 drivers
v0x10d6212e0_0 .net *"_ivl_5", 0 0, L_0x10d658d10;  1 drivers
v0x10d621390_0 .net *"_ivl_7", 1 0, L_0x10d658d80;  1 drivers
v0x10d621450_0 .net "a", 0 0, L_0x10d6593f0;  alias, 1 drivers
v0x10d6214f0_0 .net "b", 0 0, L_0x10d6589c0;  alias, 1 drivers
v0x10d6215d0_0 .net "carry_out", 0 0, L_0x10d658bc0;  alias, 1 drivers
v0x10d621670_0 .net "sum", 0 0, L_0x10d658b20;  alias, 1 drivers
L_0x10d658b20 .part L_0x10d658d80, 1, 1;
L_0x10d658bc0 .part L_0x10d658d80, 0, 1;
L_0x10d658d80 .concat [ 1 1 0 0], L_0x10d658d10, L_0x10d658c60;
S_0x10d621d10 .scope generate, "bit_loop[16]" "bit_loop[16]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d621fd0 .param/l "i" 1 8 37, +C4<010000>;
S_0x10d622050 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d621d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d659fe0 .functor OR 1, L_0x10d6595b0, L_0x10d659c40, C4<0>, C4<0>;
v0x10d623100_0 .net "a", 0 0, L_0x10d65a070;  1 drivers
v0x10d6231a0_0 .net "b", 0 0, L_0x10d65a190;  1 drivers
v0x10d623250_0 .net "carry_carry", 0 0, L_0x10d659c40;  1 drivers
v0x10d623320_0 .net "carry_in", 0 0, L_0x10d6597a0;  1 drivers
v0x10d6233d0_0 .net "carry_out", 0 0, L_0x10d659fe0;  1 drivers
v0x10d6234a0_0 .net "operands_carry", 0 0, L_0x10d6595b0;  1 drivers
v0x10d623530_0 .net "operands_sum", 0 0, L_0x10d659510;  1 drivers
v0x10d623600_0 .net "sum", 0 0, L_0x10d659b60;  1 drivers
S_0x10d622270 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d622050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d659d60 .functor XOR 1, L_0x10d659510, L_0x10d6597a0, C4<0>, C4<0>;
L_0x10d659e50 .functor AND 1, L_0x10d659510, L_0x10d6597a0, C4<1>, C4<1>;
v0x10d622490_0 .net *"_ivl_3", 0 0, L_0x10d659d60;  1 drivers
v0x10d622540_0 .net *"_ivl_5", 0 0, L_0x10d659e50;  1 drivers
v0x10d6225f0_0 .net *"_ivl_7", 1 0, L_0x10d659ec0;  1 drivers
v0x10d6226b0_0 .net "a", 0 0, L_0x10d659510;  alias, 1 drivers
v0x10d622750_0 .net "b", 0 0, L_0x10d6597a0;  alias, 1 drivers
v0x10d622830_0 .net "carry_out", 0 0, L_0x10d659c40;  alias, 1 drivers
v0x10d6228d0_0 .net "sum", 0 0, L_0x10d659b60;  alias, 1 drivers
L_0x10d659b60 .part L_0x10d659ec0, 1, 1;
L_0x10d659c40 .part L_0x10d659ec0, 0, 1;
L_0x10d659ec0 .concat [ 1 1 0 0], L_0x10d659e50, L_0x10d659d60;
S_0x10d6229b0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d622050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d659920 .functor XOR 1, L_0x10d65a070, L_0x10d65a190, C4<0>, C4<0>;
L_0x10d6599d0 .functor AND 1, L_0x10d65a070, L_0x10d65a190, C4<1>, C4<1>;
v0x10d622be0_0 .net *"_ivl_3", 0 0, L_0x10d659920;  1 drivers
v0x10d622c90_0 .net *"_ivl_5", 0 0, L_0x10d6599d0;  1 drivers
v0x10d622d40_0 .net *"_ivl_7", 1 0, L_0x10d659a40;  1 drivers
v0x10d622e00_0 .net "a", 0 0, L_0x10d65a070;  alias, 1 drivers
v0x10d622ea0_0 .net "b", 0 0, L_0x10d65a190;  alias, 1 drivers
v0x10d622f80_0 .net "carry_out", 0 0, L_0x10d6595b0;  alias, 1 drivers
v0x10d623020_0 .net "sum", 0 0, L_0x10d659510;  alias, 1 drivers
L_0x10d659510 .part L_0x10d659a40, 1, 1;
L_0x10d6595b0 .part L_0x10d659a40, 0, 1;
L_0x10d659a40 .concat [ 1 1 0 0], L_0x10d6599d0, L_0x10d659920;
S_0x10d6236c0 .scope generate, "bit_loop[17]" "bit_loop[17]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d623880 .param/l "i" 1 8 37, +C4<010001>;
S_0x10d623930 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d6236c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d65ad60 .functor OR 1, L_0x10d65a640, L_0x10d65a9c0, C4<0>, C4<0>;
v0x10d624a30_0 .net "a", 0 0, L_0x10d65add0;  1 drivers
v0x10d624ad0_0 .net "b", 0 0, L_0x10d65a2b0;  1 drivers
v0x10d624b80_0 .net "carry_carry", 0 0, L_0x10d65a9c0;  1 drivers
v0x10d624c50_0 .net "carry_in", 0 0, L_0x10d65b090;  1 drivers
v0x10d624d00_0 .net "carry_out", 0 0, L_0x10d65ad60;  1 drivers
v0x10d624dd0_0 .net "operands_carry", 0 0, L_0x10d65a640;  1 drivers
v0x10d624e60_0 .net "operands_sum", 0 0, L_0x10d653e10;  1 drivers
v0x10d624f30_0 .net "sum", 0 0, L_0x10d65a8e0;  1 drivers
S_0x10d623ba0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d623930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65aae0 .functor XOR 1, L_0x10d653e10, L_0x10d65b090, C4<0>, C4<0>;
L_0x10d65abd0 .functor AND 1, L_0x10d653e10, L_0x10d65b090, C4<1>, C4<1>;
v0x10d623dc0_0 .net *"_ivl_3", 0 0, L_0x10d65aae0;  1 drivers
v0x10d623e70_0 .net *"_ivl_5", 0 0, L_0x10d65abd0;  1 drivers
v0x10d623f20_0 .net *"_ivl_7", 1 0, L_0x10d65ac40;  1 drivers
v0x10d623fe0_0 .net "a", 0 0, L_0x10d653e10;  alias, 1 drivers
v0x10d624080_0 .net "b", 0 0, L_0x10d65b090;  alias, 1 drivers
v0x10d624160_0 .net "carry_out", 0 0, L_0x10d65a9c0;  alias, 1 drivers
v0x10d624200_0 .net "sum", 0 0, L_0x10d65a8e0;  alias, 1 drivers
L_0x10d65a8e0 .part L_0x10d65ac40, 1, 1;
L_0x10d65a9c0 .part L_0x10d65ac40, 0, 1;
L_0x10d65ac40 .concat [ 1 1 0 0], L_0x10d65abd0, L_0x10d65aae0;
S_0x10d6242e0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d623930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65a6e0 .functor XOR 1, L_0x10d65add0, L_0x10d65a2b0, C4<0>, C4<0>;
L_0x10d65a750 .functor AND 1, L_0x10d65add0, L_0x10d65a2b0, C4<1>, C4<1>;
v0x10d624510_0 .net *"_ivl_3", 0 0, L_0x10d65a6e0;  1 drivers
v0x10d6245c0_0 .net *"_ivl_5", 0 0, L_0x10d65a750;  1 drivers
v0x10d624670_0 .net *"_ivl_7", 1 0, L_0x10d65a7c0;  1 drivers
v0x10d624730_0 .net "a", 0 0, L_0x10d65add0;  alias, 1 drivers
v0x10d6247d0_0 .net "b", 0 0, L_0x10d65a2b0;  alias, 1 drivers
v0x10d6248b0_0 .net "carry_out", 0 0, L_0x10d65a640;  alias, 1 drivers
v0x10d624950_0 .net "sum", 0 0, L_0x10d653e10;  alias, 1 drivers
L_0x10d653e10 .part L_0x10d65a7c0, 1, 1;
L_0x10d65a640 .part L_0x10d65a7c0, 0, 1;
L_0x10d65a7c0 .concat [ 1 1 0 0], L_0x10d65a750, L_0x10d65a6e0;
S_0x10d624ff0 .scope generate, "bit_loop[18]" "bit_loop[18]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d6251b0 .param/l "i" 1 8 37, +C4<010010>;
S_0x10d625260 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d624ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d65b9b0 .functor OR 1, L_0x10d65af90, L_0x10d65b610, C4<0>, C4<0>;
v0x10d626360_0 .net "a", 0 0, L_0x10d65ba40;  1 drivers
v0x10d626400_0 .net "b", 0 0, L_0x10d65bb60;  1 drivers
v0x10d6264b0_0 .net "carry_carry", 0 0, L_0x10d65b610;  1 drivers
v0x10d626580_0 .net "carry_in", 0 0, L_0x10d65bc80;  1 drivers
v0x10d626630_0 .net "carry_out", 0 0, L_0x10d65b9b0;  1 drivers
v0x10d626700_0 .net "operands_carry", 0 0, L_0x10d65af90;  1 drivers
v0x10d626790_0 .net "operands_sum", 0 0, L_0x10d65aef0;  1 drivers
v0x10d626860_0 .net "sum", 0 0, L_0x10d65b530;  1 drivers
S_0x10d6254d0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d625260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65b730 .functor XOR 1, L_0x10d65aef0, L_0x10d65bc80, C4<0>, C4<0>;
L_0x10d65b820 .functor AND 1, L_0x10d65aef0, L_0x10d65bc80, C4<1>, C4<1>;
v0x10d6256f0_0 .net *"_ivl_3", 0 0, L_0x10d65b730;  1 drivers
v0x10d6257a0_0 .net *"_ivl_5", 0 0, L_0x10d65b820;  1 drivers
v0x10d625850_0 .net *"_ivl_7", 1 0, L_0x10d65b890;  1 drivers
v0x10d625910_0 .net "a", 0 0, L_0x10d65aef0;  alias, 1 drivers
v0x10d6259b0_0 .net "b", 0 0, L_0x10d65bc80;  alias, 1 drivers
v0x10d625a90_0 .net "carry_out", 0 0, L_0x10d65b610;  alias, 1 drivers
v0x10d625b30_0 .net "sum", 0 0, L_0x10d65b530;  alias, 1 drivers
L_0x10d65b530 .part L_0x10d65b890, 1, 1;
L_0x10d65b610 .part L_0x10d65b890, 0, 1;
L_0x10d65b890 .concat [ 1 1 0 0], L_0x10d65b820, L_0x10d65b730;
S_0x10d625c10 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d625260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65a3d0 .functor XOR 1, L_0x10d65ba40, L_0x10d65bb60, C4<0>, C4<0>;
L_0x10d65b3a0 .functor AND 1, L_0x10d65ba40, L_0x10d65bb60, C4<1>, C4<1>;
v0x10d625e40_0 .net *"_ivl_3", 0 0, L_0x10d65a3d0;  1 drivers
v0x10d625ef0_0 .net *"_ivl_5", 0 0, L_0x10d65b3a0;  1 drivers
v0x10d625fa0_0 .net *"_ivl_7", 1 0, L_0x10d65b410;  1 drivers
v0x10d626060_0 .net "a", 0 0, L_0x10d65ba40;  alias, 1 drivers
v0x10d626100_0 .net "b", 0 0, L_0x10d65bb60;  alias, 1 drivers
v0x10d6261e0_0 .net "carry_out", 0 0, L_0x10d65af90;  alias, 1 drivers
v0x10d626280_0 .net "sum", 0 0, L_0x10d65aef0;  alias, 1 drivers
L_0x10d65aef0 .part L_0x10d65b410, 1, 1;
L_0x10d65af90 .part L_0x10d65b410, 0, 1;
L_0x10d65b410 .concat [ 1 1 0 0], L_0x10d65b3a0, L_0x10d65a3d0;
S_0x10d626920 .scope generate, "bit_loop[19]" "bit_loop[19]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d626ae0 .param/l "i" 1 8 37, +C4<010011>;
S_0x10d626b90 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d626920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d65c620 .functor OR 1, L_0x10d65be40, L_0x10d65c260, C4<0>, C4<0>;
v0x10d627c90_0 .net "a", 0 0, L_0x10d65c6b0;  1 drivers
v0x10d627d30_0 .net "b", 0 0, L_0x10d65b1b0;  1 drivers
v0x10d627de0_0 .net "carry_carry", 0 0, L_0x10d65c260;  1 drivers
v0x10d627eb0_0 .net "carry_in", 0 0, L_0x10d65b2d0;  1 drivers
v0x10d627f60_0 .net "carry_out", 0 0, L_0x10d65c620;  1 drivers
v0x10d628030_0 .net "operands_carry", 0 0, L_0x10d65be40;  1 drivers
v0x10d6280c0_0 .net "operands_sum", 0 0, L_0x10d65bda0;  1 drivers
v0x10d628190_0 .net "sum", 0 0, L_0x10d65c180;  1 drivers
S_0x10d626e00 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d626b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65c380 .functor XOR 1, L_0x10d65bda0, L_0x10d65b2d0, C4<0>, C4<0>;
L_0x10d65c470 .functor AND 1, L_0x10d65bda0, L_0x10d65b2d0, C4<1>, C4<1>;
v0x10d627020_0 .net *"_ivl_3", 0 0, L_0x10d65c380;  1 drivers
v0x10d6270d0_0 .net *"_ivl_5", 0 0, L_0x10d65c470;  1 drivers
v0x10d627180_0 .net *"_ivl_7", 1 0, L_0x10d65c4e0;  1 drivers
v0x10d627240_0 .net "a", 0 0, L_0x10d65bda0;  alias, 1 drivers
v0x10d6272e0_0 .net "b", 0 0, L_0x10d65b2d0;  alias, 1 drivers
v0x10d6273c0_0 .net "carry_out", 0 0, L_0x10d65c260;  alias, 1 drivers
v0x10d627460_0 .net "sum", 0 0, L_0x10d65c180;  alias, 1 drivers
L_0x10d65c180 .part L_0x10d65c4e0, 1, 1;
L_0x10d65c260 .part L_0x10d65c4e0, 0, 1;
L_0x10d65c4e0 .concat [ 1 1 0 0], L_0x10d65c470, L_0x10d65c380;
S_0x10d627540 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d626b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65bee0 .functor XOR 1, L_0x10d65c6b0, L_0x10d65b1b0, C4<0>, C4<0>;
L_0x10d65bfd0 .functor AND 1, L_0x10d65c6b0, L_0x10d65b1b0, C4<1>, C4<1>;
v0x10d627770_0 .net *"_ivl_3", 0 0, L_0x10d65bee0;  1 drivers
v0x10d627820_0 .net *"_ivl_5", 0 0, L_0x10d65bfd0;  1 drivers
v0x10d6278d0_0 .net *"_ivl_7", 1 0, L_0x10d65c040;  1 drivers
v0x10d627990_0 .net "a", 0 0, L_0x10d65c6b0;  alias, 1 drivers
v0x10d627a30_0 .net "b", 0 0, L_0x10d65b1b0;  alias, 1 drivers
v0x10d627b10_0 .net "carry_out", 0 0, L_0x10d65be40;  alias, 1 drivers
v0x10d627bb0_0 .net "sum", 0 0, L_0x10d65bda0;  alias, 1 drivers
L_0x10d65bda0 .part L_0x10d65c040, 1, 1;
L_0x10d65be40 .part L_0x10d65c040, 0, 1;
L_0x10d65c040 .concat [ 1 1 0 0], L_0x10d65bfd0, L_0x10d65bee0;
S_0x10d628250 .scope generate, "bit_loop[20]" "bit_loop[20]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d628410 .param/l "i" 1 8 37, +C4<010100>;
S_0x10d6284c0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d628250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d65d290 .functor OR 1, L_0x10d65c870, L_0x10d65cef0, C4<0>, C4<0>;
v0x10d6295c0_0 .net "a", 0 0, L_0x10d65d320;  1 drivers
v0x10d629660_0 .net "b", 0 0, L_0x10d65d440;  1 drivers
v0x10d629710_0 .net "carry_carry", 0 0, L_0x10d65cef0;  1 drivers
v0x10d6297e0_0 .net "carry_in", 0 0, L_0x10d65d560;  1 drivers
v0x10d629890_0 .net "carry_out", 0 0, L_0x10d65d290;  1 drivers
v0x10d629960_0 .net "operands_carry", 0 0, L_0x10d65c870;  1 drivers
v0x10d6299f0_0 .net "operands_sum", 0 0, L_0x10d65c7d0;  1 drivers
v0x10d629ac0_0 .net "sum", 0 0, L_0x10d65ce10;  1 drivers
S_0x10d628730 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d6284c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65d010 .functor XOR 1, L_0x10d65c7d0, L_0x10d65d560, C4<0>, C4<0>;
L_0x10d65d100 .functor AND 1, L_0x10d65c7d0, L_0x10d65d560, C4<1>, C4<1>;
v0x10d628950_0 .net *"_ivl_3", 0 0, L_0x10d65d010;  1 drivers
v0x10d628a00_0 .net *"_ivl_5", 0 0, L_0x10d65d100;  1 drivers
v0x10d628ab0_0 .net *"_ivl_7", 1 0, L_0x10d65d170;  1 drivers
v0x10d628b70_0 .net "a", 0 0, L_0x10d65c7d0;  alias, 1 drivers
v0x10d628c10_0 .net "b", 0 0, L_0x10d65d560;  alias, 1 drivers
v0x10d628cf0_0 .net "carry_out", 0 0, L_0x10d65cef0;  alias, 1 drivers
v0x10d628d90_0 .net "sum", 0 0, L_0x10d65ce10;  alias, 1 drivers
L_0x10d65ce10 .part L_0x10d65d170, 1, 1;
L_0x10d65cef0 .part L_0x10d65d170, 0, 1;
L_0x10d65d170 .concat [ 1 1 0 0], L_0x10d65d100, L_0x10d65d010;
S_0x10d628e70 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d6284c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65c910 .functor XOR 1, L_0x10d65d320, L_0x10d65d440, C4<0>, C4<0>;
L_0x10d65cc80 .functor AND 1, L_0x10d65d320, L_0x10d65d440, C4<1>, C4<1>;
v0x10d6290a0_0 .net *"_ivl_3", 0 0, L_0x10d65c910;  1 drivers
v0x10d629150_0 .net *"_ivl_5", 0 0, L_0x10d65cc80;  1 drivers
v0x10d629200_0 .net *"_ivl_7", 1 0, L_0x10d65ccf0;  1 drivers
v0x10d6292c0_0 .net "a", 0 0, L_0x10d65d320;  alias, 1 drivers
v0x10d629360_0 .net "b", 0 0, L_0x10d65d440;  alias, 1 drivers
v0x10d629440_0 .net "carry_out", 0 0, L_0x10d65c870;  alias, 1 drivers
v0x10d6294e0_0 .net "sum", 0 0, L_0x10d65c7d0;  alias, 1 drivers
L_0x10d65c7d0 .part L_0x10d65ccf0, 1, 1;
L_0x10d65c870 .part L_0x10d65ccf0, 0, 1;
L_0x10d65ccf0 .concat [ 1 1 0 0], L_0x10d65cc80, L_0x10d65c910;
S_0x10d629b80 .scope generate, "bit_loop[21]" "bit_loop[21]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d629d40 .param/l "i" 1 8 37, +C4<010101>;
S_0x10d629df0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d629b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d65df00 .functor OR 1, L_0x10d65d720, L_0x10d65db40, C4<0>, C4<0>;
v0x10d62aef0_0 .net "a", 0 0, L_0x10d65df90;  1 drivers
v0x10d62af90_0 .net "b", 0 0, L_0x10d65ca20;  1 drivers
v0x10d62b040_0 .net "carry_carry", 0 0, L_0x10d65db40;  1 drivers
v0x10d62b110_0 .net "carry_in", 0 0, L_0x10d65cb40;  1 drivers
v0x10d62b1c0_0 .net "carry_out", 0 0, L_0x10d65df00;  1 drivers
v0x10d62b290_0 .net "operands_carry", 0 0, L_0x10d65d720;  1 drivers
v0x10d62b320_0 .net "operands_sum", 0 0, L_0x10d65d680;  1 drivers
v0x10d62b3f0_0 .net "sum", 0 0, L_0x10d65da60;  1 drivers
S_0x10d62a060 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d629df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65dc60 .functor XOR 1, L_0x10d65d680, L_0x10d65cb40, C4<0>, C4<0>;
L_0x10d65dd50 .functor AND 1, L_0x10d65d680, L_0x10d65cb40, C4<1>, C4<1>;
v0x10d62a280_0 .net *"_ivl_3", 0 0, L_0x10d65dc60;  1 drivers
v0x10d62a330_0 .net *"_ivl_5", 0 0, L_0x10d65dd50;  1 drivers
v0x10d62a3e0_0 .net *"_ivl_7", 1 0, L_0x10d65ddc0;  1 drivers
v0x10d62a4a0_0 .net "a", 0 0, L_0x10d65d680;  alias, 1 drivers
v0x10d62a540_0 .net "b", 0 0, L_0x10d65cb40;  alias, 1 drivers
v0x10d62a620_0 .net "carry_out", 0 0, L_0x10d65db40;  alias, 1 drivers
v0x10d62a6c0_0 .net "sum", 0 0, L_0x10d65da60;  alias, 1 drivers
L_0x10d65da60 .part L_0x10d65ddc0, 1, 1;
L_0x10d65db40 .part L_0x10d65ddc0, 0, 1;
L_0x10d65ddc0 .concat [ 1 1 0 0], L_0x10d65dd50, L_0x10d65dc60;
S_0x10d62a7a0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d629df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65d7c0 .functor XOR 1, L_0x10d65df90, L_0x10d65ca20, C4<0>, C4<0>;
L_0x10d65d8b0 .functor AND 1, L_0x10d65df90, L_0x10d65ca20, C4<1>, C4<1>;
v0x10d62a9d0_0 .net *"_ivl_3", 0 0, L_0x10d65d7c0;  1 drivers
v0x10d62aa80_0 .net *"_ivl_5", 0 0, L_0x10d65d8b0;  1 drivers
v0x10d62ab30_0 .net *"_ivl_7", 1 0, L_0x10d65d920;  1 drivers
v0x10d62abf0_0 .net "a", 0 0, L_0x10d65df90;  alias, 1 drivers
v0x10d62ac90_0 .net "b", 0 0, L_0x10d65ca20;  alias, 1 drivers
v0x10d62ad70_0 .net "carry_out", 0 0, L_0x10d65d720;  alias, 1 drivers
v0x10d62ae10_0 .net "sum", 0 0, L_0x10d65d680;  alias, 1 drivers
L_0x10d65d680 .part L_0x10d65d920, 1, 1;
L_0x10d65d720 .part L_0x10d65d920, 0, 1;
L_0x10d65d920 .concat [ 1 1 0 0], L_0x10d65d8b0, L_0x10d65d7c0;
S_0x10d62b4b0 .scope generate, "bit_loop[22]" "bit_loop[22]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d62b670 .param/l "i" 1 8 37, +C4<010110>;
S_0x10d62b720 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d62b4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d65eb90 .functor OR 1, L_0x10d65e150, L_0x10d65e7d0, C4<0>, C4<0>;
v0x10d62c820_0 .net "a", 0 0, L_0x10d65ec20;  1 drivers
v0x10d62c8c0_0 .net "b", 0 0, L_0x10d65ed40;  1 drivers
v0x10d62c970_0 .net "carry_carry", 0 0, L_0x10d65e7d0;  1 drivers
v0x10d62ca40_0 .net "carry_in", 0 0, L_0x10d65e330;  1 drivers
v0x10d62caf0_0 .net "carry_out", 0 0, L_0x10d65eb90;  1 drivers
v0x10d62cbc0_0 .net "operands_carry", 0 0, L_0x10d65e150;  1 drivers
v0x10d62cc50_0 .net "operands_sum", 0 0, L_0x10d65e0b0;  1 drivers
v0x10d62cd20_0 .net "sum", 0 0, L_0x10d65e6f0;  1 drivers
S_0x10d62b990 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d62b720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65e8f0 .functor XOR 1, L_0x10d65e0b0, L_0x10d65e330, C4<0>, C4<0>;
L_0x10d65e9e0 .functor AND 1, L_0x10d65e0b0, L_0x10d65e330, C4<1>, C4<1>;
v0x10d62bbb0_0 .net *"_ivl_3", 0 0, L_0x10d65e8f0;  1 drivers
v0x10d62bc60_0 .net *"_ivl_5", 0 0, L_0x10d65e9e0;  1 drivers
v0x10d62bd10_0 .net *"_ivl_7", 1 0, L_0x10d65ea50;  1 drivers
v0x10d62bdd0_0 .net "a", 0 0, L_0x10d65e0b0;  alias, 1 drivers
v0x10d62be70_0 .net "b", 0 0, L_0x10d65e330;  alias, 1 drivers
v0x10d62bf50_0 .net "carry_out", 0 0, L_0x10d65e7d0;  alias, 1 drivers
v0x10d62bff0_0 .net "sum", 0 0, L_0x10d65e6f0;  alias, 1 drivers
L_0x10d65e6f0 .part L_0x10d65ea50, 1, 1;
L_0x10d65e7d0 .part L_0x10d65ea50, 0, 1;
L_0x10d65ea50 .concat [ 1 1 0 0], L_0x10d65e9e0, L_0x10d65e8f0;
S_0x10d62c0d0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d62b720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65e1f0 .functor XOR 1, L_0x10d65ec20, L_0x10d65ed40, C4<0>, C4<0>;
L_0x10d65e540 .functor AND 1, L_0x10d65ec20, L_0x10d65ed40, C4<1>, C4<1>;
v0x10d62c300_0 .net *"_ivl_3", 0 0, L_0x10d65e1f0;  1 drivers
v0x10d62c3b0_0 .net *"_ivl_5", 0 0, L_0x10d65e540;  1 drivers
v0x10d62c460_0 .net *"_ivl_7", 1 0, L_0x10d65e5b0;  1 drivers
v0x10d62c520_0 .net "a", 0 0, L_0x10d65ec20;  alias, 1 drivers
v0x10d62c5c0_0 .net "b", 0 0, L_0x10d65ed40;  alias, 1 drivers
v0x10d62c6a0_0 .net "carry_out", 0 0, L_0x10d65e150;  alias, 1 drivers
v0x10d62c740_0 .net "sum", 0 0, L_0x10d65e0b0;  alias, 1 drivers
L_0x10d65e0b0 .part L_0x10d65e5b0, 1, 1;
L_0x10d65e150 .part L_0x10d65e5b0, 0, 1;
L_0x10d65e5b0 .concat [ 1 1 0 0], L_0x10d65e540, L_0x10d65e1f0;
S_0x10d62cde0 .scope generate, "bit_loop[23]" "bit_loop[23]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d62cfa0 .param/l "i" 1 8 37, +C4<010111>;
S_0x10d62d050 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d62cde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d65f800 .functor OR 1, L_0x10d65f080, L_0x10d65f440, C4<0>, C4<0>;
v0x10d62e150_0 .net "a", 0 0, L_0x10d65f890;  1 drivers
v0x10d62e1f0_0 .net "b", 0 0, L_0x10d65ee60;  1 drivers
v0x10d62e2a0_0 .net "carry_carry", 0 0, L_0x10d65f440;  1 drivers
v0x10d62e370_0 .net "carry_in", 0 0, L_0x10d65ef80;  1 drivers
v0x10d62e420_0 .net "carry_out", 0 0, L_0x10d65f800;  1 drivers
v0x10d62e4f0_0 .net "operands_carry", 0 0, L_0x10d65f080;  1 drivers
v0x10d62e580_0 .net "operands_sum", 0 0, L_0x10d65e450;  1 drivers
v0x10d62e650_0 .net "sum", 0 0, L_0x10d65f360;  1 drivers
S_0x10d62d2c0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d62d050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65f560 .functor XOR 1, L_0x10d65e450, L_0x10d65ef80, C4<0>, C4<0>;
L_0x10d65f650 .functor AND 1, L_0x10d65e450, L_0x10d65ef80, C4<1>, C4<1>;
v0x10d62d4e0_0 .net *"_ivl_3", 0 0, L_0x10d65f560;  1 drivers
v0x10d62d590_0 .net *"_ivl_5", 0 0, L_0x10d65f650;  1 drivers
v0x10d62d640_0 .net *"_ivl_7", 1 0, L_0x10d65f6c0;  1 drivers
v0x10d62d700_0 .net "a", 0 0, L_0x10d65e450;  alias, 1 drivers
v0x10d62d7a0_0 .net "b", 0 0, L_0x10d65ef80;  alias, 1 drivers
v0x10d62d880_0 .net "carry_out", 0 0, L_0x10d65f440;  alias, 1 drivers
v0x10d62d920_0 .net "sum", 0 0, L_0x10d65f360;  alias, 1 drivers
L_0x10d65f360 .part L_0x10d65f6c0, 1, 1;
L_0x10d65f440 .part L_0x10d65f6c0, 0, 1;
L_0x10d65f6c0 .concat [ 1 1 0 0], L_0x10d65f650, L_0x10d65f560;
S_0x10d62da00 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d62d050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65f120 .functor XOR 1, L_0x10d65f890, L_0x10d65ee60, C4<0>, C4<0>;
L_0x10d65f1d0 .functor AND 1, L_0x10d65f890, L_0x10d65ee60, C4<1>, C4<1>;
v0x10d62dc30_0 .net *"_ivl_3", 0 0, L_0x10d65f120;  1 drivers
v0x10d62dce0_0 .net *"_ivl_5", 0 0, L_0x10d65f1d0;  1 drivers
v0x10d62dd90_0 .net *"_ivl_7", 1 0, L_0x10d65f240;  1 drivers
v0x10d62de50_0 .net "a", 0 0, L_0x10d65f890;  alias, 1 drivers
v0x10d62def0_0 .net "b", 0 0, L_0x10d65ee60;  alias, 1 drivers
v0x10d62dfd0_0 .net "carry_out", 0 0, L_0x10d65f080;  alias, 1 drivers
v0x10d62e070_0 .net "sum", 0 0, L_0x10d65e450;  alias, 1 drivers
L_0x10d65e450 .part L_0x10d65f240, 1, 1;
L_0x10d65f080 .part L_0x10d65f240, 0, 1;
L_0x10d65f240 .concat [ 1 1 0 0], L_0x10d65f1d0, L_0x10d65f120;
S_0x10d62e710 .scope generate, "bit_loop[24]" "bit_loop[24]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d62e8d0 .param/l "i" 1 8 37, +C4<011000>;
S_0x10d62e980 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d62e710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d660470 .functor OR 1, L_0x10d65fa50, L_0x10d6600d0, C4<0>, C4<0>;
v0x10d62fa80_0 .net "a", 0 0, L_0x10d660500;  1 drivers
v0x10d62fb20_0 .net "b", 0 0, L_0x10d660620;  1 drivers
v0x10d62fbd0_0 .net "carry_carry", 0 0, L_0x10d6600d0;  1 drivers
v0x10d62fca0_0 .net "carry_in", 0 0, L_0x10d65fc60;  1 drivers
v0x10d62fd50_0 .net "carry_out", 0 0, L_0x10d660470;  1 drivers
v0x10d62fe20_0 .net "operands_carry", 0 0, L_0x10d65fa50;  1 drivers
v0x10d62feb0_0 .net "operands_sum", 0 0, L_0x10d65f9b0;  1 drivers
v0x10d62ff80_0 .net "sum", 0 0, L_0x10d65fff0;  1 drivers
S_0x10d62ebf0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d62e980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d6601f0 .functor XOR 1, L_0x10d65f9b0, L_0x10d65fc60, C4<0>, C4<0>;
L_0x10d6602e0 .functor AND 1, L_0x10d65f9b0, L_0x10d65fc60, C4<1>, C4<1>;
v0x10d62ee10_0 .net *"_ivl_3", 0 0, L_0x10d6601f0;  1 drivers
v0x10d62eec0_0 .net *"_ivl_5", 0 0, L_0x10d6602e0;  1 drivers
v0x10d62ef70_0 .net *"_ivl_7", 1 0, L_0x10d660350;  1 drivers
v0x10d62f030_0 .net "a", 0 0, L_0x10d65f9b0;  alias, 1 drivers
v0x10d62f0d0_0 .net "b", 0 0, L_0x10d65fc60;  alias, 1 drivers
v0x10d62f1b0_0 .net "carry_out", 0 0, L_0x10d6600d0;  alias, 1 drivers
v0x10d62f250_0 .net "sum", 0 0, L_0x10d65fff0;  alias, 1 drivers
L_0x10d65fff0 .part L_0x10d660350, 1, 1;
L_0x10d6600d0 .part L_0x10d660350, 0, 1;
L_0x10d660350 .concat [ 1 1 0 0], L_0x10d6602e0, L_0x10d6601f0;
S_0x10d62f330 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d62e980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65faf0 .functor XOR 1, L_0x10d660500, L_0x10d660620, C4<0>, C4<0>;
L_0x10d65fea0 .functor AND 1, L_0x10d660500, L_0x10d660620, C4<1>, C4<1>;
v0x10d62f560_0 .net *"_ivl_3", 0 0, L_0x10d65faf0;  1 drivers
v0x10d62f610_0 .net *"_ivl_5", 0 0, L_0x10d65fea0;  1 drivers
v0x10d62f6c0_0 .net *"_ivl_7", 1 0, L_0x10d65ff10;  1 drivers
v0x10d62f780_0 .net "a", 0 0, L_0x10d660500;  alias, 1 drivers
v0x10d62f820_0 .net "b", 0 0, L_0x10d660620;  alias, 1 drivers
v0x10d62f900_0 .net "carry_out", 0 0, L_0x10d65fa50;  alias, 1 drivers
v0x10d62f9a0_0 .net "sum", 0 0, L_0x10d65f9b0;  alias, 1 drivers
L_0x10d65f9b0 .part L_0x10d65ff10, 1, 1;
L_0x10d65fa50 .part L_0x10d65ff10, 0, 1;
L_0x10d65ff10 .concat [ 1 1 0 0], L_0x10d65fea0, L_0x10d65faf0;
S_0x10d630040 .scope generate, "bit_loop[25]" "bit_loop[25]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d630200 .param/l "i" 1 8 37, +C4<011001>;
S_0x10d6302b0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d630040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d6610e0 .functor OR 1, L_0x10d660990, L_0x10d660d20, C4<0>, C4<0>;
v0x10d6313b0_0 .net "a", 0 0, L_0x10d661170;  1 drivers
v0x10d631450_0 .net "b", 0 0, L_0x10d660740;  1 drivers
v0x10d631500_0 .net "carry_carry", 0 0, L_0x10d660d20;  1 drivers
v0x10d6315d0_0 .net "carry_in", 0 0, L_0x10d660860;  1 drivers
v0x10d631680_0 .net "carry_out", 0 0, L_0x10d6610e0;  1 drivers
v0x10d631750_0 .net "operands_carry", 0 0, L_0x10d660990;  1 drivers
v0x10d6317e0_0 .net "operands_sum", 0 0, L_0x10d65fd80;  1 drivers
v0x10d6318b0_0 .net "sum", 0 0, L_0x10d660c40;  1 drivers
S_0x10d630520 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d6302b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d660e40 .functor XOR 1, L_0x10d65fd80, L_0x10d660860, C4<0>, C4<0>;
L_0x10d660f30 .functor AND 1, L_0x10d65fd80, L_0x10d660860, C4<1>, C4<1>;
v0x10d630740_0 .net *"_ivl_3", 0 0, L_0x10d660e40;  1 drivers
v0x10d6307f0_0 .net *"_ivl_5", 0 0, L_0x10d660f30;  1 drivers
v0x10d6308a0_0 .net *"_ivl_7", 1 0, L_0x10d660fa0;  1 drivers
v0x10d630960_0 .net "a", 0 0, L_0x10d65fd80;  alias, 1 drivers
v0x10d630a00_0 .net "b", 0 0, L_0x10d660860;  alias, 1 drivers
v0x10d630ae0_0 .net "carry_out", 0 0, L_0x10d660d20;  alias, 1 drivers
v0x10d630b80_0 .net "sum", 0 0, L_0x10d660c40;  alias, 1 drivers
L_0x10d660c40 .part L_0x10d660fa0, 1, 1;
L_0x10d660d20 .part L_0x10d660fa0, 0, 1;
L_0x10d660fa0 .concat [ 1 1 0 0], L_0x10d660f30, L_0x10d660e40;
S_0x10d630c60 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d6302b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d65fe20 .functor XOR 1, L_0x10d661170, L_0x10d660740, C4<0>, C4<0>;
L_0x10d660ab0 .functor AND 1, L_0x10d661170, L_0x10d660740, C4<1>, C4<1>;
v0x10d630e90_0 .net *"_ivl_3", 0 0, L_0x10d65fe20;  1 drivers
v0x10d630f40_0 .net *"_ivl_5", 0 0, L_0x10d660ab0;  1 drivers
v0x10d630ff0_0 .net *"_ivl_7", 1 0, L_0x10d660b20;  1 drivers
v0x10d6310b0_0 .net "a", 0 0, L_0x10d661170;  alias, 1 drivers
v0x10d631150_0 .net "b", 0 0, L_0x10d660740;  alias, 1 drivers
v0x10d631230_0 .net "carry_out", 0 0, L_0x10d660990;  alias, 1 drivers
v0x10d6312d0_0 .net "sum", 0 0, L_0x10d65fd80;  alias, 1 drivers
L_0x10d65fd80 .part L_0x10d660b20, 1, 1;
L_0x10d660990 .part L_0x10d660b20, 0, 1;
L_0x10d660b20 .concat [ 1 1 0 0], L_0x10d660ab0, L_0x10d65fe20;
S_0x10d631970 .scope generate, "bit_loop[26]" "bit_loop[26]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d631b30 .param/l "i" 1 8 37, +C4<011010>;
S_0x10d631be0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d631970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d661d60 .functor OR 1, L_0x10d6615a0, L_0x10d6619a0, C4<0>, C4<0>;
v0x10d632ce0_0 .net "a", 0 0, L_0x10d661df0;  1 drivers
v0x10d632d80_0 .net "b", 0 0, L_0x10d661f10;  1 drivers
v0x10d632e30_0 .net "carry_carry", 0 0, L_0x10d6619a0;  1 drivers
v0x10d632f00_0 .net "carry_in", 0 0, L_0x10d661290;  1 drivers
v0x10d632fb0_0 .net "carry_out", 0 0, L_0x10d661d60;  1 drivers
v0x10d633080_0 .net "operands_carry", 0 0, L_0x10d6615a0;  1 drivers
v0x10d633110_0 .net "operands_sum", 0 0, L_0x10d661500;  1 drivers
v0x10d6331e0_0 .net "sum", 0 0, L_0x10d6618c0;  1 drivers
S_0x10d631e50 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d631be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d661ac0 .functor XOR 1, L_0x10d661500, L_0x10d661290, C4<0>, C4<0>;
L_0x10d661bb0 .functor AND 1, L_0x10d661500, L_0x10d661290, C4<1>, C4<1>;
v0x10d632070_0 .net *"_ivl_3", 0 0, L_0x10d661ac0;  1 drivers
v0x10d632120_0 .net *"_ivl_5", 0 0, L_0x10d661bb0;  1 drivers
v0x10d6321d0_0 .net *"_ivl_7", 1 0, L_0x10d661c20;  1 drivers
v0x10d632290_0 .net "a", 0 0, L_0x10d661500;  alias, 1 drivers
v0x10d632330_0 .net "b", 0 0, L_0x10d661290;  alias, 1 drivers
v0x10d632410_0 .net "carry_out", 0 0, L_0x10d6619a0;  alias, 1 drivers
v0x10d6324b0_0 .net "sum", 0 0, L_0x10d6618c0;  alias, 1 drivers
L_0x10d6618c0 .part L_0x10d661c20, 1, 1;
L_0x10d6619a0 .part L_0x10d661c20, 0, 1;
L_0x10d661c20 .concat [ 1 1 0 0], L_0x10d661bb0, L_0x10d661ac0;
S_0x10d632590 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d631be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d661640 .functor XOR 1, L_0x10d661df0, L_0x10d661f10, C4<0>, C4<0>;
L_0x10d661730 .functor AND 1, L_0x10d661df0, L_0x10d661f10, C4<1>, C4<1>;
v0x10d6327c0_0 .net *"_ivl_3", 0 0, L_0x10d661640;  1 drivers
v0x10d632870_0 .net *"_ivl_5", 0 0, L_0x10d661730;  1 drivers
v0x10d632920_0 .net *"_ivl_7", 1 0, L_0x10d6617a0;  1 drivers
v0x10d6329e0_0 .net "a", 0 0, L_0x10d661df0;  alias, 1 drivers
v0x10d632a80_0 .net "b", 0 0, L_0x10d661f10;  alias, 1 drivers
v0x10d632b60_0 .net "carry_out", 0 0, L_0x10d6615a0;  alias, 1 drivers
v0x10d632c00_0 .net "sum", 0 0, L_0x10d661500;  alias, 1 drivers
L_0x10d661500 .part L_0x10d6617a0, 1, 1;
L_0x10d6615a0 .part L_0x10d6617a0, 0, 1;
L_0x10d6617a0 .concat [ 1 1 0 0], L_0x10d661730, L_0x10d661640;
S_0x10d6332a0 .scope generate, "bit_loop[27]" "bit_loop[27]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d633460 .param/l "i" 1 8 37, +C4<011011>;
S_0x10d633510 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d6332a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d6629d0 .functor OR 1, L_0x10d661450, L_0x10d662610, C4<0>, C4<0>;
v0x10d634610_0 .net "a", 0 0, L_0x10d662a60;  1 drivers
v0x10d6346b0_0 .net "b", 0 0, L_0x10d656150;  1 drivers
v0x10d634760_0 .net "carry_carry", 0 0, L_0x10d662610;  1 drivers
v0x10d634830_0 .net "carry_in", 0 0, L_0x10d656270;  1 drivers
v0x10d6348e0_0 .net "carry_out", 0 0, L_0x10d6629d0;  1 drivers
v0x10d6349b0_0 .net "operands_carry", 0 0, L_0x10d661450;  1 drivers
v0x10d634a40_0 .net "operands_sum", 0 0, L_0x10d6613b0;  1 drivers
v0x10d634b10_0 .net "sum", 0 0, L_0x10d662530;  1 drivers
S_0x10d633780 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d633510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d662730 .functor XOR 1, L_0x10d6613b0, L_0x10d656270, C4<0>, C4<0>;
L_0x10d662820 .functor AND 1, L_0x10d6613b0, L_0x10d656270, C4<1>, C4<1>;
v0x10d6339a0_0 .net *"_ivl_3", 0 0, L_0x10d662730;  1 drivers
v0x10d633a50_0 .net *"_ivl_5", 0 0, L_0x10d662820;  1 drivers
v0x10d633b00_0 .net *"_ivl_7", 1 0, L_0x10d662890;  1 drivers
v0x10d633bc0_0 .net "a", 0 0, L_0x10d6613b0;  alias, 1 drivers
v0x10d633c60_0 .net "b", 0 0, L_0x10d656270;  alias, 1 drivers
v0x10d633d40_0 .net "carry_out", 0 0, L_0x10d662610;  alias, 1 drivers
v0x10d633de0_0 .net "sum", 0 0, L_0x10d662530;  alias, 1 drivers
L_0x10d662530 .part L_0x10d662890, 1, 1;
L_0x10d662610 .part L_0x10d662890, 0, 1;
L_0x10d662890 .concat [ 1 1 0 0], L_0x10d662820, L_0x10d662730;
S_0x10d633ec0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d633510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d6622b0 .functor XOR 1, L_0x10d662a60, L_0x10d656150, C4<0>, C4<0>;
L_0x10d6623a0 .functor AND 1, L_0x10d662a60, L_0x10d656150, C4<1>, C4<1>;
v0x10d6340f0_0 .net *"_ivl_3", 0 0, L_0x10d6622b0;  1 drivers
v0x10d6341a0_0 .net *"_ivl_5", 0 0, L_0x10d6623a0;  1 drivers
v0x10d634250_0 .net *"_ivl_7", 1 0, L_0x10d662410;  1 drivers
v0x10d634310_0 .net "a", 0 0, L_0x10d662a60;  alias, 1 drivers
v0x10d6343b0_0 .net "b", 0 0, L_0x10d656150;  alias, 1 drivers
v0x10d634490_0 .net "carry_out", 0 0, L_0x10d661450;  alias, 1 drivers
v0x10d634530_0 .net "sum", 0 0, L_0x10d6613b0;  alias, 1 drivers
L_0x10d6613b0 .part L_0x10d662410, 1, 1;
L_0x10d661450 .part L_0x10d662410, 0, 1;
L_0x10d662410 .concat [ 1 1 0 0], L_0x10d6623a0, L_0x10d6622b0;
S_0x10d634bd0 .scope generate, "bit_loop[28]" "bit_loop[28]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d634d90 .param/l "i" 1 8 37, +C4<011100>;
S_0x10d634e40 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d634bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d663260 .functor OR 1, L_0x10d656580, L_0x10d662ec0, C4<0>, C4<0>;
v0x10d635f40_0 .net "a", 0 0, L_0x10d6632f0;  1 drivers
v0x10d635fe0_0 .net "b", 0 0, L_0x10d663410;  1 drivers
v0x10d636090_0 .net "carry_carry", 0 0, L_0x10d662ec0;  1 drivers
v0x10d636160_0 .net "carry_in", 0 0, L_0x10d662b80;  1 drivers
v0x10d636210_0 .net "carry_out", 0 0, L_0x10d663260;  1 drivers
v0x10d6362e0_0 .net "operands_carry", 0 0, L_0x10d656580;  1 drivers
v0x10d636370_0 .net "operands_sum", 0 0, L_0x10d6564e0;  1 drivers
v0x10d636440_0 .net "sum", 0 0, L_0x10d662e20;  1 drivers
S_0x10d6350b0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d634e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d662fe0 .functor XOR 1, L_0x10d6564e0, L_0x10d662b80, C4<0>, C4<0>;
L_0x10d6630d0 .functor AND 1, L_0x10d6564e0, L_0x10d662b80, C4<1>, C4<1>;
v0x10d6352d0_0 .net *"_ivl_3", 0 0, L_0x10d662fe0;  1 drivers
v0x10d635380_0 .net *"_ivl_5", 0 0, L_0x10d6630d0;  1 drivers
v0x10d635430_0 .net *"_ivl_7", 1 0, L_0x10d663140;  1 drivers
v0x10d6354f0_0 .net "a", 0 0, L_0x10d6564e0;  alias, 1 drivers
v0x10d635590_0 .net "b", 0 0, L_0x10d662b80;  alias, 1 drivers
v0x10d635670_0 .net "carry_out", 0 0, L_0x10d662ec0;  alias, 1 drivers
v0x10d635710_0 .net "sum", 0 0, L_0x10d662e20;  alias, 1 drivers
L_0x10d662e20 .part L_0x10d663140, 1, 1;
L_0x10d662ec0 .part L_0x10d663140, 0, 1;
L_0x10d663140 .concat [ 1 1 0 0], L_0x10d6630d0, L_0x10d662fe0;
S_0x10d6357f0 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d634e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d662320 .functor XOR 1, L_0x10d6632f0, L_0x10d663410, C4<0>, C4<0>;
L_0x10d6620b0 .functor AND 1, L_0x10d6632f0, L_0x10d663410, C4<1>, C4<1>;
v0x10d635a20_0 .net *"_ivl_3", 0 0, L_0x10d662320;  1 drivers
v0x10d635ad0_0 .net *"_ivl_5", 0 0, L_0x10d6620b0;  1 drivers
v0x10d635b80_0 .net *"_ivl_7", 1 0, L_0x10d662120;  1 drivers
v0x10d635c40_0 .net "a", 0 0, L_0x10d6632f0;  alias, 1 drivers
v0x10d635ce0_0 .net "b", 0 0, L_0x10d663410;  alias, 1 drivers
v0x10d635dc0_0 .net "carry_out", 0 0, L_0x10d656580;  alias, 1 drivers
v0x10d635e60_0 .net "sum", 0 0, L_0x10d6564e0;  alias, 1 drivers
L_0x10d6564e0 .part L_0x10d662120, 1, 1;
L_0x10d656580 .part L_0x10d662120, 0, 1;
L_0x10d662120 .concat [ 1 1 0 0], L_0x10d6620b0, L_0x10d662320;
S_0x10d636500 .scope generate, "bit_loop[29]" "bit_loop[29]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d6366c0 .param/l "i" 1 8 37, +C4<011101>;
S_0x10d636770 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d636500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d663ec0 .functor OR 1, L_0x10d662d40, L_0x10d663b00, C4<0>, C4<0>;
v0x10d637870_0 .net "a", 0 0, L_0x10d663f50;  1 drivers
v0x10d637910_0 .net "b", 0 0, L_0x10d663530;  1 drivers
v0x10d6379c0_0 .net "carry_carry", 0 0, L_0x10d663b00;  1 drivers
v0x10d637a90_0 .net "carry_in", 0 0, L_0x10d663650;  1 drivers
v0x10d637b40_0 .net "carry_out", 0 0, L_0x10d663ec0;  1 drivers
v0x10d637c10_0 .net "operands_carry", 0 0, L_0x10d662d40;  1 drivers
v0x10d637ca0_0 .net "operands_sum", 0 0, L_0x10d662ca0;  1 drivers
v0x10d637d70_0 .net "sum", 0 0, L_0x10d663a20;  1 drivers
S_0x10d6369e0 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d636770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d663c20 .functor XOR 1, L_0x10d662ca0, L_0x10d663650, C4<0>, C4<0>;
L_0x10d663d10 .functor AND 1, L_0x10d662ca0, L_0x10d663650, C4<1>, C4<1>;
v0x10d636c00_0 .net *"_ivl_3", 0 0, L_0x10d663c20;  1 drivers
v0x10d636cb0_0 .net *"_ivl_5", 0 0, L_0x10d663d10;  1 drivers
v0x10d636d60_0 .net *"_ivl_7", 1 0, L_0x10d663d80;  1 drivers
v0x10d636e20_0 .net "a", 0 0, L_0x10d662ca0;  alias, 1 drivers
v0x10d636ec0_0 .net "b", 0 0, L_0x10d663650;  alias, 1 drivers
v0x10d636fa0_0 .net "carry_out", 0 0, L_0x10d663b00;  alias, 1 drivers
v0x10d637040_0 .net "sum", 0 0, L_0x10d663a20;  alias, 1 drivers
L_0x10d663a20 .part L_0x10d663d80, 1, 1;
L_0x10d663b00 .part L_0x10d663d80, 0, 1;
L_0x10d663d80 .concat [ 1 1 0 0], L_0x10d663d10, L_0x10d663c20;
S_0x10d637120 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d636770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d6637e0 .functor XOR 1, L_0x10d663f50, L_0x10d663530, C4<0>, C4<0>;
L_0x10d663890 .functor AND 1, L_0x10d663f50, L_0x10d663530, C4<1>, C4<1>;
v0x10d637350_0 .net *"_ivl_3", 0 0, L_0x10d6637e0;  1 drivers
v0x10d637400_0 .net *"_ivl_5", 0 0, L_0x10d663890;  1 drivers
v0x10d6374b0_0 .net *"_ivl_7", 1 0, L_0x10d663900;  1 drivers
v0x10d637570_0 .net "a", 0 0, L_0x10d663f50;  alias, 1 drivers
v0x10d637610_0 .net "b", 0 0, L_0x10d663530;  alias, 1 drivers
v0x10d6376f0_0 .net "carry_out", 0 0, L_0x10d662d40;  alias, 1 drivers
v0x10d637790_0 .net "sum", 0 0, L_0x10d662ca0;  alias, 1 drivers
L_0x10d662ca0 .part L_0x10d663900, 1, 1;
L_0x10d662d40 .part L_0x10d663900, 0, 1;
L_0x10d663900 .concat [ 1 1 0 0], L_0x10d663890, L_0x10d6637e0;
S_0x10d637e30 .scope generate, "bit_loop[30]" "bit_loop[30]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d637ff0 .param/l "i" 1 8 37, +C4<011110>;
S_0x10d6380a0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d637e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d664b30 .functor OR 1, L_0x10d6643e0, L_0x10d664770, C4<0>, C4<0>;
v0x10d6391a0_0 .net "a", 0 0, L_0x10d664bc0;  1 drivers
v0x10d639240_0 .net "b", 0 0, L_0x10d664ce0;  1 drivers
v0x10d6392f0_0 .net "carry_carry", 0 0, L_0x10d664770;  1 drivers
v0x10d6393c0_0 .net "carry_in", 0 0, L_0x10d664070;  1 drivers
v0x10d639470_0 .net "carry_out", 0 0, L_0x10d664b30;  1 drivers
v0x10d639540_0 .net "operands_carry", 0 0, L_0x10d6643e0;  1 drivers
v0x10d6395d0_0 .net "operands_sum", 0 0, L_0x10d664340;  1 drivers
v0x10d6396a0_0 .net "sum", 0 0, L_0x10d664690;  1 drivers
S_0x10d638310 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d6380a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d664890 .functor XOR 1, L_0x10d664340, L_0x10d664070, C4<0>, C4<0>;
L_0x10d664980 .functor AND 1, L_0x10d664340, L_0x10d664070, C4<1>, C4<1>;
v0x10d638530_0 .net *"_ivl_3", 0 0, L_0x10d664890;  1 drivers
v0x10d6385e0_0 .net *"_ivl_5", 0 0, L_0x10d664980;  1 drivers
v0x10d638690_0 .net *"_ivl_7", 1 0, L_0x10d6649f0;  1 drivers
v0x10d638750_0 .net "a", 0 0, L_0x10d664340;  alias, 1 drivers
v0x10d6387f0_0 .net "b", 0 0, L_0x10d664070;  alias, 1 drivers
v0x10d6388d0_0 .net "carry_out", 0 0, L_0x10d664770;  alias, 1 drivers
v0x10d638970_0 .net "sum", 0 0, L_0x10d664690;  alias, 1 drivers
L_0x10d664690 .part L_0x10d6649f0, 1, 1;
L_0x10d664770 .part L_0x10d6649f0, 0, 1;
L_0x10d6649f0 .concat [ 1 1 0 0], L_0x10d664980, L_0x10d664890;
S_0x10d638a50 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d6380a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d663770 .functor XOR 1, L_0x10d664bc0, L_0x10d664ce0, C4<0>, C4<0>;
L_0x10d664500 .functor AND 1, L_0x10d664bc0, L_0x10d664ce0, C4<1>, C4<1>;
v0x10d638c80_0 .net *"_ivl_3", 0 0, L_0x10d663770;  1 drivers
v0x10d638d30_0 .net *"_ivl_5", 0 0, L_0x10d664500;  1 drivers
v0x10d638de0_0 .net *"_ivl_7", 1 0, L_0x10d664570;  1 drivers
v0x10d638ea0_0 .net "a", 0 0, L_0x10d664bc0;  alias, 1 drivers
v0x10d638f40_0 .net "b", 0 0, L_0x10d664ce0;  alias, 1 drivers
v0x10d639020_0 .net "carry_out", 0 0, L_0x10d6643e0;  alias, 1 drivers
v0x10d6390c0_0 .net "sum", 0 0, L_0x10d664340;  alias, 1 drivers
L_0x10d664340 .part L_0x10d664570, 1, 1;
L_0x10d6643e0 .part L_0x10d664570, 0, 1;
L_0x10d664570 .concat [ 1 1 0 0], L_0x10d664500, L_0x10d663770;
S_0x10d639760 .scope generate, "bit_loop[31]" "bit_loop[31]" 8 37, 8 37 0, S_0x10d608650;
 .timescale -9 -12;
P_0x10d639920 .param/l "i" 1 8 37, +C4<011111>;
S_0x10d6399d0 .scope module, "full_adder_instance" "FullAdder" 8 39, 9 26 0, S_0x10d639760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
L_0x10d665790 .functor OR 1, L_0x10d664230, L_0x10d6653d0, C4<0>, C4<0>;
v0x10d63aad0_0 .net "a", 0 0, L_0x10d665820;  1 drivers
v0x10d63ab70_0 .net "b", 0 0, L_0x10d665940;  1 drivers
v0x10d63ac20_0 .net "carry_carry", 0 0, L_0x10d6653d0;  1 drivers
v0x10d63acf0_0 .net "carry_in", 0 0, L_0x10d665a60;  1 drivers
v0x10d63ada0_0 .net "carry_out", 0 0, L_0x10d665790;  1 drivers
v0x10d63ae70_0 .net "operands_carry", 0 0, L_0x10d664230;  1 drivers
v0x10d63af00_0 .net "operands_sum", 0 0, L_0x10d664190;  1 drivers
v0x10d63afd0_0 .net "sum", 0 0, L_0x10d6652f0;  1 drivers
S_0x10d639c40 .scope module, "half_adder_carry" "HalfAdder" 9 36, 10 24 0, S_0x10d6399d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d6654f0 .functor XOR 1, L_0x10d664190, L_0x10d665a60, C4<0>, C4<0>;
L_0x10d6655e0 .functor AND 1, L_0x10d664190, L_0x10d665a60, C4<1>, C4<1>;
v0x10d639e60_0 .net *"_ivl_3", 0 0, L_0x10d6654f0;  1 drivers
v0x10d639f10_0 .net *"_ivl_5", 0 0, L_0x10d6655e0;  1 drivers
v0x10d639fc0_0 .net *"_ivl_7", 1 0, L_0x10d665650;  1 drivers
v0x10d63a080_0 .net "a", 0 0, L_0x10d664190;  alias, 1 drivers
v0x10d63a120_0 .net "b", 0 0, L_0x10d665a60;  alias, 1 drivers
v0x10d63a200_0 .net "carry_out", 0 0, L_0x10d6653d0;  alias, 1 drivers
v0x10d63a2a0_0 .net "sum", 0 0, L_0x10d6652f0;  alias, 1 drivers
L_0x10d6652f0 .part L_0x10d665650, 1, 1;
L_0x10d6653d0 .part L_0x10d665650, 0, 1;
L_0x10d665650 .concat [ 1 1 0 0], L_0x10d6655e0, L_0x10d6654f0;
S_0x10d63a380 .scope module, "half_adder_operands" "HalfAdder" 9 29, 10 24 0, S_0x10d6399d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry_out";
L_0x10d6642d0 .functor XOR 1, L_0x10d665820, L_0x10d665940, C4<0>, C4<0>;
L_0x10d665160 .functor AND 1, L_0x10d665820, L_0x10d665940, C4<1>, C4<1>;
v0x10d63a5b0_0 .net *"_ivl_3", 0 0, L_0x10d6642d0;  1 drivers
v0x10d63a660_0 .net *"_ivl_5", 0 0, L_0x10d665160;  1 drivers
v0x10d63a710_0 .net *"_ivl_7", 1 0, L_0x10d6651d0;  1 drivers
v0x10d63a7d0_0 .net "a", 0 0, L_0x10d665820;  alias, 1 drivers
v0x10d63a870_0 .net "b", 0 0, L_0x10d665940;  alias, 1 drivers
v0x10d63a950_0 .net "carry_out", 0 0, L_0x10d664230;  alias, 1 drivers
v0x10d63a9f0_0 .net "sum", 0 0, L_0x10d664190;  alias, 1 drivers
L_0x10d664190 .part L_0x10d6651d0, 1, 1;
L_0x10d664230 .part L_0x10d6651d0, 0, 1;
L_0x10d6651d0 .concat [ 1 1 0 0], L_0x10d665160, L_0x10d6642d0;
S_0x10d63b540 .scope module, "multiplier" "Multiplier" 7 49, 11 26 0, S_0x10d608390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "multiplicand";
    .port_info 2 /INPUT 32 "multiplier";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "overflow";
P_0x10d63b700 .param/l "NIBBLE_WIDTH" 0 11 27, +C4<00000000000000000000000000000100>;
P_0x10d63b740 .param/l "WIDTH" 0 11 26, +C4<00000000000000000000000000100000>;
v0x10d63b910_0 .net "clk", 0 0, v0x10d64a290_0;  alias, 1 drivers
v0x10d63b9b0_0 .var/i "i", 31 0;
v0x10d63ba60_0 .var "internalResult", 63 0;
v0x10d63bb20_0 .var/i "j", 31 0;
v0x10d63bbd0_0 .net "multiplicand", 31 0, L_0x10d64c8d0;  alias, 1 drivers
v0x10d63bcb0_0 .var "multiplicandReg", 31 0;
v0x10d63bd50_0 .net "multiplier", 31 0, L_0x10d64cbb0;  alias, 1 drivers
v0x10d63be10_0 .var "multiplierReg", 31 0;
v0x10d63beb0_0 .var "overflow", 0 0;
v0x10d63bfd0 .array "partialProduct1", 63 0, 31 0;
v0x10d63c070 .array "partialProduct2", 31 0, 31 0;
v0x10d63c110 .array "partialProduct3", 15 0, 31 0;
v0x10d63c1b0 .array "partialProduct4", 7 0, 31 0;
v0x10d63c250_0 .var "result", 31 0;
E_0x10d63b8d0 .event posedge, v0x10d63b910_0;
S_0x10d63cb90 .scope module, "control_unit" "ControlUnit" 6 230, 12 24 0, S_0x10d607ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 2 "alu_op";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 1 "is_imm";
v0x10d63cee0_0 .var "alu_op", 1 0;
v0x10d63cf80_0 .var "alu_src", 0 0;
v0x10d63d020_0 .var "branch", 0 0;
v0x10d63d0d0_0 .net "funct3", 2 0, L_0x10d64c3d0;  1 drivers
v0x10d63d180_0 .var "is_imm", 0 0;
v0x10d63d260_0 .var "mem_read", 0 0;
v0x10d63d300_0 .var "mem_to_reg", 0 0;
v0x10d63d3a0_0 .var "mem_write", 0 0;
v0x10d63d440_0 .net "opcode", 6 0, L_0x10d64c330;  1 drivers
v0x10d63d550_0 .var "reg_write", 0 0;
E_0x10d63cea0 .event anyedge, v0x10d63d440_0, v0x10d63d0d0_0;
S_0x10d63d6e0 .scope module, "decode_registers" "DecodeRegisters" 6 246, 13 26 0, S_0x10d607ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "rm0_in";
    .port_info 2 /INPUT 32 "instruction_in";
    .port_info 3 /INPUT 5 "destination_register_in";
    .port_info 4 /INPUT 32 "first_register_in";
    .port_info 5 /INPUT 32 "second_register_in";
    .port_info 6 /INPUT 1 "cu_branch_in";
    .port_info 7 /INPUT 1 "cu_reg_write_in";
    .port_info 8 /INPUT 1 "cu_mem_read_in";
    .port_info 9 /INPUT 1 "cu_mem_to_reg_in";
    .port_info 10 /INPUT 2 "cu_alu_op_in";
    .port_info 11 /INPUT 1 "cu_mem_write_in";
    .port_info 12 /INPUT 1 "cu_alu_src_in";
    .port_info 13 /INPUT 1 "cu_is_imm_in";
    .port_info 14 /INPUT 5 "src_address_in";
    .port_info 15 /INPUT 5 "dst_address_in";
    .port_info 16 /INPUT 12 "offset_in";
    .port_info 17 /OUTPUT 32 "rm0_out";
    .port_info 18 /OUTPUT 32 "instruction_out";
    .port_info 19 /OUTPUT 5 "destination_register_out";
    .port_info 20 /OUTPUT 32 "first_register_out";
    .port_info 21 /OUTPUT 32 "second_register_out";
    .port_info 22 /OUTPUT 1 "cu_branch_out";
    .port_info 23 /OUTPUT 1 "cu_reg_write_out";
    .port_info 24 /OUTPUT 1 "cu_mem_read_out";
    .port_info 25 /OUTPUT 1 "cu_mem_to_reg_out";
    .port_info 26 /OUTPUT 2 "cu_alu_op_out";
    .port_info 27 /OUTPUT 1 "cu_mem_write_out";
    .port_info 28 /OUTPUT 1 "cu_alu_src_out";
    .port_info 29 /OUTPUT 1 "cu_is_imm_out";
    .port_info 30 /OUTPUT 5 "src_address_out";
    .port_info 31 /OUTPUT 5 "dst_address_out";
    .port_info 32 /OUTPUT 12 "offset_out";
P_0x10d63d850 .param/l "OFFSET_SIZE" 0 13 26, +C4<00000000000000000000000000001100>;
P_0x10d63d890 .param/l "REGISTER_INDEX" 0 13 26, +C4<00000000000000000000000000000101>;
P_0x10d63d8d0 .param/l "WORD_SIZE" 0 13 26, +C4<00000000000000000000000000100000>;
v0x10d63df10_0 .net "clk", 0 0, v0x10d64a290_0;  alias, 1 drivers
v0x10d63dff0_0 .net "cu_alu_op_in", 1 0, v0x10d63cee0_0;  alias, 1 drivers
v0x10d63e080_0 .var "cu_alu_op_out", 1 0;
v0x10d63e110_0 .net "cu_alu_src_in", 0 0, v0x10d63cf80_0;  alias, 1 drivers
v0x10d63e1a0_0 .var "cu_alu_src_out", 0 0;
v0x10d63e270_0 .net "cu_branch_in", 0 0, v0x10d63d020_0;  alias, 1 drivers
v0x10d63e300_0 .var "cu_branch_out", 0 0;
v0x10d63e390_0 .net "cu_is_imm_in", 0 0, v0x10d63d180_0;  alias, 1 drivers
v0x10d63e440_0 .var "cu_is_imm_out", 0 0;
v0x10d63e550_0 .net "cu_mem_read_in", 0 0, v0x10d63d260_0;  alias, 1 drivers
v0x10d63e600_0 .var "cu_mem_read_out", 0 0;
v0x10d63e690_0 .net "cu_mem_to_reg_in", 0 0, v0x10d63d300_0;  alias, 1 drivers
v0x10d63e720_0 .var "cu_mem_to_reg_out", 0 0;
v0x10d63e7b0_0 .net "cu_mem_write_in", 0 0, v0x10d63d3a0_0;  alias, 1 drivers
v0x10d63e840_0 .var "cu_mem_write_out", 0 0;
v0x10d63e8d0_0 .net "cu_reg_write_in", 0 0, v0x10d63d550_0;  alias, 1 drivers
v0x10d63e980_0 .var "cu_reg_write_out", 0 0;
v0x10d63eb10_0 .net "destination_register_in", 4 0, L_0x10d64c470;  1 drivers
v0x10d63eba0_0 .var "destination_register_out", 4 0;
v0x10d63ec40_0 .net "dst_address_in", 4 0, L_0x10d64c6b0;  1 drivers
v0x10d63ecf0_0 .var "dst_address_out", 4 0;
v0x10d63eda0_0 .net "first_register_in", 31 0, L_0x10d64ba60;  alias, 1 drivers
v0x10d63ee50_0 .var "first_register_out", 31 0;
v0x10d63ef00_0 .net "instruction_in", 31 0, v0x10d63feb0_0;  alias, 1 drivers
v0x10d63efb0_0 .var "instruction_out", 31 0;
v0x10d63f060_0 .net "offset_in", 11 0, L_0x10d64c750;  1 drivers
v0x10d63f110_0 .var "offset_out", 11 0;
v0x10d63f1c0_0 .net "rm0_in", 31 0, v0x10d63ffe0_0;  alias, 1 drivers
v0x10d63f270_0 .var "rm0_out", 31 0;
v0x10d63f320_0 .net "second_register_in", 31 0, L_0x10d64bb00;  alias, 1 drivers
v0x10d63f3d0_0 .var "second_register_out", 31 0;
v0x10d63f480_0 .net "src_address_in", 4 0, L_0x10d64c510;  1 drivers
v0x10d63f530_0 .var "src_address_out", 4 0;
E_0x10d63dec0 .event negedge, v0x10d63b910_0;
S_0x10d63fa00 .scope module, "fetch_registers" "FetchRegisters" 6 202, 14 26 0, S_0x10d607ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "rm0_in";
    .port_info 2 /OUTPUT 32 "rm0_out";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 32 "instruction_out";
    .port_info 5 /INPUT 1 "active";
    .port_info 6 /OUTPUT 1 "active_out";
P_0x10d63dae0 .param/l "WORD_SIZE" 0 14 26, +C4<00000000000000000000000000100000>;
v0x10d63fc60_0 .net "active", 0 0, v0x10d644470_0;  alias, 1 drivers
v0x10d63fcf0_0 .var "active_out", 0 0;
v0x10d63fd90_0 .net "clk", 0 0, v0x10d64a290_0;  alias, 1 drivers
v0x10d63fe20_0 .net "instruction_in", 31 0, v0x10d643760_0;  alias, 1 drivers
v0x10d63feb0_0 .var "instruction_out", 31 0;
v0x10d63ff40_0 .net "rm0_in", 31 0, v0x10d64a0b0_0;  1 drivers
v0x10d63ffe0_0 .var "rm0_out", 31 0;
S_0x10d640140 .scope module, "instruction_cache" "Cache" 6 174, 15 26 0, S_0x10d607ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "access";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 1 "op";
    .port_info 6 /INPUT 1 "byte_op";
    .port_info 7 /INPUT 1 "mem_data_ready";
    .port_info 8 /INPUT 128 "mem_data_out";
    .port_info 9 /INPUT 1 "memory_in_use";
    .port_info 10 /OUTPUT 32 "data_out";
    .port_info 11 /OUTPUT 1 "data_ready";
    .port_info 12 /OUTPUT 1 "mem_enable";
    .port_info 13 /OUTPUT 1 "mem_op";
    .port_info 14 /OUTPUT 1 "mem_op_init";
    .port_info 15 /OUTPUT 1 "mem_op_done";
    .port_info 16 /OUTPUT 128 "mem_data_in";
    .port_info 17 /OUTPUT 32 "mem_address";
P_0x10d640300 .param/l "ADDRESS_WIDTH" 0 15 55, +C4<00000000000000000000000000100000>;
P_0x10d640340 .param/l "END_BYTE_OFFSET" 0 15 70, +C4<00000000000000000000000000000000>;
P_0x10d640380 .param/l "END_TAG" 0 15 66, +C4<00000000000000000000000000000000100>;
P_0x10d6403c0 .param/l "END_WORD_OFFSET" 0 15 68, +C4<0000000000000000000000000000000000010>;
P_0x10d640400 .param/l "FULL_OFFSET_WIDTH" 0 15 61, +C4<000000000000000000000000000000100>;
P_0x10d640440 .param/l "INIT_BYTE_OFFSET" 0 15 69, +C4<00000000000000000000000000000000000001>;
P_0x10d640480 .param/l "INIT_TAG" 0 15 65, +C4<000000000000000000000000000011111>;
P_0x10d6404c0 .param/l "INIT_WORD_OFFSET" 0 15 67, +C4<000000000000000000000000000000000011>;
P_0x10d640500 .param/l "LINE_SIZE" 0 15 57, +C4<00000000000000000000000010000000>;
P_0x10d640540 .param/l "NUM_LINES" 0 15 58, +C4<00000000000000000000000000000100>;
P_0x10d640580 .param/l "TAG_WIDTH" 0 15 62, +C4<0000000000000000000000000000011100>;
P_0x10d6405c0 .param/l "WORDS_PER_LINE" 0 15 60, +C4<00000000000000000000000000000100>;
P_0x10d640600 .param/l "WORD_WIDTH" 0 15 56, +C4<00000000000000000000000000100000>;
v0x10d6432f0_0 .net "access", 0 0, L_0x128008010;  alias, 1 drivers
v0x10d6433a0_0 .net "address", 31 0, L_0x10d64a660;  alias, 1 drivers
v0x10d643450_0 .net "byte_op", 0 0, L_0x1280080a0;  alias, 1 drivers
v0x10d643500_0 .net "clk", 0 0, v0x10d64a290_0;  alias, 1 drivers
v0x10d643610 .array "data_array", 15 0, 31 0;
v0x10d6436b0_0 .net "data_in", 31 0, L_0x10d64a750;  alias, 1 drivers
v0x10d643760_0 .var "data_out", 31 0;
v0x10d643800_0 .net "data_ready", 0 0, o0x1100144f0;  alias, 0 drivers
v0x10d643890_0 .var "dirty_array", 3 0;
v0x10d6439c0_0 .var "hit", 0 0;
v0x10d643a60_0 .net "hit0", 0 0, L_0x10d64a990;  1 drivers
v0x10d643b10_0 .net "hit1", 0 0, L_0x10d64add0;  1 drivers
v0x10d643ba0_0 .net "hit2", 0 0, L_0x10d64b210;  1 drivers
v0x10d643c30_0 .net "hit3", 0 0, L_0x10d64b610;  1 drivers
v0x10d643ce0_0 .net "hit_signals", 3 0, L_0x10d64b970;  1 drivers
v0x10d643d90_0 .var/i "i", 31 0;
v0x10d643e20_0 .var/i "j", 31 0;
v0x10d643fb0_0 .net "line_number", 1 0, v0x10d642f10_0;  1 drivers
v0x10d644070 .array "lru_counters", 0 3, 1 0;
v0x10d644100_0 .var "mem_address", 31 0;
v0x10d644190_0 .var "mem_data_in", 127 0;
v0x10d644220_0 .net "mem_data_out", 127 0, v0x10d645a70_0;  alias, 1 drivers
v0x10d6442b0_0 .net "mem_data_ready", 0 0, v0x10d645b40_0;  alias, 1 drivers
v0x10d644340_0 .var "mem_enable", 0 0;
v0x10d6443d0_0 .var "mem_op", 0 0;
v0x10d644470_0 .var "mem_op_done", 0 0;
v0x10d644520_0 .var "mem_op_init", 0 0;
v0x10d6445b0_0 .net "memory_in_use", 0 0, v0x10d645d30_0;  alias, 1 drivers
v0x10d644650_0 .net "op", 0 0, L_0x128008058;  alias, 1 drivers
v0x10d6446f0_0 .var/i "replace_index", 31 0;
v0x10d6447a0_0 .net "reset", 0 0, v0x10d64a5d0_0;  alias, 1 drivers
v0x10d644840 .array "tag_array", 0 3, 27 0;
v0x10d644980_0 .var "valid_array", 3 0;
E_0x10d640b80 .event posedge, v0x10d6447a0_0, v0x10d63b910_0;
L_0x10d64aaf0 .part L_0x10d64a660, 4, 28;
L_0x10d64abd0 .part v0x10d644980_0, 0, 1;
L_0x10d64af30 .part L_0x10d64a660, 4, 28;
L_0x10d64b050 .part v0x10d644980_0, 1, 1;
L_0x10d64b370 .part L_0x10d64a660, 4, 28;
L_0x10d64b450 .part v0x10d644980_0, 2, 1;
L_0x10d64b770 .part L_0x10d64a660, 4, 28;
L_0x10d64b810 .part v0x10d644980_0, 3, 1;
L_0x10d64b970 .concat [ 1 1 1 1], L_0x10d64b610, L_0x10d64b210, L_0x10d64add0, L_0x10d64a990;
S_0x10d640e90 .scope module, "comp0" "tag_comparator" 15 85, 16 22 0, S_0x10d640140;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x10d641060 .param/l "TAG_WIDTH" 0 16 28, +C4<0000000000000000000000000000011100>;
v0x10d6410e0_0 .net *"_ivl_0", 0 0, L_0x10d64a8b0;  1 drivers
L_0x1280080e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10d6411c0_0 .net/2u *"_ivl_2", 0 0, L_0x1280080e8;  1 drivers
v0x10d641270_0 .net "hit", 0 0, L_0x10d64a990;  alias, 1 drivers
v0x10d641320_0 .net "input_tag", 27 0, L_0x10d64aaf0;  1 drivers
v0x10d644840_0 .array/port v0x10d644840, 0;
v0x10d6413d0_0 .net "stored_tag", 27 0, v0x10d644840_0;  1 drivers
v0x10d6414c0_0 .net "valid", 0 0, L_0x10d64abd0;  1 drivers
L_0x10d64a8b0 .cmp/eq 28, L_0x10d64aaf0, v0x10d644840_0;
L_0x10d64a990 .functor MUXZ 1, L_0x1280080e8, L_0x10d64a8b0, L_0x10d64abd0, C4<>;
S_0x10d6415a0 .scope module, "comp1" "tag_comparator" 15 86, 16 22 0, S_0x10d640140;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x10d641770 .param/l "TAG_WIDTH" 0 16 28, +C4<0000000000000000000000000000011100>;
v0x10d6417f0_0 .net *"_ivl_0", 0 0, L_0x10d64acb0;  1 drivers
L_0x128008130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10d641920_0 .net/2u *"_ivl_2", 0 0, L_0x128008130;  1 drivers
v0x10d6419d0_0 .net "hit", 0 0, L_0x10d64add0;  alias, 1 drivers
v0x10d641a80_0 .net "input_tag", 27 0, L_0x10d64af30;  1 drivers
v0x10d644840_1 .array/port v0x10d644840, 1;
v0x10d641b30_0 .net "stored_tag", 27 0, v0x10d644840_1;  1 drivers
v0x10d641c20_0 .net "valid", 0 0, L_0x10d64b050;  1 drivers
L_0x10d64acb0 .cmp/eq 28, L_0x10d64af30, v0x10d644840_1;
L_0x10d64add0 .functor MUXZ 1, L_0x128008130, L_0x10d64acb0, L_0x10d64b050, C4<>;
S_0x10d641d00 .scope module, "comp2" "tag_comparator" 15 87, 16 22 0, S_0x10d640140;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x10d641ec0 .param/l "TAG_WIDTH" 0 16 28, +C4<0000000000000000000000000000011100>;
v0x10d641f40_0 .net *"_ivl_0", 0 0, L_0x10d64b130;  1 drivers
L_0x128008178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10d642090_0 .net/2u *"_ivl_2", 0 0, L_0x128008178;  1 drivers
v0x10d642140_0 .net "hit", 0 0, L_0x10d64b210;  alias, 1 drivers
v0x10d6421f0_0 .net "input_tag", 27 0, L_0x10d64b370;  1 drivers
v0x10d644840_2 .array/port v0x10d644840, 2;
v0x10d6422a0_0 .net "stored_tag", 27 0, v0x10d644840_2;  1 drivers
v0x10d642390_0 .net "valid", 0 0, L_0x10d64b450;  1 drivers
L_0x10d64b130 .cmp/eq 28, L_0x10d64b370, v0x10d644840_2;
L_0x10d64b210 .functor MUXZ 1, L_0x128008178, L_0x10d64b130, L_0x10d64b450, C4<>;
S_0x10d642470 .scope module, "comp3" "tag_comparator" 15 88, 16 22 0, S_0x10d640140;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x10d642630 .param/l "TAG_WIDTH" 0 16 28, +C4<0000000000000000000000000000011100>;
v0x10d6426b0_0 .net *"_ivl_0", 0 0, L_0x10d64b530;  1 drivers
L_0x1280081c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x10d6427f0_0 .net/2u *"_ivl_2", 0 0, L_0x1280081c0;  1 drivers
v0x10d6428a0_0 .net "hit", 0 0, L_0x10d64b610;  alias, 1 drivers
v0x10d642950_0 .net "input_tag", 27 0, L_0x10d64b770;  1 drivers
v0x10d644840_3 .array/port v0x10d644840, 3;
v0x10d642a00_0 .net "stored_tag", 27 0, v0x10d644840_3;  1 drivers
v0x10d642af0_0 .net "valid", 0 0, L_0x10d64b810;  1 drivers
L_0x10d64b530 .cmp/eq 28, L_0x10d64b770, v0x10d644840_3;
L_0x10d64b610 .functor MUXZ 1, L_0x1280081c0, L_0x10d64b530, L_0x10d64b810, C4<>;
S_0x10d642bd0 .scope module, "encoder" "priority_encoder" 15 95, 17 22 0, S_0x10d640140;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "hit";
    .port_info 1 /OUTPUT 2 "line_number";
v0x10d642e50_0 .net "hit", 3 0, L_0x10d64b970;  alias, 1 drivers
v0x10d642f10_0 .var "line_number", 1 0;
E_0x10d642e00 .event anyedge, v0x10d642e50_0;
S_0x10d642fd0 .scope task, "update_lru" "update_lru" 15 99, 15 99 0, S_0x10d640140;
 .timescale -9 -12;
v0x10d643190_0 .var "accessed_line", 1 0;
v0x10d643240_0 .var/i "i", 31 0;
TD_Abejaruco_tb.uut.instruction_cache.update_lru ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d643240_0, 0, 32;
T_10.4 ;
    %load/vec4 v0x10d643240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.5, 5;
    %load/vec4 v0x10d643190_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x10d644070, 4;
    %ix/getv/s 4, v0x10d643240_0;
    %load/vec4a v0x10d644070, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.6, 5;
    %ix/getv/s 4, v0x10d643240_0;
    %load/vec4a v0x10d644070, 4;
    %subi 1, 0, 2;
    %ix/getv/s 4, v0x10d643240_0;
    %store/vec4a v0x10d644070, 4, 0;
T_10.6 ;
    %load/vec4 v0x10d643240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d643240_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x10d643190_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x10d644070, 4, 0;
    %end;
S_0x10d644ca0 .scope module, "main_memory" "Memory" 6 158, 18 26 0, S_0x10d607ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 128 "data_in";
    .port_info 5 /INPUT 1 "op_init";
    .port_info 6 /INPUT 1 "op_done";
    .port_info 7 /OUTPUT 128 "data_out";
    .port_info 8 /OUTPUT 1 "data_ready";
    .port_info 9 /OUTPUT 1 "memory_in_use";
P_0x10d644e60 .param/l "ADDRESS_SIZE" 0 18 26, +C4<00000000000000000000000000100000>;
P_0x10d644ea0 .param/l "CACHE_LINE_SIZE" 0 18 27, +C4<00000000000000000000000010000000>;
P_0x10d644ee0 .param/l "MEMORY_LOCATIONS" 0 18 28, +C4<00000000000000000001000000000000>;
P_0x10d644f20 .param/l "OP_DELAY_CYCLES" 0 18 29, +C4<00000000000000000000000000000011>;
P_0x10d644f60 .param/str "PROGRAM" 0 18 30, "./programs/random_binary.o";
v0x10d6457a0_0 .net "address", 31 0, v0x10d644100_0;  alias, 1 drivers
v0x10d645870_0 .net "clk", 0 0, v0x10d64a290_0;  alias, 1 drivers
v0x10d645900_0 .var "counter", 2 0;
v0x10d6459b0_0 .net "data_in", 127 0, v0x10d644190_0;  alias, 1 drivers
v0x10d645a70_0 .var "data_out", 127 0;
v0x10d645b40_0 .var "data_ready", 0 0;
v0x10d645bf0_0 .net "enable", 0 0, v0x10d644340_0;  alias, 1 drivers
v0x10d645ca0 .array "memory", 4095 0, 7 0;
v0x10d645d30_0 .var "memory_in_use", 0 0;
v0x10d645e40_0 .net "op", 0 0, v0x10d6443d0_0;  alias, 1 drivers
v0x10d645ed0_0 .net "op_done", 0 0, v0x10d644470_0;  alias, 1 drivers
v0x10d645fa0_0 .net "op_init", 0 0, v0x10d644520_0;  alias, 1 drivers
v0x10d646030_0 .var "state", 1 0;
E_0x10d645290 .event posedge, v0x10d644520_0;
S_0x10d6452d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 18 103, 18 103 0, S_0x10d644ca0;
 .timescale -9 -12;
v0x10d645490_0 .var/i "i", 31 0;
S_0x10d645540 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 18 111, 18 111 0, S_0x10d644ca0;
 .timescale -9 -12;
v0x10d645710_0 .var/i "i", 31 0;
S_0x10d646180 .scope module, "register_file" "RegisterFile" 6 219, 19 26 0, S_0x10d607ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "write_idx";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 5 "read_idx_1";
    .port_info 6 /INPUT 5 "read_idx_2";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
P_0x10d6462f0 .param/l "INDEX_WIDTH" 0 19 28, +C4<00000000000000000000000000000101>;
P_0x10d646330 .param/l "NUM_REGS" 0 19 27, +C4<00000000000000000000000000100000>;
P_0x10d646370 .param/l "WORD_SIZE" 0 19 26, +C4<00000000000000000000000000100000>;
v0x10d646910_0 .net *"_ivl_11", 6 0, L_0x10d64be30;  1 drivers
L_0x128008250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10d6469d0_0 .net *"_ivl_14", 1 0, L_0x128008250;  1 drivers
v0x10d646a70_0 .net *"_ivl_15", 63 0, L_0x10d64bfd0;  1 drivers
v0x10d646b00_0 .net *"_ivl_3", 31 0, L_0x10d64bba0;  1 drivers
v0x10d646b90_0 .net *"_ivl_5", 6 0, L_0x10d64bc40;  1 drivers
L_0x128008208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x10d646c60_0 .net *"_ivl_8", 1 0, L_0x128008208;  1 drivers
v0x10d646d10_0 .net *"_ivl_9", 31 0, L_0x10d64bd60;  1 drivers
v0x10d646dc0_0 .net "clk", 0 0, v0x10d64a290_0;  alias, 1 drivers
v0x10d646e50 .array "r", 31 0, 31 0;
v0x10d646f60_0 .net "read_data_1", 31 0, L_0x10d64ba60;  alias, 1 drivers
v0x10d647010_0 .net "read_data_2", 31 0, L_0x10d64bb00;  alias, 1 drivers
v0x10d6470a0_0 .net "read_idx_1", 4 0, L_0x10d64c0f0;  1 drivers
v0x10d647130_0 .net "read_idx_2", 4 0, L_0x10d64c1d0;  1 drivers
v0x10d6471d0_0 .net "reset", 0 0, v0x10d64a5d0_0;  alias, 1 drivers
v0x10d647280_0 .net "write_data", 31 0, v0x10d649f00_0;  1 drivers
v0x10d647320_0 .net "write_enable", 0 0, v0x10d649f90_0;  1 drivers
v0x10d6473c0_0 .net "write_idx", 4 0, v0x10d64a020_0;  1 drivers
L_0x10d64ba60 .part L_0x10d64bfd0, 32, 32;
L_0x10d64bb00 .part L_0x10d64bfd0, 0, 32;
L_0x10d64bba0 .array/port v0x10d646e50, L_0x10d64bc40;
L_0x10d64bc40 .concat [ 5 2 0 0], L_0x10d64c0f0, L_0x128008208;
L_0x10d64bd60 .array/port v0x10d646e50, L_0x10d64be30;
L_0x10d64be30 .concat [ 5 2 0 0], L_0x10d64c1d0, L_0x128008250;
L_0x10d64bfd0 .concat [ 32 32 0 0], L_0x10d64bd60, L_0x10d64bba0;
S_0x10d646680 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 45, 19 45 0, S_0x10d646180;
 .timescale -9 -12;
v0x10d646850_0 .var/i "i", 31 0;
    .scope S_0x10d644ca0;
T_11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10d646030_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x10d645900_0, 0, 3;
    %end;
    .thread T_11, $init;
    .scope S_0x10d644ca0;
T_12 ;
    %vpi_call/w 18 47 "$display", "HOLAAAA----" {0 0 0};
    %vpi_call/w 18 49 "$readmemh", P_0x10d644f60, v0x10d645ca0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d645b40_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x10d644ca0;
T_13 ;
    %wait E_0x10d645290;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d645d30_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x10d644ca0;
T_14 ;
    %wait E_0x10d63b8d0;
    %vpi_call/w 18 74 "$display", "[ MEMORY ] - the address is %h", v0x10d6457a0_0 {0 0 0};
    %load/vec4 v0x10d645bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x10d646030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x10d646030_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x10d645900_0, 0, 3;
    %jmp T_14.5;
T_14.3 ;
    %vpi_call/w 18 86 "$display", "Entra en wait %d", v0x10d645900_0 {0 0 0};
    %load/vec4 v0x10d645900_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_14.6, 5;
    %load/vec4 v0x10d645900_0;
    %addi 1, 0, 3;
    %store/vec4 v0x10d645900_0, 0, 3;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x10d646030_0, 0, 2;
T_14.7 ;
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 18 99 "$display", "op = %b", v0x10d645e40_0 {0 0 0};
    %load/vec4 v0x10d645e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %vpi_call/w 18 102 "$display", "Entra en write" {0 0 0};
    %fork t_5, S_0x10d6452d0;
    %jmp t_4;
    .scope S_0x10d6452d0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d645490_0, 0, 32;
T_14.10 ;
    %load/vec4 v0x10d645490_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.11, 5;
    %load/vec4 v0x10d6459b0_0;
    %load/vec4 v0x10d645490_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0x10d6457a0_0;
    %load/vec4 v0x10d645490_0;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x10d645ca0, 4, 0;
    %load/vec4 v0x10d645490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d645490_0, 0, 32;
    %jmp T_14.10;
T_14.11 ;
    %end;
    .scope S_0x10d644ca0;
t_4 %join;
    %jmp T_14.9;
T_14.8 ;
    %vpi_call/w 18 110 "$display", "Entra en read" {0 0 0};
    %fork t_7, S_0x10d645540;
    %jmp t_6;
    .scope S_0x10d645540;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d645710_0, 0, 32;
T_14.12 ;
    %load/vec4 v0x10d645710_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_14.13, 5;
    %load/vec4 v0x10d6457a0_0;
    %load/vec4 v0x10d645710_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x10d645ca0, 4;
    %load/vec4 v0x10d645710_0;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x10d645a70_0, 4, 8;
    %load/vec4 v0x10d645710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d645710_0, 0, 32;
    %jmp T_14.12;
T_14.13 ;
    %end;
    .scope S_0x10d644ca0;
t_6 %join;
T_14.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d645b40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10d646030_0, 0, 2;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
T_14.0 ;
    %load/vec4 v0x10d645ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d645b40_0, 0, 1;
T_14.14 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x10d642bd0;
T_15 ;
    %wait E_0x10d642e00;
    %load/vec4 v0x10d642e50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x10d642f10_0, 0, 2;
    %jmp T_15.5;
T_15.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10d642f10_0, 0, 2;
    %jmp T_15.5;
T_15.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x10d642f10_0, 0, 2;
    %jmp T_15.5;
T_15.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x10d642f10_0, 0, 2;
    %jmp T_15.5;
T_15.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x10d642f10_0, 0, 2;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x10d640140;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d643d90_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x10d643d90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x10d643d90_0;
    %store/vec4 v0x10d644980_0, 4, 1;
    %load/vec4 v0x10d643d90_0;
    %pad/s 2;
    %ix/getv/s 4, v0x10d643d90_0;
    %store/vec4a v0x10d644070, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x10d643d90_0;
    %store/vec4 v0x10d643890_0, 4, 1;
    %load/vec4 v0x10d643d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d643d90_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d644520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d644470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d644340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d6443d0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x10d640140;
T_17 ;
    %wait E_0x10d640b80;
    %vpi_call/w 15 135 "$display", "The access is: %b", v0x10d6432f0_0 {0 0 0};
    %load/vec4 v0x10d6432f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x10d644470_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d644470_0, 0, 1;
T_17.2 ;
    %load/vec4 v0x10d6447a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d643d90_0, 0, 32;
T_17.6 ;
    %load/vec4 v0x10d643d90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_17.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x10d643d90_0;
    %store/vec4 v0x10d644980_0, 4, 1;
    %load/vec4 v0x10d643d90_0;
    %pad/s 2;
    %ix/getv/s 4, v0x10d643d90_0;
    %store/vec4a v0x10d644070, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x10d643d90_0;
    %store/vec4 v0x10d643890_0, 4, 1;
    %load/vec4 v0x10d643d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d643d90_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d644520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d644470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d644340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d6443d0_0, 0, 1;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x10d644650_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.8, 4;
    %load/vec4 v0x10d643ce0_0;
    %or/r;
    %store/vec4 v0x10d6439c0_0, 0, 1;
    %load/vec4 v0x10d6439c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x10d643450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %load/vec4 v0x10d6436b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x10d643fb0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x10d6433a0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x10d6433a0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v0x10d643610, 4, 5;
    %jmp T_17.13;
T_17.12 ;
    %load/vec4 v0x10d643450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v0x10d6436b0_0;
    %load/vec4 v0x10d643fb0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x10d6433a0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x10d643610, 4, 0;
    %jmp T_17.15;
T_17.14 ;
    %vpi_call/w 15 172 "$display", "Warning: byte_op is not 0 or 1" {0 0 0};
T_17.15 ;
T_17.13 ;
    %load/vec4 v0x10d643fb0_0;
    %store/vec4 v0x10d643190_0, 0, 2;
    %fork TD_Abejaruco_tb.uut.instruction_cache.update_lru, S_0x10d642fd0;
    %join;
    %jmp T_17.11;
T_17.10 ;
    %vpi_call/w 15 179 "$display", "----> Miss" {0 0 0};
    %load/vec4 v0x10d6439c0_0;
    %inv;
    %vpi_call/w 15 180 "$display", "Miss values: clk=%b, reset=%b, address=%b, data_in=%h, op=%b, byte_op=%b, miss=%d, mem_data_ready=%d", v0x10d643500_0, v0x10d6447a0_0, v0x10d6433a0_0, v0x10d6436b0_0, v0x10d644650_0, v0x10d643450_0, S<0,vec4,u1>, v0x10d6442b0_0 {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d6446f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d643e20_0, 0, 32;
T_17.16 ;
    %load/vec4 v0x10d643e20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_17.17, 5;
    %ix/getv/s 4, v0x10d643e20_0;
    %load/vec4a v0x10d644070, 4;
    %ix/getv/s 4, v0x10d6446f0_0;
    %load/vec4a v0x10d644070, 4;
    %cmp/u;
    %jmp/0xz  T_17.18, 5;
    %load/vec4 v0x10d643e20_0;
    %store/vec4 v0x10d6446f0_0, 0, 32;
T_17.18 ;
    %load/vec4 v0x10d643e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d643e20_0, 0, 32;
    %jmp T_17.16;
T_17.17 ;
    %vpi_call/w 15 192 "$display", "----> Valid: %b", &PV<v0x10d644980_0, v0x10d6446f0_0, 1> {0 0 0};
    %vpi_call/w 15 193 "$display", "----> Dirty: %b", &PV<v0x10d643890_0, v0x10d6446f0_0, 1> {0 0 0};
    %load/vec4 v0x10d644980_0;
    %load/vec4 v0x10d6446f0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.22, 9;
    %load/vec4 v0x10d643890_0;
    %load/vec4 v0x10d6446f0_0;
    %part/s 1;
    %and;
T_17.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %vpi_call/w 15 197 "$display", "----> Memory access to write" {0 0 0};
    %load/vec4 v0x10d6445b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d644520_0, 0, 1;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x10d643610, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d644190_0, 4, 32;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x10d643610, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d644190_0, 4, 32;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x10d643610, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d644190_0, 4, 32;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x10d643610, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d644190_0, 4, 32;
    %ix/getv/s 4, v0x10d6446f0_0;
    %load/vec4a v0x10d644840, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d644100_0, 4, 28;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d644100_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d6443d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d644340_0, 0, 1;
    %jmp T_17.24;
T_17.23 ;
    %load/vec4 v0x10d644520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.27, 9;
    %load/vec4 v0x10d6442b0_0;
    %and;
T_17.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d644470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x10d6446f0_0;
    %store/vec4 v0x10d644980_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d644340_0, 0, 1;
T_17.25 ;
T_17.24 ;
    %jmp T_17.21;
T_17.20 ;
    %load/vec4 v0x10d644980_0;
    %load/vec4 v0x10d6446f0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.30, 4;
    %load/vec4 v0x10d643890_0;
    %load/vec4 v0x10d6446f0_0;
    %part/s 1;
    %and;
T_17.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.28, 8;
    %vpi_call/w 15 224 "$display", "----> Memory access to read" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d644470_0, 0, 1;
    %load/vec4 v0x10d6433a0_0;
    %store/vec4 v0x10d644100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d6443d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d644340_0, 0, 1;
    %load/vec4 v0x10d644520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.33, 9;
    %load/vec4 v0x10d6442b0_0;
    %and;
T_17.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.31, 8;
    %load/vec4 v0x10d644220_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %store/vec4a v0x10d643610, 4, 0;
    %load/vec4 v0x10d644220_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x10d643610, 4, 0;
    %load/vec4 v0x10d644220_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x10d643610, 4, 0;
    %load/vec4 v0x10d644220_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x10d643610, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d644340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d644520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d644470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x10d6446f0_0;
    %store/vec4 v0x10d643890_0, 4, 1;
T_17.31 ;
    %jmp T_17.29;
T_17.28 ;
    %load/vec4 v0x10d644980_0;
    %load/vec4 v0x10d6446f0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.36, 4;
    %load/vec4 v0x10d643890_0;
    %load/vec4 v0x10d6446f0_0;
    %part/s 1;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.34, 8;
    %vpi_call/w 15 247 "$display", "----> Write" {0 0 0};
    %load/vec4 v0x10d643450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.37, 8;
    %load/vec4 v0x10d6436b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x10d6433a0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x10d6433a0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v0x10d643610, 4, 5;
    %jmp T_17.38;
T_17.37 ;
    %load/vec4 v0x10d643450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.39, 8;
    %load/vec4 v0x10d6436b0_0;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x10d6433a0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x10d643610, 4, 0;
    %jmp T_17.40;
T_17.39 ;
    %vpi_call/w 15 258 "$display", "Warning: byte_op is not 0 or 1" {0 0 0};
T_17.40 ;
T_17.38 ;
    %load/vec4 v0x10d6433a0_0;
    %parti/s 28, 4, 4;
    %ix/getv/s 4, v0x10d6446f0_0;
    %store/vec4a v0x10d644840, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x10d6446f0_0;
    %store/vec4 v0x10d644980_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x10d6446f0_0;
    %store/vec4 v0x10d643890_0, 4, 1;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 2;
    %store/vec4 v0x10d643190_0, 0, 2;
    %fork TD_Abejaruco_tb.uut.instruction_cache.update_lru, S_0x10d642fd0;
    %join;
T_17.34 ;
T_17.29 ;
T_17.21 ;
T_17.11 ;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x10d644650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.41, 4;
    %load/vec4 v0x10d643ce0_0;
    %or/r;
    %store/vec4 v0x10d6439c0_0, 0, 1;
    %load/vec4 v0x10d6439c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.43, 8;
    %vpi_call/w 15 275 "$display", "----> Hit" {0 0 0};
    %load/vec4 v0x10d6439c0_0;
    %inv;
    %vpi_call/w 15 276 "$display", "Hit values: clk=%b, reset=%b, address=%b, data_in=%h, op=%b, byte_op=%b, miss=%d, mem_data_ready=%d", v0x10d643500_0, v0x10d6447a0_0, v0x10d6433a0_0, v0x10d6436b0_0, v0x10d644650_0, v0x10d643450_0, S<0,vec4,u1>, v0x10d6442b0_0 {1 0 0};
    %load/vec4 v0x10d643450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.45, 8;
    %pushi/vec4 0, 0, 25;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d643760_0, 4, 25;
    %load/vec4 v0x10d643fb0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x10d6433a0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x10d643610, 4;
    %load/vec4 v0x10d6433a0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d643760_0, 4, 8;
    %jmp T_17.46;
T_17.45 ;
    %load/vec4 v0x10d643450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.47, 8;
    %load/vec4 v0x10d643fb0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x10d6433a0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x10d643610, 4;
    %store/vec4 v0x10d643760_0, 0, 32;
    %jmp T_17.48;
T_17.47 ;
    %vpi_call/w 15 289 "$display", "Warning: byte_op is not 0 or 1" {0 0 0};
T_17.48 ;
T_17.46 ;
    %load/vec4 v0x10d643fb0_0;
    %store/vec4 v0x10d643190_0, 0, 2;
    %fork TD_Abejaruco_tb.uut.instruction_cache.update_lru, S_0x10d642fd0;
    %join;
    %jmp T_17.44;
T_17.43 ;
    %load/vec4 v0x10d6433a0_0;
    %parti/s 28, 4, 4;
    %concati/vec4 0, 0, 4;
    %store/vec4 v0x10d644100_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d644340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d6443d0_0, 0, 1;
    %vpi_call/w 15 299 "$display", "The cache address is: %b", v0x10d6433a0_0 {0 0 0};
    %vpi_call/w 15 300 "$display", "The cache address value is: %h", v0x10d643760_0 {0 0 0};
    %vpi_call/w 15 302 "$display", "The memory address is: %b", v0x10d644100_0 {0 0 0};
    %vpi_call/w 15 303 "$display", "The memory address value is: %h", v0x10d644220_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d6446f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d643e20_0, 0, 32;
T_17.49 ;
    %load/vec4 v0x10d643e20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_17.50, 5;
    %ix/getv/s 4, v0x10d643e20_0;
    %load/vec4a v0x10d644070, 4;
    %ix/getv/s 4, v0x10d6446f0_0;
    %load/vec4a v0x10d644070, 4;
    %cmp/u;
    %jmp/0xz  T_17.51, 5;
    %load/vec4 v0x10d643e20_0;
    %store/vec4 v0x10d6446f0_0, 0, 32;
T_17.51 ;
    %load/vec4 v0x10d643e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d643e20_0, 0, 32;
    %jmp T_17.49;
T_17.50 ;
    %load/vec4 v0x10d6442b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.53, 8;
    %load/vec4 v0x10d644220_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %store/vec4a v0x10d643610, 4, 0;
    %load/vec4 v0x10d644220_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x10d643610, 4, 0;
    %load/vec4 v0x10d644220_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x10d643610, 4, 0;
    %load/vec4 v0x10d644220_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x10d643610, 4, 0;
    %load/vec4 v0x10d6433a0_0;
    %parti/s 28, 4, 4;
    %ix/getv/s 4, v0x10d6446f0_0;
    %store/vec4a v0x10d644840, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x10d6446f0_0;
    %store/vec4 v0x10d644980_0, 4, 1;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 2;
    %store/vec4 v0x10d643190_0, 0, 2;
    %fork TD_Abejaruco_tb.uut.instruction_cache.update_lru, S_0x10d642fd0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d644470_0, 0, 1;
    %load/vec4 v0x10d6446f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x10d6433a0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x10d643610, 4;
    %store/vec4 v0x10d643760_0, 0, 32;
T_17.53 ;
T_17.44 ;
T_17.41 ;
T_17.9 ;
T_17.5 ;
    %vpi_call/w 15 335 "$display", "Printing Cache Contents at Time: %0d", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d643d90_0, 0, 32;
T_17.55 ;
    %load/vec4 v0x10d643d90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_17.56, 5;
    %vpi_call/w 15 338 "$display", "Line %0d: Valid = %0b, Tag = %h, Data =", v0x10d643d90_0, &PV<v0x10d644980_0, v0x10d643d90_0, 1>, &A<v0x10d644840, v0x10d643d90_0 > {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d643e20_0, 0, 32;
T_17.57 ;
    %load/vec4 v0x10d643e20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_17.58, 5;
    %load/vec4 v0x10d643d90_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x10d643e20_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x10d643610, 4;
    %vpi_call/w 15 341 "$write", "%h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x10d643e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d643e20_0, 0, 32;
    %jmp T_17.57;
T_17.58 ;
    %vpi_call/w 15 343 "$display", " " {0 0 0};
    %load/vec4 v0x10d643d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d643d90_0, 0, 32;
    %jmp T_17.55;
T_17.56 ;
    %vpi_call/w 15 345 "$display", "\012" {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x10d63fa00;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d63ffe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d63feb0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x10d63fa00;
T_19 ;
    %wait E_0x10d63dec0;
    %load/vec4 v0x10d63fc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %vpi_call/w 14 46 "$display", "FetchRegisters: rm0_in = %h, instruction_in = %h", v0x10d63ff40_0, v0x10d63fe20_0 {0 0 0};
    %load/vec4 v0x10d63ff40_0;
    %store/vec4 v0x10d63ffe0_0, 0, 32;
    %load/vec4 v0x10d63fe20_0;
    %store/vec4 v0x10d63feb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d63fcf0_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63fcf0_0, 0, 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x10d646180;
T_20 ;
    %wait E_0x10d63b8d0;
    %load/vec4 v0x10d6471d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %fork t_9, S_0x10d646680;
    %jmp t_8;
    .scope S_0x10d646680;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d646850_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x10d646850_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x10d646850_0;
    %store/vec4a v0x10d646e50, 4, 0;
    %load/vec4 v0x10d646850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d646850_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %end;
    .scope S_0x10d646180;
t_8 %join;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x10d647320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x10d647280_0;
    %load/vec4 v0x10d6473c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10d646e50, 0, 4;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x10d63cb90;
T_21 ;
    %wait E_0x10d63cea0;
    %load/vec4 v0x10d63d440_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %jmp T_21.6;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d63d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d300_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x10d63cee0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d180_0, 0, 1;
    %jmp T_21.6;
T_21.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d63d550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d63d260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d63d300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10d63cee0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d63cf80_0, 0, 1;
    %load/vec4 v0x10d63d0d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d180_0, 0, 1;
    %jmp T_21.9;
T_21.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d63d180_0, 0, 1;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21.6;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x10d63cee0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d63d3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d63cf80_0, 0, 1;
    %load/vec4 v0x10d63d0d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d180_0, 0, 1;
    %jmp T_21.12;
T_21.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d63d180_0, 0, 1;
    %jmp T_21.12;
T_21.12 ;
    %pop/vec4 1;
    %jmp T_21.6;
T_21.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d63d020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d300_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x10d63cee0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d180_0, 0, 1;
    %jmp T_21.6;
T_21.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d63d020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d300_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x10d63cee0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d63d180_0, 0, 1;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x10d63d6e0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d63f270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d63efb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d63f270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d63efb0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x10d63d6e0;
T_23 ;
    %wait E_0x10d63dec0;
    %vpi_call/w 13 75 "$display", "DecodeRegisters: rm0_in = %h, instruction_in = %h", v0x10d63f1c0_0, v0x10d63ef00_0 {0 0 0};
    %load/vec4 v0x10d63f1c0_0;
    %store/vec4 v0x10d63f270_0, 0, 32;
    %load/vec4 v0x10d63ef00_0;
    %store/vec4 v0x10d63efb0_0, 0, 32;
    %load/vec4 v0x10d63eda0_0;
    %store/vec4 v0x10d63ee50_0, 0, 32;
    %load/vec4 v0x10d63f320_0;
    %store/vec4 v0x10d63f3d0_0, 0, 32;
    %load/vec4 v0x10d63e270_0;
    %store/vec4 v0x10d63e300_0, 0, 1;
    %load/vec4 v0x10d63e8d0_0;
    %store/vec4 v0x10d63e980_0, 0, 1;
    %load/vec4 v0x10d63e550_0;
    %store/vec4 v0x10d63e600_0, 0, 1;
    %load/vec4 v0x10d63e690_0;
    %store/vec4 v0x10d63e720_0, 0, 1;
    %load/vec4 v0x10d63dff0_0;
    %store/vec4 v0x10d63e080_0, 0, 2;
    %load/vec4 v0x10d63e7b0_0;
    %store/vec4 v0x10d63e840_0, 0, 1;
    %load/vec4 v0x10d63e110_0;
    %store/vec4 v0x10d63e1a0_0, 0, 1;
    %load/vec4 v0x10d63e7b0_0;
    %store/vec4 v0x10d63e840_0, 0, 1;
    %load/vec4 v0x10d63e110_0;
    %store/vec4 v0x10d63e1a0_0, 0, 1;
    %load/vec4 v0x10d63e390_0;
    %store/vec4 v0x10d63e440_0, 0, 1;
    %load/vec4 v0x10d63f480_0;
    %store/vec4 v0x10d63f530_0, 0, 5;
    %load/vec4 v0x10d63ec40_0;
    %store/vec4 v0x10d63ecf0_0, 0, 5;
    %load/vec4 v0x10d63f060_0;
    %store/vec4 v0x10d63f110_0, 0, 12;
    %jmp T_23;
    .thread T_23;
    .scope S_0x10d63b540;
T_24 ;
    %wait E_0x10d63b8d0;
    %load/vec4 v0x10d63bbd0_0;
    %assign/vec4 v0x10d63bcb0_0, 0;
    %load/vec4 v0x10d63bd50_0;
    %assign/vec4 v0x10d63be10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d63b9b0_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x10d63b9b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d63bb20_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x10d63bb20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.3, 5;
    %load/vec4 v0x10d63bcb0_0;
    %load/vec4 v0x10d63b9b0_0;
    %muli 4, 0, 32;
    %part/s 4;
    %pad/u 32;
    %load/vec4 v0x10d63be10_0;
    %load/vec4 v0x10d63bb20_0;
    %muli 4, 0, 32;
    %part/s 4;
    %pad/u 32;
    %mul;
    %load/vec4 v0x10d63b9b0_0;
    %load/vec4 v0x10d63bb20_0;
    %add;
    %muli 4, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x10d63b9b0_0;
    %muli 32, 0, 32;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %load/vec4 v0x10d63bb20_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x10d63bfd0, 4, 0;
    %load/vec4 v0x10d63bb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d63bb20_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %load/vec4 v0x10d63b9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d63b9b0_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d63b9b0_0, 0, 32;
T_24.4 ;
    %load/vec4 v0x10d63b9b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.5, 5;
    %load/vec4 v0x10d63b9b0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x10d63bfd0, 4;
    %load/vec4 v0x10d63b9b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x10d63bfd0, 4;
    %add;
    %ix/getv/s 3, v0x10d63b9b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10d63c070, 0, 4;
    %load/vec4 v0x10d63b9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d63b9b0_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d63b9b0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x10d63b9b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x10d63b9b0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x10d63c070, 4;
    %load/vec4 v0x10d63b9b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x10d63c070, 4;
    %add;
    %ix/getv/s 3, v0x10d63b9b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10d63c110, 0, 4;
    %load/vec4 v0x10d63b9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d63b9b0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d63b9b0_0, 0, 32;
T_24.8 ;
    %load/vec4 v0x10d63b9b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.9, 5;
    %load/vec4 v0x10d63b9b0_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x10d63c110, 4;
    %load/vec4 v0x10d63b9b0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x10d63c110, 4;
    %add;
    %ix/getv/s 3, v0x10d63b9b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x10d63c1b0, 0, 4;
    %load/vec4 v0x10d63b9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d63b9b0_0, 0, 32;
    %jmp T_24.8;
T_24.9 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x10d63ba60_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d63b9b0_0, 0, 32;
T_24.10 ;
    %load/vec4 v0x10d63b9b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.11, 5;
    %load/vec4 v0x10d63ba60_0;
    %ix/getv/s 4, v0x10d63b9b0_0;
    %load/vec4a v0x10d63c1b0, 4;
    %pad/u 64;
    %add;
    %store/vec4 v0x10d63ba60_0, 0, 64;
    %load/vec4 v0x10d63b9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x10d63b9b0_0, 0, 32;
    %jmp T_24.10;
T_24.11 ;
    %load/vec4 v0x10d63ba60_0;
    %parti/s 32, 32, 7;
    %or/r;
    %assign/vec4 v0x10d63beb0_0, 0;
    %load/vec4 v0x10d63ba60_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x10d63c250_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x10d608390;
T_25 ;
    %wait E_0x10d6085d0;
    %vpi_call/w 7 58 "$display", "[ ALU ] - Value of first register: %d  Value of second register: %d Operation %d", v0x10d63c4a0_0, v0x10d63c590_0, v0x10d63c380_0 {0 0 0};
    %load/vec4 v0x10d63c380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0x10d63c8e0_0;
    %load/vec4 v0x10d63ca10_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x10d63c730_0, 0;
    %assign/vec4 v0x10d63c660_0, 0;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0x10d63c8e0_0;
    %load/vec4 v0x10d63ca10_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x10d63c730_0, 0;
    %assign/vec4 v0x10d63c660_0, 0;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0x10d63c850_0;
    %load/vec4 v0x10d63c850_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x10d63c730_0, 0;
    %assign/vec4 v0x10d63c660_0, 0;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x10d607ec0;
T_26 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x10d64a0b0_0, 0, 32;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x10d64a140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d64a1d0_0, 0, 32;
    %end;
    .thread T_26, $init;
    .scope S_0x10d607ec0;
T_27 ;
    %wait E_0x10d63b8d0;
    %load/vec4 v0x10d649b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x10d64a0b0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x10d64a0b0_0, 0, 32;
T_27.0 ;
    %vpi_call/w 6 316 "$display", "Fetch stage values: rm0 = %h, instruction = %h", v0x10d649040_0, v0x10d648f70_0 {0 0 0};
    %load/vec4 v0x10d648ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %vpi_call/w 6 319 "$display", "Control unit values: branch = %b, reg_write = %b, mem_read = %b, mem_to_reg = %b, alu_op = %b, mem_write = %b, alu_src = %b", v0x10d647da0_0, v0x10d648340_0, v0x10d647fd0_0, v0x10d6480a0_0, v0x10d647c40_0, v0x10d648170_0, v0x10d647cd0_0 {0 0 0};
T_27.2 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x11d7ca5c0;
T_28 ;
    %alloc S_0x10d6066d0;
    %pushi/str "Testing Abejaruco";
    %store/str v0x10d6068d0_0;
    %fork TD_$unit.print_info, S_0x10d6066d0;
    %join;
    %free S_0x10d6066d0;
    %alloc S_0x10d606e10;
    %fork TD_Abejaruco_tb.reset_input, S_0x10d606e10;
    %join;
    %free S_0x10d606e10;
    %alloc S_0x10d606fe0;
    %fork TD_Abejaruco_tb.run_tests, S_0x10d606fe0;
    %join;
    %free S_0x10d606fe0;
    %alloc S_0x10d6066d0;
    %pushi/str "Testing finised";
    %store/str v0x10d6068d0_0;
    %fork TD_$unit.print_info, S_0x10d6066d0;
    %join;
    %free S_0x10d6066d0;
    %vpi_call/w 5 153 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "./tests/utils/display.v";
    "./tests/utils/tb_utils.v";
    "tests/abejaruco.tb.v";
    "./src/abejaruco.v";
    "./src/execution/alu.v";
    "./src/common/adder.v";
    "./src/common/full_adder.v";
    "./src/common/half_adder.v";
    "./src/execution/multiplier.v";
    "./src/decode/control_unit.v";
    "./src/decode/decode_registers.v";
    "./src/fetch/fetch_registers.v";
    "./src/memory/cache.v";
    "./src/common/tag_comparator.v";
    "./src/common/priority_encoder.v";
    "./src/memory/memory.v";
    "./src/decode/register_file.v";
