CLK500MHZ_GEN_clk_wiz.v,verilog,xil_defaultlib,../../../../AD9910V2_SERDES.srcs/sources_1/ip/CLK500MHZ_GEN/CLK500MHZ_GEN_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
CLK500MHZ_GEN.v,verilog,xil_defaultlib,../../../../AD9910V2_SERDES.srcs/sources_1/ip/CLK500MHZ_GEN/CLK500MHZ_GEN.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
