parent	,	V_191
DIV_ROUND_UP	,	F_70
"failed to unregister host1x client: %d\n"	,	L_31
SOR_PLL_0_RESISTOR_EXT	,	V_104
"DP fast link training failed: %d\n"	,	L_8
"nvidia,dpaux"	,	L_25
"failed to power up eDP link: %d\n"	,	L_6
SOR_PWM_DIV	,	V_48
dev	,	V_93
"failed to power on I/O rail: %d\n"	,	L_3
SOR_DP_TPG_SCRAMBLER_NONE	,	V_31
time_before	,	F_29
MODE_OK	,	V_186
tegra_dpaux_detach	,	F_81
DP_SET_ANSI_8B10B	,	V_27
lanes	,	V_149
"failed to power up SOR: %d\n"	,	L_10
clk_parent	,	V_183
of_parse_phandle	,	F_85
SOR_PLL_2_POWERDOWN_OVERRIDE	,	V_112
SOR_STATE_ASY_PIXELDEPTH_BPP_24_444	,	V_157
SOR_DP_CONFIG_ACTIVE_SYM_FRAC_MASK	,	V_138
tegra_sor_detach	,	F_62
SOR_LANE_SEQ_CTL_POWER_STATE_DOWN	,	V_180
tegra_output_sor_detect	,	F_73
clk_set_parent	,	F_41
DISP_CTRL_MODE_MASK	,	V_181
host1x_client_register	,	F_96
"failed to disable DP: %d\n"	,	L_16
PM0_ENABLE	,	V_72
reset_control_deassert	,	F_38
"fast link training succeeded\n"	,	L_9
TEGRA_IO_RAIL_LVDS	,	V_119
of_node	,	V_204
SOR_PWR_TRIGGER	,	V_79
GFP_KERNEL	,	V_202
DC_DISP_DISP_WIN_OPTIONS	,	V_176
SOR_PLL_0_ICHPMP	,	F_42
tegra_dc_writel	,	F_34
hdisplay	,	V_171
SOR_CSTM	,	V_175
usleep_range	,	F_22
SOR_CLK_CNTRL_DP_CLK_SEL_MASK	,	V_96
SOR_TEST_HEAD_MODE_MASK	,	V_76
device_node	,	V_199
SOR_DP_SPARE_SEQ_ENABLE	,	V_36
"failed to set DP parent clock: %d\n"	,	L_4
rst	,	V_92
tegra_output_sor_setup_clock	,	F_69
"failed to setup PWM: %d\n"	,	L_11
tegra	,	V_190
drm_mode_status	,	V_184
DC_CMD_STATE_CONTROL	,	V_75
tegra_sor_dp_train_fast	,	F_8
devm_ioremap_resource	,	F_90
u8	,	T_1
SOR_PLL_3	,	V_100
i	,	V_12
tegra_dpaux_enable	,	F_39
SOR_PLL_2	,	V_98
regs	,	V_8
SOR_PLL_1	,	V_111
SOR_PLL_0	,	V_105
SOR_SUPER_STATE_HEAD_MODE_MASK	,	V_179
SOR_CLK_CNTRL_DP_LINK_SPEED_G1_62	,	V_115
"output failed to disable: %d\n"	,	L_22
SOR_PWM_CTL_TRIGGER	,	V_53
vsync_end	,	V_166
SOR_DP_PADCTL_TX_PU	,	F_21
jiffies	,	V_54
SOR_DP_PADCTL_TX_PU_ENABLE	,	V_20
"sor"	,	L_26
SOR_DP_LINKCTL_TU_SIZE_MASK	,	V_133
platform_device	,	V_197
of_node_put	,	F_87
dc	,	V_63
tegra_sor_update	,	F_26
SOR_SUPER_STATE_MODE_NORMAL	,	V_58
SOR_CSTM_UPPER	,	V_174
VSYNC_H_POSITION	,	F_55
tegra_dpaux_disable	,	F_65
pclk	,	V_182
tegra_output_probe	,	F_88
"failed to attach DP: %d\n"	,	L_21
SOR_DP_LINKCTL_TU_SIZE	,	F_45
dev_dbg	,	F_54
"failed to power down SOR: %d\n"	,	L_15
to_tegra_dc	,	F_32
INIT_LIST_HEAD	,	F_95
tegra_sor_readl	,	F_4
tegra_output_disable	,	F_80
"failed to configure eDP link: %d\n"	,	L_7
hsync_start	,	V_169
DC_CMD_DISPLAY_COMMAND	,	V_156
SOR_PLL_2_BANDGAP_POWERDOWN	,	V_99
SOR_LANE_PREEMPHASIS_LANE0	,	F_16
tegra_sor	,	V_1
SOR_LANE_PREEMPHASIS_LANE1	,	F_15
SOR_LVDS	,	V_18
SOR_LANE_PREEMPHASIS_LANE2	,	F_14
SOR_LANE_PREEMPHASIS_LANE3	,	F_13
SOR_PLL_2_SEQ_PLLCAPPD	,	V_106
reset_control_assert	,	F_67
SOR_STATE_ASY_PROTOCOL_DP_A	,	V_160
drm_display_mode	,	V_81
tegra_drm	,	V_189
drm_connector_status	,	V_187
SOR_PLL_0_PLLREG_LEVEL_V45	,	V_103
SOR_LANE_POST_CURSOR_LANE1	,	F_19
SOR_LANE_POST_CURSOR_LANE0	,	F_20
SOR_DP_LINKCTL_LANE_COUNT_MASK	,	V_126
SOR_LANE_POST_CURSOR_LANE3	,	F_17
hbe	,	V_86
SOR_LANE_DRIVE_CURRENT_0	,	V_15
SOR_LANE_POST_CURSOR_LANE2	,	F_18
list	,	V_207
SOR_CSTM_LVDS	,	V_172
ETIMEDOUT	,	V_55
tegra_sor_power_up	,	F_35
ops	,	V_194
hbs	,	V_89
host1x_client_unregister	,	F_100
hse	,	V_87
platform_get_resource	,	F_89
SOR_DP_TPG_SCRAMBLER_GALIOS	,	V_42
DISP_CTRL_MODE_C_DISPLAY	,	V_155
SOR_DP_TPG_PATTERN_NONE	,	V_43
SOR_PWR	,	V_78
"failed to set base clock rate to %lu Hz\n"	,	L_19
aux	,	V_147
tegra_sor_probe	,	F_83
tegra_output_sor_check_mode	,	F_72
"parent"	,	L_27
SOR_LANE_PREEMPHASIS_0	,	V_16
SOR_ENABLE	,	V_177
SOR_CLK_CNTRL	,	V_95
SOR_PLL_0_VCOCAP_RST	,	V_102
"failed to detach SOR: %d\n"	,	L_14
timeout	,	V_47
tegra_dpaux_prepare	,	F_23
dev_err	,	F_40
rate	,	V_148
client	,	V_3
SOR_DP_CONFIG_WATERMARK	,	F_46
"failed to probe eDP link: %d\n"	,	L_5
tegra_sor_power_down	,	F_63
SOR_DP_CONFIG_0	,	V_135
SOR_CSTM_LINK_ACT_B	,	V_173
capabilities	,	V_150
vdisplay	,	V_170
devm_clk_get	,	F_94
SOR_DP_LINKCTL_ENHANCED_FRAME	,	V_134
clk_disable_unprepare	,	F_68
"failed to set safe parent clock: %d\n"	,	L_2
PW2_ENABLE	,	V_69
DP_TRAINING_PATTERN_DISABLE	,	V_44
drm_dp_link_configure	,	F_51
SOR_CLK_CNTRL_DP_LINK_SPEED	,	F_53
SOR_CLK_CNTRL_DP_LINK_SPEED_MASK	,	V_114
SOR_LANE_SEQ_CTL_TRIGGER	,	V_127
SOR_LANE_POST_CURSOR_0	,	V_17
base	,	V_83
ENOMEM	,	V_203
dev_get_drvdata	,	F_76
SOR_LANE_SEQ_CTL_SEQUENCE_DOWN	,	V_128
SOR_DP_PADCTL_TX_PU_MASK	,	V_21
dpaux	,	V_26
output	,	V_5
tegra_sor_remove	,	F_98
drm_dp_link	,	V_10
SOR_DP_CONFIG_DISPARITY_NEGATIVE	,	V_141
SOR_PLL_3_PLL_VDD_MODE_V3_3	,	V_101
SOR_DP_CONFIG_ACTIVE_SYM_ENABLE	,	V_140
SOR_STATE_1	,	V_163
"failed to register host1x client: %d\n"	,	L_30
SOR_DP_TPG	,	V_33
SOR_STATE_0	,	V_46
tegra_sor_attach	,	F_30
clk	,	V_91
host1x_client_to_sor	,	F_1
tegra_sor_super_update	,	F_25
SOR_DP_AUDIO_HBLANK_SYMBOLS	,	V_142
SOR_DP_PADCTL_0	,	V_19
tegra_output_sor_disable	,	F_64
tegra_output	,	V_4
SOR_DP_SPARE_MACRO_SOR_CLK	,	V_38
SOR_DP_SPARE_0	,	V_35
tegra_dc	,	V_62
encoder	,	V_64
connector_status_unknown	,	V_188
crtc	,	V_65
SOR_STATE_ASY_VSYNCPOL	,	V_158
tegra_dpaux_attach	,	F_78
SOR_LANE_SEQ_CTL	,	V_130
SOR_DP_CONFIG_WATERMARK_MASK	,	V_136
SOR_STATE_ASY_HSYNCPOL	,	V_159
SOR_LANE_SEQ_CTL_POWER_STATE_UP	,	V_129
vbe	,	V_84
SOR_DP_PADCTL_PD_TXD_1	,	V_123
SOR_DP_PADCTL_PD_TXD_2	,	V_124
SOR_DP_CONFIG_ACTIVE_SYM_POLARITY	,	V_139
SOR_DP_PADCTL_PD_TXD_3	,	V_121
"output setup failed: %d\n"	,	L_20
SOR_DP_PADCTL_PD_TXD_0	,	V_122
status	,	V_185
tegra_sor_setup_pwm	,	F_27
ENODEV	,	V_192
SOR_DP_CONFIG_ACTIVE_SYM_COUNT_MASK	,	V_137
drm_dp_aux	,	V_146
vbs	,	V_88
SOR_LANE_DRIVE_CURRENT_LANE0	,	F_12
pattern	,	V_13
SOR_PWM_CTL_DUTY_CYCLE_MASK	,	V_51
vse	,	V_85
drm_dp_link_probe	,	F_49
SOR_PLL_2_LVDS_ENABLE	,	V_108
"output cleanup failed: %d\n"	,	L_24
enabled	,	V_90
"failed to attach SOR: %d\n"	,	L_12
tegra_io_rail_power_off	,	F_66
SOR_SUPER_STATE_HEAD_MODE_AWAKE	,	V_57
SOR_TEST_HEAD_MODE_AWAKE	,	V_77
SOR_PWR_MODE_SAFE	,	V_178
tegra_dpaux_train	,	F_24
SOR_PLL_1_TMDS_TERM	,	V_110
SOR_PLL_0_POWER_OFF	,	V_117
SOR_DP_PADCTL_CM_TXD_3	,	V_22
SOR_DP_LINKCTL_LANE_COUNT	,	F_44
SOR_TEST_ATTACHED	,	V_61
tegra_dc_readl	,	F_33
SOR_DP_PADCTL_CM_TXD_0	,	V_25
SOR_DP_PADCTL_CM_TXD_2	,	V_23
clk_prepare_enable	,	F_37
SOR_DP_PADCTL_CM_TXD_1	,	V_24
err	,	V_14
tegra_dpaux_detect	,	F_74
SOR_DP_CONFIG_ACTIVE_SYM_COUNT	,	F_47
WRITE_MUX	,	V_153
EPROBE_DEFER	,	V_205
SOR_SUPER_STATE_0	,	V_45
SOR_PLL_2_PORT_POWERDOWN	,	V_113
SOR_SUPER_STATE_1	,	V_56
SOR_STATE_ASY_CRC_MODE_COMPLETE	,	V_161
DC_CMD_STATE_ACCESS	,	V_152
SOR_DP_SPARE_PANEL_INTERNAL	,	V_37
PM1_ENABLE	,	V_73
GENERAL_ACT_REQ	,	V_74
SOR_LANE_DRIVE_CURRENT_LANE1	,	F_11
SOR_DP_TPG_PATTERN_TRAIN1	,	V_32
DC_DISP_DISP_TIMING_OPTIONS	,	V_154
SOR_LANE_DRIVE_CURRENT_LANE2	,	F_10
SOR_DP_TPG_PATTERN_TRAIN2	,	V_39
SOR_LANE_DRIVE_CURRENT_LANE3	,	F_9
SOR_DP_LINKCTL_0	,	V_125
PW0_ENABLE	,	V_67
SOR_PWR_NORMAL_STATE_PU	,	V_80
vtotal	,	V_164
PW4_ENABLE	,	V_71
hsync_end	,	V_168
SOR_PWM_CTL	,	V_50
vsync_start	,	V_167
"failed to enable DP: %d\n"	,	L_1
SOR_PLL_1_TERM_COMPOUT	,	V_109
mode	,	V_82
SOR_STATE_ASY_OWNER	,	F_56
pdev	,	V_198
SOR_DP_AUDIO_VBLANK_SYMBOLS	,	V_144
"failed to enable DC: %d\n"	,	L_13
host1x_client	,	V_2
sor	,	V_6
SOR_DP_LINKCTL_ENABLE	,	V_132
"failed to set parent clock: %d\n"	,	L_18
num_lanes	,	V_28
pipe	,	V_162
drm	,	V_196
tegra_dpaux_find_by_of_node	,	F_86
sor_client_ops	,	V_208
DP_LINK_CAP_ENHANCED_FRAMING	,	V_151
offset	,	V_7
tegra_sor_wakeup	,	F_31
"dp"	,	L_29
tegra_sor_writel	,	F_6
SOR_DP_AUDIO_VBLANK_SYMBOLS_MASK	,	V_145
resource	,	V_201
TEGRA_OUTPUT_EDP	,	V_193
PTR_ERR	,	F_92
clk_safe	,	V_94
PW1_ENABLE	,	V_68
clk_set_rate	,	F_71
PW3_ENABLE	,	V_70
"failed to detach DP: %d\n"	,	L_23
platform_set_drvdata	,	F_97
sor_ops	,	V_195
devm_kzalloc	,	F_84
tegra_io_rail_power_on	,	F_43
np	,	V_200
platform_get_drvdata	,	F_99
SOR_DP_CONFIG_ACTIVE_SYM_FRAC	,	F_48
SOR_DP_TPG_CHANNEL_CODING	,	V_30
SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK	,	V_97
link	,	V_11
SOR_SUPER_STATE_ATTACHED	,	V_59
tegra_sor_exit	,	F_79
"failed to power off I/O rail: %d\n"	,	L_17
devm_reset_control_get	,	F_93
msecs_to_jiffies	,	F_28
htotal	,	V_165
tegra_output_sor_enable	,	F_36
"safe"	,	L_28
drm_dp_link_power_up	,	F_50
DC_CMD_DISPLAY_POWER_CONTROL	,	V_66
clk_dp	,	V_120
tegra_output_exit	,	F_82
IORESOURCE_MEM	,	V_206
value	,	V_9
lane	,	V_29
readl	,	F_5
DP_TRAINING_PATTERN_1	,	V_34
writel	,	F_7
DP_TRAINING_PATTERN_2	,	V_41
SOR_PWM_DIV_MASK	,	V_49
drm_dp_link_rate_to_bw_code	,	F_52
SOR_TEST	,	V_60
to_sor	,	F_3
SOR_PLL_0_VCOPD	,	V_116
SOR_DP_PADCTL_PAD_CAL_PD	,	V_118
SOR_CLK_CNTRL_DP_LINK_SPEED_G2_70	,	V_131
tegra_output_init	,	F_77
SOR_HEAD_STATE_5	,	F_61
SOR_HEAD_STATE_4	,	F_60
SOR_HEAD_STATE_3	,	F_59
SOR_PWM_CTL_CLK_SEL	,	V_52
SOR_HEAD_STATE_2	,	F_58
container_of	,	F_2
DP_LINK_SCRAMBLING_DISABLE	,	V_40
SOR_HEAD_STATE_1	,	F_57
SOR_PLL_2_SEQ_PLLCAPPD_ENFORCE	,	V_107
tegra_sor_init	,	F_75
SOR_DP_AUDIO_HBLANK_SYMBOLS_MASK	,	V_143
IS_ERR	,	F_91
