$comment
	File created using the following command:
		vcd file Lab6.msim.vcd -direction
$end
$date
	Thu Oct 13 14:51:31 2016
$end
$version
	ModelSim Version 10.1e
$end
$timescale
	1ps
$end
$scope module lab_verilog_example_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % e $end
$var reg 2 & g [1:0] $end
$var wire 1 ' out1 $end
$var wire 1 ( out2 $end
$var wire 1 ) out3 [1] $end
$var wire 1 * out3 [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 g[1]~input_o $end
$var wire 1 3 out1~output_o $end
$var wire 1 4 out2~output_o $end
$var wire 1 5 out3[0]~output_o $end
$var wire 1 6 out3[1]~output_o $end
$var wire 1 7 a~input_o $end
$var wire 1 8 b~input_o $end
$var wire 1 9 c~input_o $end
$var wire 1 : out1~0_combout $end
$var wire 1 ; g[0]~input_o $end
$var wire 1 < out2~0_combout $end
$var wire 1 = out3~0_combout $end
$var wire 1 > d~input_o $end
$var wire 1 ? e~input_o $end
$var wire 1 @ out3~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
b0 &
0'
0(
0*
0)
x+
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
$end
#60000
1!
17
0+
#120000
1"
b10 &
0!
18
12
07
1+
#180000
1!
17
0+
1=
15
1*
#240000
1#
b11 &
0"
b1 &
0!
19
1;
02
08
07
1+
1<
14
1(
#300000
1!
17
0+
0=
0<
1:
05
04
13
0*
0(
1'
#360000
1"
b11 &
0!
18
12
07
1+
1=
0:
1<
15
03
14
1*
0'
1(
#420000
1!
17
0+
0<
04
0(
#480000
0#
b10 &
0"
b0 &
0!
09
0;
02
08
07
1+
0=
05
0*
#1000000
