{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688403603144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688403603145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  3 19:00:03 2023 " "Processing started: Mon Jul  3 19:00:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688403603145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403603145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LLC_hybrid_2023 -c LLC_hybrid_2023 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LLC_hybrid_2023 -c LLC_hybrid_2023" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403603145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688403603344 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1688403603344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTON button TOP_LLC_hybrid_2023.v(78) " "Verilog HDL Declaration information at TOP_LLC_hybrid_2023.v(78): object \"BUTTON\" differs only in case from object \"button\" in the same scope" {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1688403608145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SW sw TOP_LLC_hybrid_2023.v(77) " "Verilog HDL Declaration information at TOP_LLC_hybrid_2023.v(77): object \"SW\" differs only in case from object \"sw\" in the same scope" {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1688403608146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_llc_hybrid_2023.v 1 1 " "Found 1 design units, including 1 entities, in source file top_llc_hybrid_2023.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_LLC_hybrid_2023 " "Found entity 1: TOP_LLC_hybrid_2023" {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hybrid_control_theta_phi.v 1 1 " "Found 1 design units, including 1 entities, in source file hybrid_control_theta_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta_phi " "Found entity 1: hybrid_control_theta_phi" {  } { { "hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/hybrid_control_theta_phi.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/trigonometry_deg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/trigonometry_deg.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigonometry_deg " "Found entity 1: trigonometry_deg" {  } { { "../blocks/trigonometry_deg.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry_deg.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/trigonometry.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/trigonometry.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigonometry " "Found entity 1: trigonometry" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/three_level_mos.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/three_level_mos.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_level_MOS " "Found entity 1: three_level_MOS" {  } { { "../blocks/three_level_MOS.v" "" { Text "C:/FPGA/Projects/blocks/three_level_MOS.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/theta_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/theta_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 theta_control " "Found entity 1: theta_control" {  } { { "../blocks/theta_control.v" "" { Text "C:/FPGA/Projects/blocks/theta_control.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../blocks/seven_segment.v" "" { Text "C:/FPGA/Projects/blocks/seven_segment.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/regularization_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization_4bit " "Found entity 1: regularization_4bit" {  } { { "../blocks/regularization_4bit.v" "" { Text "C:/FPGA/Projects/blocks/regularization_4bit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/regularization.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization " "Found entity 1: regularization" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../blocks/PLL.v" "" { Text "C:/FPGA/Projects/blocks/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/pi.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/pi.v" { { "Info" "ISGN_ENTITY_NAME" "1 PI " "Found entity 1: PI" {  } { { "../blocks/PI.v" "" { Text "C:/FPGA/Projects/blocks/PI.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/phi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/phi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 phi_control " "Found entity 1: phi_control" {  } { { "../blocks/phi_control.v" "" { Text "C:/FPGA/Projects/blocks/phi_control.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/peak_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/peak_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 peak_detector " "Found entity 1: peak_detector" {  } { { "../blocks/peak_detector.v" "" { Text "C:/FPGA/Projects/blocks/peak_detector.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/lpf_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/lpf_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF_32 " "Found entity 1: LPF_32" {  } { { "../blocks/LPF_32.v" "" { Text "C:/FPGA/Projects/blocks/LPF_32.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608161 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LPF LPF.v(21) " "Verilog Module Declaration warning at LPF.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LPF\"" {  } { { "../blocks/LPF.v" "" { Text "C:/FPGA/Projects/blocks/LPF.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688403608162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/lpf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/lpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF " "Found entity 1: LPF" {  } { { "../blocks/LPF.v" "" { Text "C:/FPGA/Projects/blocks/LPF.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dec2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dec2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 deg2seg " "Found entity 1: deg2seg" {  } { { "../blocks/dec2seg.v" "" { Text "C:/FPGA/Projects/blocks/dec2seg.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce_extended.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce_extended.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_extended " "Found entity 1: debounce_extended" {  } { { "../blocks/debounce_extended.v" "" { Text "C:/FPGA/Projects/blocks/debounce_extended.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_4bit " "Found entity 1: debounce_4bit" {  } { { "../blocks/debounce_4bit.v" "" { Text "C:/FPGA/Projects/blocks/debounce_4bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dead_time_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time_4bit " "Found entity 1: dead_time_4bit" {  } { { "../blocks/dead_time_4bit.v" "" { Text "C:/FPGA/Projects/blocks/dead_time_4bit.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time " "Found entity 1: dead_time" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/current_theta.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/current_theta.v" { { "Info" "ISGN_ENTITY_NAME" "1 current_theta " "Found entity 1: current_theta" {  } { { "../blocks/current_theta.v" "" { Text "C:/FPGA/Projects/blocks/current_theta.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/angle_control_theta_phi.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/angle_control_theta_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 angle_control_theta_phi " "Found entity 1: angle_control_theta_phi" {  } { { "../blocks/angle_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/angle_control_theta_phi.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/abs.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABS " "Found entity 1: ABS" {  } { { "../blocks/ABS.v" "" { Text "C:/FPGA/Projects/blocks/ABS.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403608169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608169 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(172) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(172): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 172 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(173) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(173): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 173 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(174) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(174): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 174 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(175) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(175): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 175 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(177) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(177): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 177 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(178) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(178): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 178 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(179) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(179): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 179 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(180) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(180): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 180 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(182) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(182): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 182 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(183) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(183): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 183 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(184) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(184): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 184 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(185) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(185): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 185 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(186) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(186): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 186 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(187) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(187): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 187 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(188) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(188): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 188 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(190) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(190): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 190 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(191) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(191): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 191 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(192) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(192): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 192 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OUT TOP_LLC_hybrid_2023.v(194) " "Verilog HDL error at TOP_LLC_hybrid_2023.v(194): object \"OUT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "TOP_LLC_hybrid_2023.v" "" { Text "C:/FPGA/Projects/LLC_hybrid_2023_july/TOP_LLC_hybrid_2023.v" 194 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1688403608170 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/LLC_hybrid_2023_july/output_files/LLC_hybrid_2023.map.smsg " "Generated suppressed messages file C:/FPGA/Projects/LLC_hybrid_2023_july/output_files/LLC_hybrid_2023.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608187 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688403608223 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul  3 19:00:08 2023 " "Processing ended: Mon Jul  3 19:00:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688403608223 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688403608223 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688403608223 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608223 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403608849 ""}
