# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MaquinaExp_G20.srcs/sources_1/new/COUNTER.vhd" \
"../../../../MaquinaExp_G20.srcs/sources_1/new/EDGE_DETECTOR.vhd" \
"../../../../MaquinaExp_G20.srcs/sources_1/new/FSM.vhd" \
"../../../../MaquinaExp_G20.srcs/sources_1/new/MAQ_EXP.vhd" \
"../../../../MaquinaExp_G20.srcs/sources_1/new/SYNCHRONIZER.vhd" \
"../../../../MaquinaExp_G20.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
