<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 122.878 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;nlms.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 46.8 seconds. CPU system time: 4.44 seconds. Elapsed time: 49.39 seconds; current allocated memory: 125.715 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-279]" key="HLS 214-279" tag="" content="Initial Interval estimation mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-284]" key="HLS 214-284" tag="" content="Auto array partition mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:283:50)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:286:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:285:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:285:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:284:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:284:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:304:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:307:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:68)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; into &apos;nlms_module_1tap(hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_ufixed&lt;32, 0, (ap_q_mode)5, (ap_o_mode)0, 0&gt;)&apos; (nlms.cpp:66:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; into &apos;nlms_module_1tap(hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_ufixed&lt;32, 0, (ap_q_mode)5, (ap_o_mode)0, 0&gt;)&apos; (nlms.cpp:81:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read(hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;&amp;)&apos; into &apos;nlms_module_1tap(hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_ufixed&lt;32, 0, (ap_q_mode)5, (ap_o_mode)0, 0&gt;)&apos; (nlms.cpp:67:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;adaptive_filter::filter_fix(std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;)&apos; into &apos;nlms_module_1tap(hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_ufixed&lt;32, 0, (ap_q_mode)5, (ap_o_mode)0, 0&gt;)&apos; (nlms.cpp:69:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;adaptive_filter::update_weights_normalized(ap_fixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)0, 0&gt;, ap_fixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)0, 0&gt;)&apos; into &apos;nlms_module_1tap(hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_ufixed&lt;32, 0, (ap_q_mode)5, (ap_o_mode)0, 0&gt;)&apos; (nlms.cpp:70:6)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;65, 33, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls_internal::generic_divide&lt;65, 33&gt;(ap_fixed&lt;65, 33, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;65, 33, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;ap_ufixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls_internal::generic_divide&lt;64, 32&gt;(ap_ufixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_fmod_rem_quo_remainder_divide_apfixed.h:61:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_ufixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls_internal::generic_divide&lt;64, 32&gt;(ap_ufixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;ap_ufixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls::divide&lt;64, 32&gt;(ap_ufixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_math.h:2661:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;adaptive_filter::set_mu(ap_ufixed&lt;32, 0, (ap_q_mode)5, (ap_o_mode)0, 0&gt;)&apos; into &apos;nlms_module_1tap(hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_ufixed&lt;32, 0, (ap_q_mode)5, (ap_o_mode)0, 0&gt;)&apos; (nlms.cpp:47:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_ufixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)3, 0&gt; hls::divide&lt;64, 32&gt;(ap_ufixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_ufixed&lt;64, 32, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;nlms_module_1tap(hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;std::complex&lt;ap_fixed&lt;16, 16, (ap_q_mode)1, (ap_o_mode)0, 0&gt; &gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_ufixed&lt;32, 0, (ap_q_mode)5, (ap_o_mode)0, 0&gt;)&apos; (nlms.cpp:47:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Starting automatic array partition analysis..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 6.32 seconds. CPU system time: 1.02 seconds. Elapsed time: 7.36 seconds; current allocated memory: 126.952 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 126.954 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.33 seconds; current allocated memory: 144.690 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-62]" key="SYNCHK_ARRAY_OUT_BOUND_364" tag="" content="warning: out of bound array access on variable &apos;lms.aux_reg._M_real.V&apos;." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.59 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.66 seconds; current allocated memory: 169.154 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;lms.weights_imag.V&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (nlms.cpp:83:1) in function &apos;nlms_module_1tap&apos;... converting 9 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;nlms_module_1tap&apos; (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_fmod_rem_quo_remainder_divide_apfixed.h:48:6)...9 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.89 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.01 seconds; current allocated memory: 217.438 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;lms.aux_reg._M_real.V&apos; (./adaptive_filter.h:63:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 223.206 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;nlms_module_1tap&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;nlms_module_1tap&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=r_V_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=r_V_13) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=r_V_9) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=r_V_7) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=r_V_11) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=r_V_5) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;nlms_module_1tap&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;nlms_module_1tap&apos; (function &apos;nlms_module_1tap&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;lms_weights_real_write_ln717&apos;) of variable &apos;select_ln340_5&apos; on static variable &apos;lms_weights_real&apos; and &apos;load&apos; operation (&apos;lhs.V&apos;) on static variable &apos;lms_weights_real&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;nlms_module_1tap&apos; (function &apos;nlms_module_1tap&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;lms_weights_real_write_ln717&apos;) of variable &apos;select_ln340_5&apos; on static variable &apos;lms_weights_real&apos; and &apos;load&apos; operation (&apos;lhs.V&apos;) on static variable &apos;lms_weights_real&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;nlms_module_1tap&apos; (function &apos;nlms_module_1tap&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;lms_weights_real_write_ln717&apos;) of variable &apos;select_ln340_5&apos; on static variable &apos;lms_weights_real&apos; and &apos;load&apos; operation (&apos;lhs.V&apos;) on static variable &apos;lms_weights_real&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;nlms_module_1tap&apos; (function &apos;nlms_module_1tap&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;lms_weights_real_write_ln717&apos;) of variable &apos;select_ln340_5&apos; on static variable &apos;lms_weights_real&apos; and &apos;load&apos; operation (&apos;lhs.V&apos;) on static variable &apos;lms_weights_real&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;nlms_module_1tap&apos; (function &apos;nlms_module_1tap&apos;): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;lms_weights_real_write_ln717&apos;) of variable &apos;select_ln340_5&apos; on static variable &apos;lms_weights_real&apos; and &apos;load&apos; operation (&apos;lhs.V&apos;) on static variable &apos;lms_weights_real&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;nlms_module_1tap&apos; (function &apos;nlms_module_1tap&apos;): Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;lms_weights_real_write_ln717&apos;) of variable &apos;select_ln340_5&apos; on static variable &apos;lms_weights_real&apos; and &apos;load&apos; operation (&apos;lhs.V&apos;) on static variable &apos;lms_weights_real&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;nlms_module_1tap&apos; (function &apos;nlms_module_1tap&apos;): Unable to enforce a carried dependence constraint (II = 84, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;lms_weights_real_write_ln717&apos;) of variable &apos;select_ln340_5&apos; on static variable &apos;lms_weights_real&apos; and &apos;load&apos; operation (&apos;lhs.V&apos;) on static variable &apos;lms_weights_real&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;nlms_module_1tap&apos; (function &apos;nlms_module_1tap&apos;): Unable to enforce a carried dependence constraint (II = 85, distance = 1, offset = 0) between &apos;store&apos; operation (&apos;lms_weights_real_write_ln717&apos;) of variable &apos;select_ln340_5&apos; on static variable &apos;lms_weights_real&apos; and &apos;load&apos; operation (&apos;lhs.V&apos;) on static variable &apos;lms_weights_real&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 86, Depth = 87, function &apos;nlms_module_1tap&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (3.911ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;nlms_module_1tap&apos; consists of the following:	&apos;udiv&apos; operation (&apos;udiv_ln712&apos;) [147]  (3.91 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.19 seconds; current allocated memory: 224.469 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.71 seconds; current allocated memory: 225.854 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;nlms_module_1tap&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;nlms_module_1tap/main_in_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;nlms_module_1tap/main_in_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;nlms_module_1tap/main_in_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;nlms_module_1tap/main_in_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;nlms_module_1tap/aux_in_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;nlms_module_1tap/aux_in_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;nlms_module_1tap/aux_in_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;nlms_module_1tap/aux_in_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;nlms_module_1tap/output_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;nlms_module_1tap/output_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;nlms_module_1tap/output_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;nlms_module_1tap/output_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;nlms_module_1tap/mu&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;nlms_module_1tap&apos; to &apos;ap_ctrl_none&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;lms_weights_real&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;lms_weights_imag_V_0&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_175s_175ns_175_2_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_16s_16s_32ns_32_4_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_16s_16s_32s_32_4_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_63ns_32ns_95_3_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_64s_16s_79_3_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_64s_16s_80_3_1&apos;: 7 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_95ns_80s_175_3_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_95ns_81s_175_3_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_16s_16s_32_4_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;udiv_65s_64ns_64_69_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;nlms_module_1tap&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.88 seconds; current allocated memory: 229.636 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-283]" key="RTMG_283_1797" tag="" content="Generating pipelined adder/subtractor : &apos;nlms_module_1tap_add_175s_175ns_175_2_1_Adder_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1792" tag="" content="Implementing memory &apos;nlms_module_1tap_lms_aux_reg_M_real_V_ram (RAM)&apos; using auto RAMs with power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 5.33 seconds. CPU system time: 0.25 seconds. Elapsed time: 5.58 seconds; current allocated memory: 236.532 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 239.536 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for nlms_module_1tap." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for nlms_module_1tap." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 255.69 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 65.27 seconds. CPU system time: 6.54 seconds. Elapsed time: 70.01 seconds; current allocated memory: 239.524 MB." resolution=""/>
</Messages>
