--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    7.703(R)|      SLOW  |   -3.645(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+--------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
------------+------------+------------+------------+------------+--------------------+--------+
GPIFII_FLAGA|    1.958(R)|      SLOW  |   -0.946(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_FLAGB|    2.282(R)|      SLOW  |   -1.267(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
------------+------------+------------+------------+------------+--------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_PCLK                |         7.565(R)|      SLOW  |         4.405(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
                           |         7.545(F)|      SLOW  |         4.411(F)|      FAST  |CLOCK_100_PCLK    |   0.000|
GPIO1                      |        11.937(R)|      SLOW  |         7.570(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        11.359(R)|      SLOW  |         7.139(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.954(R)|      SLOW  |         6.911(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N                      |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.388(R)|      SLOW  |         6.231(R)|      FAST  |GPIO2_OBUF        |   0.000|
SRX_P                      |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.430(R)|      SLOW  |         6.247(R)|      FAST  |GPIO2_OBUF        |   0.000|
TX                         |        10.442(R)|      SLOW  |         6.577(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        16.133(R)|      SLOW  |        10.245(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ads                      |        17.060(R)|      SLOW  |        10.815(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_col_vln_sh               |        16.203(R)|      SLOW  |        10.318(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_bias_sh             |        18.586(R)|      SLOW  |        11.844(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_dyn_pon             |        18.495(R)|      SLOW  |        11.735(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_en                 |        18.131(R)|      SLOW  |        11.599(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_hold               |        21.148(R)|      SLOW  |        13.508(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inc_one            |        21.387(R)|      SLOW  |        13.606(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inv_clk            |        15.968(R)|      SLOW  |        10.174(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_jc_shift_en        |        21.266(R)|      SLOW  |        13.564(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_clk            |        18.707(R)|      SLOW  |        11.984(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_en             |        21.182(R)|      SLOW  |        13.536(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_mem_wr             |        21.061(R)|      SLOW  |        13.447(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_rst                |        16.286(R)|      SLOW  |        10.351(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_updn               |        20.866(R)|      SLOW  |        13.309(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_digif_serial_rst         |        18.664(R)|      SLOW  |        11.959(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_clamp_en        |        17.401(R)|      SLOW  |        11.035(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        17.285(R)|      SLOW  |        10.985(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_rst        |        17.662(R)|      SLOW  |        11.261(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_sh              |        17.493(R)|      SLOW  |        11.122(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rs                   |        15.917(R)|      SLOW  |        10.132(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rst                  |        16.327(R)|      SLOW  |        10.407(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_tx                   |        15.780(R)|      SLOW  |        10.050(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shr                      |        18.577(R)|      SLOW  |        11.891(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shs                      |        17.986(R)|      SLOW  |        11.437(R)|      FAST  |GPIO2_OBUF        |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+--------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
--------------+-----------------+------------+-----------------+------------+--------------------+--------+
GPIFII_ADDR<0>|        10.078(R)|      SLOW  |         5.698(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_ADDR<1>|        11.243(R)|      SLOW  |         6.614(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<0>   |        13.560(R)|      SLOW  |         6.806(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<1>   |        11.670(R)|      SLOW  |         6.051(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<2>   |        11.670(R)|      SLOW  |         6.151(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<3>   |        12.814(R)|      SLOW  |         6.993(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<4>   |        13.118(R)|      SLOW  |         6.989(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<5>   |        14.144(R)|      SLOW  |         8.079(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<6>   |        14.144(R)|      SLOW  |         7.978(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<7>   |        12.601(R)|      SLOW  |         7.049(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<8>   |        14.490(R)|      SLOW  |         8.222(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<9>   |        14.435(R)|      SLOW  |         7.612(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<10>  |        11.886(R)|      SLOW  |         6.247(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<11>  |        11.337(R)|      SLOW  |         6.187(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<12>  |        11.337(R)|      SLOW  |         6.421(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<13>  |        10.084(R)|      SLOW  |         4.960(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<14>  |        10.326(R)|      SLOW  |         5.282(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<15>  |        11.046(R)|      SLOW  |         5.206(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<16>  |        10.366(R)|      SLOW  |         4.904(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<17>  |        13.794(R)|      SLOW  |         7.556(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<18>  |        10.885(R)|      SLOW  |         4.941(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<19>  |        10.885(R)|      SLOW  |         5.139(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<20>  |        12.878(R)|      SLOW  |         5.400(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<21>  |        11.592(R)|      SLOW  |         4.976(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<22>  |        12.878(R)|      SLOW  |         6.555(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<23>  |        11.618(R)|      SLOW  |         6.435(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<24>  |        12.124(R)|      SLOW  |         5.046(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<25>  |        11.047(R)|      SLOW  |         5.086(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<26>  |        10.366(R)|      SLOW  |         5.431(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<27>  |        12.617(R)|      SLOW  |         5.048(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<28>  |        12.124(R)|      SLOW  |         5.256(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<29>  |        12.617(R)|      SLOW  |         5.460(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<30>  |        13.329(R)|      SLOW  |         5.502(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_D<31>  |        13.329(R)|      SLOW  |         5.834(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_SLCS_N |         8.215(R)|      SLOW  |         4.435(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_SLOE_N |        10.125(R)|      SLOW  |         5.893(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_SLRD_N |         8.938(R)|      SLOW  |         5.160(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
GPIFII_SLWR_N |        13.761(R)|      SLOW  |         8.157(R)|      FAST  |GPIFII_PCLK_IN_BUFGP|   0.000|
--------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.610|         |         |         |
RESET          |   19.593|   19.593|   19.003|   19.003|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   12.744|         |         |         |
GPIFII_PCLK_IN |    8.137|         |         |         |
RESET          |    5.720|    5.720|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.878|         |
RESET          |         |         |    1.848|    1.848|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIO2          |   10.929|
---------------+---------------+---------+


Analysis completed Tue Nov  8 14:49:11 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 595 MB



