#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdc49c03700 .scope module, "clock_divider_testbench" "clock_divider_testbench" 2 15;
 .timescale 0 0;
P_0x7fdc49c03470 .param/l "CLOCK_PERIOD" 0 2 20, +C4<00000000000000000000000000000101>;
v0x7fdc49c13d90_0 .var "clk", 0 0;
v0x7fdc49c13e20_0 .net "divided_clock", 0 0, L_0x7fdc49c13ed0;  1 drivers
S_0x7fdc49c038e0 .scope module, "dut" "clock_divider" 2 28, 2 1 0, S_0x7fdc49c03700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "divided_clock"
P_0x7fdc49c03a40 .param/l "WHICH_CLOCK" 0 2 1, +C4<00000000000000000000000000000010>;
v0x7fdc49c03bb0_0 .net "clk", 0 0, v0x7fdc49c13d90_0;  1 drivers
v0x7fdc49c13c60_0 .var "clocks", 31 0;
v0x7fdc49c13d00_0 .net "divided_clock", 0 0, L_0x7fdc49c13ed0;  alias, 1 drivers
E_0x7fdc49c03b70 .event posedge, v0x7fdc49c03bb0_0;
L_0x7fdc49c13ed0 .part v0x7fdc49c13c60_0, 2, 1;
    .scope S_0x7fdc49c038e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc49c13c60_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fdc49c038e0;
T_1 ;
    %wait E_0x7fdc49c03b70;
    %load/vec4 v0x7fdc49c13c60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fdc49c13c60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdc49c03700;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc49c13d90_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fdc49c03700;
T_3 ;
    %delay 2, 0;
    %load/vec4 v0x7fdc49c13d90_0;
    %inv;
    %store/vec4 v0x7fdc49c13d90_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdc49c03700;
T_4 ;
    %wait E_0x7fdc49c03b70;
    %wait E_0x7fdc49c03b70;
    %wait E_0x7fdc49c03b70;
    %wait E_0x7fdc49c03b70;
    %wait E_0x7fdc49c03b70;
    %wait E_0x7fdc49c03b70;
    %wait E_0x7fdc49c03b70;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fdc49c03700;
T_5 ;
    %vpi_call 2 44 "$dumpfile", "clock_divider.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "clock_divider.v";
