// Seed: 3255523117
module module_0 ();
  assign module_2.id_22  = 0;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output wor  id_0,
    input  wand id_1,
    output wire id_2,
    input  wor  id_3,
    output tri  id_4,
    input  tri0 id_5,
    input  wire id_6,
    input  wire id_7
);
  assign id_2 = id_6;
  module_0 modCall_1 ();
  wire id_9;
  assign id_0 = -1 == 1'd0;
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_26, id_27;
  always id_22 <= "";
  module_0 modCall_1 ();
  if (1) begin : LABEL_0
    assign id_13 = id_10;
  end else assign id_26 = id_9;
endmodule
