

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>VHDL</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Outputs/Exports">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="VHDL">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="VHDL" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="VHDL"
		  data-hnd-context="209"
		  data-hnd-title="VHDL"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="OutputsExports.html">Outputs/Exports</a></li><li><a href="RTL.html">RTL</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="RTL.html" title="RTL" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="RTL.html" title="RTL" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="Verilog.html" title="Verilog" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>VHDL</h2>

            <div class="main-content">
                
<p class="rvps28"><span class="rvts360">IDS generates two styles of VHDL RTL, one is VHDL standard compliant and other one is VHDLalt2. Both styles of RTL generation is possible using IDS-Word/Excel and IDS-Batch.</span></p>
<p class="rvps28"><span class="rvts360"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts308">VHDLalt1 style</span></span></h2>
<p class="rvps28"><span class="rvts360">This style contain records in packages. To generate the VHDL RTL in alt1 style output from&nbsp;IDS-Word&nbsp;and&nbsp;IDS-Excel&nbsp;the check box will be selected by default in the the IDS-Word/Excel, in </span><span class="rvts499">Configuration/Outputs section.</span></p>
<p class="rvps28"><span class="rvts499"></span><br/><span class="rvts639"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDSWord/IDSExcel</span></p>
<p class="rvps28"><span class="rvts639"><br/></span></p>
<p class="rvps252"><img alt="" style="padding : 1px;" src="lib/NewItem1600.png"></p>
<p class="rvps28"><span class="rvts639"><br/></span></p>
<p class="rvps28"><span class="rvts639"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts673">IDS-Batch</span></span></h3>
<p class="rvps28"><span class="rvts670">To generate VHDLalt1 RTL through&nbsp;IDS-Batch,&nbsp;output tag is&nbsp;“vhdl”&nbsp;to generate output.</span></p>
<p class="rvps28"><span class="rvts670"><br/></span></p>
<div class="rvps28">
<table width="100%" cellpadding="10" style="border-color: canvastext; border-style: solid; border-width: 1px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps28"><span class="rvts143">idsbatch&nbsp;</span><span class="rvts135">&lt;input_file&gt;</span><span class="rvts143">&nbsp;-out “vhdl” –bus&nbsp;</span><span class="rvts135">&lt;bus_name&gt;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps28"><span class="rvts360"><br/></span></p>
<p class="rvps28"><span class="rvts672">VHDLalt2 style</span></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts673">IDS-Word/IDS-Excel</span></span></h3>
<p class="rvps28"><span class="rvts360"><br/></span></p>
<p class="rvps28"><span class="rvts670">To generate the VHDL RTL in alt2 from&nbsp;</span><span class="rvts143">IDS-Word</span><span class="rvts670">&nbsp;and&nbsp;</span><span class="rvts143">IDS-Excel</span><span class="rvts670">&nbsp;a new check box is introduced in Configuration. In&nbsp;</span><span class="rvts143">Configuration/Outputs section,&nbsp;</span><span class="rvts670">select&nbsp;</span><span class="rvts143">VHDL alt2</span><span class="rvts670">&nbsp;to generate the output.</span></p>
<p class="rvps28"><span class="rvts639"><br/></span></p>
<p class="rvps252"><img alt="" style="padding : 1px;" src="lib/NewItem1601.png"></p>
<p class="rvps28"><span class="rvts639"><br/></span></p>
<p class="rvps28"><span class="rvts671"><br/></span></p>
<p class="rvps28"><span class="rvts674">VHDL alt1</span><span class="rvts671">&nbsp;</span></p>
<p class="rvps28"><span class="rvts671"><br/></span></p>
<div class="rvps28">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps28"><span class="rvts360">LIBRARY IEEE;</span></p>
   <p class="rvps28"><span class="rvts360">USE IEEE.STD_LOGIC_1164.ALL;</span></p>
   <p class="rvps28"><span class="rvts360">use IEEE.std_logic_unsigned.all;</span></p>
   <p class="rvps28"><span class="rvts360">use IEEE.numeric_std.all;</span></p>
   <p class="rvps28"><span class="rvts360">use IEEE.std_logic_textio.all;</span></p>
   <p class="rvps28"><span class="rvts360">package Block_pkg is</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -- | Constant value</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; constant C_AMBA_ADDR_WIDTH : positive := 2; &nbsp; &nbsp;-- Address width</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; constant C_AMBA_BUS_WIDTH &nbsp;: positive := 32; &nbsp; &nbsp;-- Bus width</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; constant C_Block_offset: natural := 0; &nbsp; -- block offset</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; constant default_Reg1_Fld : std_logic_vector(31 downto 0) := "00000000000000000000000000000000" ; &nbsp;-- Register fields default value</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; constant offset_Reg1 &nbsp;: natural := C_Block_offset + 0 ; &nbsp; &nbsp;-- offset value</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -- all fields writeable by HW</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; type Block_inrec is record</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; --:REG1</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld: std_logic_vector(31 downto 0);</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; end record;</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -- constants used for initializing the input record port</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; constant Block_inrec_z : Block_inrec := (</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; --:REG1</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld=&gt; (others =&gt; 'Z')</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; );</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; constant Block_inrec_0 : Block_inrec := (</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; --:REG1</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld=&gt; (others =&gt; '0')</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; );</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -- all fields readable by HW</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; type Block_outrec is record</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; --:REG1</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld: std_logic_vector(31 downto 0);</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; end record;</span></p>
   <p class="rvps28"><span class="rvts360">…</span></p>
   <p class="rvps28"><span class="rvts360">…</span></p>
   <p class="rvps28"><span class="rvts360">… &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">end Block_pkg;</span></p>
   <p class="rvps28"><span class="rvts360">-- END : PACKAGE - BLOCK_PKG</span></p>
   <p class="rvps28"><span class="rvts360">--</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">LIBRARY IEEE;</span></p>
   <p class="rvps28"><span class="rvts360">USE IEEE.STD_LOGIC_1164.ALL;</span></p>
   <p class="rvps28"><span class="rvts360">use IEEE.std_logic_unsigned.all;</span></p>
   <p class="rvps28"><span class="rvts360">use IEEE.numeric_std.all;</span></p>
   <p class="rvps28"><span class="rvts360">use IEEE.std_logic_textio.all;</span></p>
   <p class="rvps28"><span class="rvts360">use work.Block_pkg.all;</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">-------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">-- BLOCK BLOCK ENTITY : Block_e</span></p>
   <p class="rvps28"><span class="rvts360">-------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">entity Block_e is</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; generic (</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; G_AMBA_ADDR_WIDTH : positive := &nbsp;C_AMBA_ADDR_WIDTH;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; G_AMBA_BUS_WIDTH &nbsp;: positive := &nbsp;C_AMBA_BUS_WIDTH;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; G_Block_offset : natural := C_Block_offset</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; );</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; port (</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- &nbsp;BUS &nbsp;: AMBA</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; HCLK &nbsp; &nbsp; &nbsp; &nbsp;: &nbsp; &nbsp;in &nbsp; &nbsp; &nbsp; std_logic; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- &nbsp;Bus clock</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; reset_l &nbsp; &nbsp; : &nbsp; &nbsp;in &nbsp; &nbsp; &nbsp; std_logic; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- &nbsp;Bus reset &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ….</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; reg_in_enb &nbsp; &nbsp; &nbsp; : in &nbsp; Block_enb_inrec; &nbsp; &nbsp;-- input enables for registers</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; reg_out_enb &nbsp; &nbsp; &nbsp;: out &nbsp;Block_enb_outrec; &nbsp;-- output enables for registers</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; reg_in &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; : in &nbsp; Block_inrec; &nbsp; &nbsp; &nbsp;-- input register fields (all writeable register fields)</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; reg_out &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: out &nbsp;Block_outrec; &nbsp; &nbsp; -- output registers (all readable registers)</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ext_in &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; : in &nbsp; Block_ext_inrec; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- incoming signals for Externally implemented registers and sections</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ext_out &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: out &nbsp;Block_ext_outrec &nbsp; &nbsp; &nbsp; &nbsp; -- outgoing signals for Externally implemented registers and sections</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; );</span></p>
   <p class="rvps28"><span class="rvts360">end Block_e;</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">-------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">-- ARCHITECTURE : Block_e ENTITY</span></p>
   <p class="rvps28"><span class="rvts360">-------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">architecture rtl of Block_e is</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -- AMBA signals</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; signal clk &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: &nbsp; std_logic;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; ….</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; ….</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; ….</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; signal rd_data_vld0 &nbsp; &nbsp; : &nbsp; std_logic;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; signal rd_data &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: &nbsp; std_logic_vector(G_AMBA_BUS_WIDTH-1 &nbsp; downto 0);</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; signal rd_data0 &nbsp; &nbsp; &nbsp;: &nbsp;std_logic_vector(G_AMBA_BUS_WIDTH-1 downto 0);</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -- signal declaration</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -- : REG1 Register</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; signal decode_Reg1 &nbsp; &nbsp;: std_logic; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- decode signal</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -- &nbsp;Register : REG1</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; signal rd_data_Reg1 &nbsp; &nbsp; &nbsp; : std_logic_vector(31 downto 0); &nbsp; &nbsp;-- &nbsp;Read data signal</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; … &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; AMBA_WIDGET: entity work.amba_widget</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; generic map (</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; bus_width &nbsp; =&gt; G_AMBA_BUS_WIDTH,</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; addr_width &nbsp;=&gt; G_AMBA_ADDR_WIDTH</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; )</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; port map (</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; HCLK &nbsp; &nbsp; &nbsp; =&gt; &nbsp; HCLK,</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- XRSL IO</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; clk &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;=&gt; &nbsp; &nbsp; &nbsp;clk,</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; );</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ext_out_process : process(clk)</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if rising_edge(clk) then</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ext_out &lt;= ext_out_d;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; end process ext_out_process;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- Register/Section decode</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; decode_Reg1 &lt;= '1' when to_integer(unsigned(address(G_AMBA_ADDR_WIDTH-1 downto 0))) = (offset_Reg1 + G_Block_offset) &nbsp;else '0';</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ----------------------------------------------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- REGISTER &nbsp; &nbsp; &nbsp;: &nbsp;REG1</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- ADDRESS &nbsp; &nbsp; &nbsp; : &nbsp;0x0 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WIDTH : 32</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- HW ACCESS &nbsp; &nbsp; : &nbsp;READ-WRITE</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- SW ACCESS &nbsp; &nbsp; : &nbsp;READ-WRITE</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; --</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- FIELDS &nbsp; :</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- &nbsp; &nbsp; 31:0 : Fld &nbsp;( SW : Read-Write HW : Read-Write )</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -----------------------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- DESCRIPTION &nbsp; : &nbsp;NA</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; --</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; wr_valid_Reg1 &lt;= '1' when &nbsp;decode_Reg1 = '1' and wr_stb = '1' &nbsp;else '0';</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ----------------------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- FIELD : FLD</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- HW ACCESS &nbsp;: &nbsp;READ-WRITE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WIDTH &nbsp;: &nbsp;32</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- SW ACCESS &nbsp;: &nbsp;READ-WRITE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OFFSET : &nbsp;0</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -----------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- DESCRIPTION &nbsp; : &nbsp;NA</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; --</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld : process (clk)</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if rising_edge(clk) then</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if reset_l = '0' then</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Reg1_Fld &nbsp;&lt;= &nbsp;default_Reg1_Fld;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (reg_in_enb.Reg1_Fld= '1') &nbsp;then &nbsp; &nbsp; &nbsp; &nbsp; -- &nbsp;HW write</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Reg1_Fld &lt;= reg_in.Reg1_Fld;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if ( wr_valid_Reg1 = '1') then &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- &nbsp;SW Write</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Reg1_Fld &lt;= wr_data(31 downto 0);</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; -- reset</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; -- clock edge</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; end process Reg1_Fld;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- End REG1_FLD process</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ----------------------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- signal/output assignment</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; rd_data_Reg1 &lt;= &nbsp; q_Reg1_Fld; &nbsp; &nbsp; &nbsp; &nbsp;-- Fields value concatenation of REG1 register</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; reg_out.Reg1_Fld &nbsp;&lt;= q_Reg1_Fld; &nbsp;-- HW output : FLD Read data</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; reg_out_enb.Reg1 &nbsp;&lt;= wr_valid_Reg1;-- HW output : REG1 enable</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- END : REGISTER - REG1</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- &nbsp;Read Data back stages</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; --------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; read_back_mux : process(</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; decode_Reg1, &nbsp; rd_data_Reg1</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; )</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; rd_data0 &nbsp; &nbsp; &lt;= (others =&gt; '0');</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (decode_Reg1 = '1') then</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; rd_data0 &lt;= rd_data_Reg1;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; end process read_back_mux;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- End of Read Data back stages</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; request &lt;= '1'; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- HIGH(always for internal registers) indicates bus is free , LOW indicates bus is busy, external_wr_req(always for external registers)</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; rd_data_vld0 &lt;= rd_stb; &nbsp;-- if all internal registers, route the read strobe back, data is already valid</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; rd_wait &nbsp;&lt;= '1'; &nbsp; &nbsp; &nbsp; &nbsp; -- HIGH in case of internal registers implementation and external_rd_ack when to read external registers</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; rd_data &nbsp; &nbsp; &nbsp;&lt;= rd_data0;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; rd_data_vld &nbsp;&lt;= rd_data_vld0;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ext_out_d. placeholder &lt;= '0';</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; end rtl;</span></p>
   <p class="rvps28"><span class="rvts360">-- end_arch</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps28"><span class="rvts360"><br/></span></p>
<p class="rvps28"><span class="rvts674">Vhdl Alt2 output</span></p>
<p class="rvps28"><span class="rvts360"><br/></span></p>
<div class="rvps28">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps28"><span class="rvts360">LIBRARY IEEE;</span></p>
   <p class="rvps28"><span class="rvts360">USE IEEE.STD_LOGIC_1164.ALL;</span></p>
   <p class="rvps28"><span class="rvts360">use IEEE.std_logic_unsigned.all;</span></p>
   <p class="rvps28"><span class="rvts360">use IEEE.numeric_std.all;</span></p>
   <p class="rvps28"><span class="rvts360">use IEEE.std_logic_textio.all;</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">-- BEGIN : PACKAGE - BLOCK_PKG</span></p>
   <p class="rvps28"><span class="rvts360">------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">package Block_pkg is</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -- | Constant value</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; constant C_AMBA_ADDR_WIDTH : positive := 2; &nbsp; &nbsp;-- Address width</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; constant C_AMBA_BUS_WIDTH &nbsp;: positive := 32; &nbsp; &nbsp;-- Bus width</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; constant C_Block_offset: natural := 0; &nbsp; -- block offset</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; constant default_Reg1_Fld : std_logic_vector(31 downto 0) := "00000000000000000000000000000000" ; &nbsp;-- Register fields default value</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; constant offset_Reg1 &nbsp;: natural := C_Block_offset + 0 ; &nbsp; &nbsp;-- offset value</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">end Block_pkg;</span></p>
   <p class="rvps28"><span class="rvts360">-- END : PACKAGE - BLOCK_PKG</span></p>
   <p class="rvps28"><span class="rvts360">--</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">LIBRARY IEEE;</span></p>
   <p class="rvps28"><span class="rvts360">USE IEEE.STD_LOGIC_1164.ALL;</span></p>
   <p class="rvps28"><span class="rvts360">use IEEE.std_logic_unsigned.all;</span></p>
   <p class="rvps28"><span class="rvts360">use IEEE.numeric_std.all;</span></p>
   <p class="rvps28"><span class="rvts360">use IEEE.std_logic_textio.all;</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">use work.Block_pkg.all;</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">-------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">-- BLOCK BLOCK ENTITY : Block_e</span></p>
   <p class="rvps28"><span class="rvts360">-------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">entity Block_e is</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; generic (</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; G_AMBA_ADDR_WIDTH : positive := &nbsp;C_AMBA_ADDR_WIDTH;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; G_AMBA_BUS_WIDTH &nbsp;: positive := &nbsp;C_AMBA_BUS_WIDTH;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; G_Block_offset : natural := C_Block_offset</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; );</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; port(</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- BUS : AMBA PORTS</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; hclk &nbsp; &nbsp;: &nbsp;in &nbsp;std_logic &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;; -- &nbsp;Bus clock</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; htrans &nbsp;: &nbsp;in &nbsp;std_logic_vector(1 downto 0) &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ; -- &nbsp;Transfer type &nbsp;: NONSEQUENTIAL, SEQUENTIAL, IDLE or BUSY</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ------------------------------------------------------------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- FOREACH &nbsp;REGISTER PORT</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; --------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -------------------------------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- REGISTER : REG1</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; --</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; Reg1_enb &nbsp; &nbsp; &nbsp;: out std_logic ; &nbsp; &nbsp;-- ENABLE SIGNAL</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- IN ENABLE SIGNAL FOR EACH HW WRITE-ABLE FIELD</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld_in_enb &nbsp; &nbsp;: in &nbsp;std_logic; &nbsp; &nbsp;-- FIELD : &nbsp;FLD</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -------------------------------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ------------------------------------------------------------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; reset_l &nbsp; &nbsp;: &nbsp; in std_logic</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; );</span></p>
   <p class="rvps28"><span class="rvts360">end Block_e;</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">--</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">-------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">-- ARCHITECTURE : Block_e ENTITY</span></p>
   <p class="rvps28"><span class="rvts360">-------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">architecture rtl of Block_e is</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -- AMBA signals</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; signal clk &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: &nbsp; std_logic;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; … &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; signal rd_data0 &nbsp; &nbsp; &nbsp;: &nbsp;std_logic_vector(G_AMBA_BUS_WIDTH-1 downto 0);</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -- signal declaration</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -- : REG1 Register</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; signal decode_Reg1 &nbsp; &nbsp;: std_logic; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- decode signal</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; -- &nbsp;Register : REG1</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; signal rd_data_Reg1 &nbsp; &nbsp; &nbsp; : std_logic_vector(31 downto 0); &nbsp; &nbsp;-- &nbsp;Read data signal</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; AMBA_WIDGET: entity work.amba_widget</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; generic map (</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; bus_width &nbsp; =&gt; G_AMBA_BUS_WIDTH,</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; addr_width &nbsp;=&gt; G_AMBA_ADDR_WIDTH</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; )</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; port map (</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; HCLK &nbsp; &nbsp; &nbsp; =&gt; &nbsp; HCLK,</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; -- XRSL IO</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; clk &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;=&gt; &nbsp; &nbsp; &nbsp;clk,</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; rd_data &nbsp; &nbsp; &nbsp; &nbsp;=&gt; &nbsp; &nbsp; &nbsp;rd_data</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ); &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- Register/Section decode</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; decode_Reg1 &lt;= '1' when to_integer(unsigned(address(G_AMBA_ADDR_WIDTH-1 downto 0))) = (offset_Reg1 + G_Block_offset) &nbsp;else '0';</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ----------------------------------------------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- REGISTER &nbsp; &nbsp; &nbsp;: &nbsp;REG1</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- ADDRESS &nbsp; &nbsp; &nbsp; : &nbsp;0x0 &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WIDTH : 32</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- HW ACCESS &nbsp; &nbsp; : &nbsp;READ-WRITE</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- SW ACCESS &nbsp; &nbsp; : &nbsp;READ-WRITE</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; --</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- FIELDS &nbsp; :</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- &nbsp; &nbsp; 31:0 : Fld &nbsp;( SW : Read-Write HW : Read-Write )</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -----------------------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- DESCRIPTION &nbsp; : &nbsp;NA</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; --</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; …</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ----------------------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- FIELD : FLD</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- HW ACCESS &nbsp;: &nbsp;READ-WRITE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;WIDTH &nbsp;: &nbsp;32</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- SW ACCESS &nbsp;: &nbsp;READ-WRITE &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;OFFSET : &nbsp;0</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -----------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- DESCRIPTION &nbsp; : &nbsp;NA</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; --</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; Reg1_Fld : process (clk)</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if rising_edge(clk) then</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if reset_l = '0' then</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Reg1_Fld &nbsp;&lt;= &nbsp;default_Reg1_Fld;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (reg_in_enb.Reg1_Fld= '1') &nbsp;then &nbsp; &nbsp; &nbsp; &nbsp; -- &nbsp;HW write</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Reg1_Fld &lt;= reg_in.Reg1_Fld;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; else</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if ( wr_valid_Reg1 = '1') then &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;-- &nbsp;SW Write</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; q_Reg1_Fld &lt;= wr_data(31 downto 0);</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; -- reset</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if; -- clock edge</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; end process Reg1_Fld;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- End REG1_FLD process</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ----------------------------------------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- signal/output assignment</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; ------------------------------------------</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;…</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;… &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- END : REGISTER - REG1</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; read_back_mux : process(</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; decode_Reg1, &nbsp; rd_data_Reg1</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; )</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; rd_data0 &nbsp; &nbsp; &lt;= (others =&gt; '0');</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (decode_Reg1 = '1') then</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; rd_data0 &lt;= rd_data_Reg1;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; end process read_back_mux;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; -- End of Read Data back stages</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;….</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;…. &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps28"><span class="rvts360">&nbsp; &nbsp; end rtl;</span></p>
   <p class="rvps28"><span class="rvts360">-- end_arch</span></p>
   <p class="rvps28"><span class="rvts360"><br/></span></p>
   <p class="rvps28"><span class="rvts360">--</span></p>
  </td>
 </tr>
</table>
</div>
<p></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/feature-tour">Easily create EPub books</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

