#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 28 08:57:06 2021
# Process ID: 11664
# Current directory: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9348 E:\Xilinx_project\HDL_projects_for_digital_circuit_course\Learning\ALU\ALU.xpr
# Log file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/vivado.log
# Journal file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.xpr
INFO: [Project 1-313] Project file moved from 'D:/Alinx_project/2017.4/ALU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'testdata_mem' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'testdata_mem' (customized with software release 2017.4) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'answer_mem' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'answer_mem' (customized with software release 2017.4) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz' is locked:
* IP definition 'Clocking Wizard (5.4)' for IP 'clk_wiz' (customized with software release 2017.4) has a newer major version in the IP Catalog. * The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'ila' is locked:
* IP definition 'ILA (Integrated Logic Analyzer) (6.2)' for IP 'ila' (customized with software release 2017.4) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'ALU.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1004.703 ; gain = 0.000
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -srcset answer_mem [get_ips  {answer_mem clk_wiz ila testdata_mem}] -log ip_upgrade.log
Upgrading 'answer_mem'
INFO: [Project 1-386] Moving file 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/answer_mem.xci' from fileset 'answer_mem' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded answer_mem (Block Memory Generator 8.4) from revision 1 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'answer_mem'...
Upgrading 'clk_wiz'
INFO: [Project 1-386] Moving file 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/clk_wiz/clk_wiz.xci' from fileset 'clk_wiz' to fileset 'sources_1'.
INFO: [IP_Flow 19-1972] Upgraded clk_wiz from Clocking Wizard 5.4 to Clocking Wizard 6.0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz'...
Upgrading 'ila'
INFO: [Project 1-386] Moving file 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/ila/ila.xci' from fileset 'ila' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded ila (ILA (Integrated Logic Analyzer) 6.2) from revision 5 to revision 11
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila'...
Upgrading 'testdata_mem'
INFO: [Project 1-386] Moving file 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/testdata_mem.xci' from fileset 'testdata_mem' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded testdata_mem (Block Memory Generator 8.4) from revision 1 to revision 4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'testdata_mem'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1044.305 ; gain = 39.602
export_ip_user_files -of_objects [get_ips {answer_mem clk_wiz ila testdata_mem}] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/testdata.coe' provided. It will be converted relative to IP Instance files '../../../../testdata.coe'
set_property -dict [list CONFIG.Coe_File {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/testdata.coe}] [get_ips testdata_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/testdata.coe' provided. It will be converted relative to IP Instance files '../../../../testdata.coe'
generate_target all [get_files  E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/testdata_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'testdata_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'testdata_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'testdata_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'testdata_mem'...
catch { config_ip_cache -export [get_ips -all testdata_mem] }
export_ip_user_files -of_objects [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/testdata_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/testdata_mem.xci]
launch_runs testdata_mem_synth_1 -jobs 2
[Fri May 28 09:00:38 2021] Launched testdata_mem_synth_1...
Run output will be captured here: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/testdata_mem_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1097.992 ; gain = 21.906
export_simulation -of_objects [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/testdata_mem/testdata_mem.xci] -directory E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.ip_user_files -ipstatic_source_dir E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.cache/compile_simlib/modelsim} {questa=C:/questasim64_10.6c/vivado2017_lib} {riviera=E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.cache/compile_simlib/riviera} {activehdl=E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/answer.coe' provided. It will be converted relative to IP Instance files '../../../../answer.coe'
set_property -dict [list CONFIG.Coe_File {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/answer.coe}] [get_ips answer_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/answer.coe' provided. It will be converted relative to IP Instance files '../../../../answer.coe'
generate_target all [get_files  E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/answer_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'answer_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'answer_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'answer_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'answer_mem'...
catch { config_ip_cache -export [get_ips -all answer_mem] }
export_ip_user_files -of_objects [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/answer_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/answer_mem.xci]
launch_runs answer_mem_synth_1 -jobs 2
[Fri May 28 09:01:03 2021] Launched answer_mem_synth_1...
Run output will be captured here: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/answer_mem_synth_1/runme.log
export_simulation -of_objects [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/answer_mem/answer_mem.xci] -directory E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.ip_user_files -ipstatic_source_dir E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.cache/compile_simlib/modelsim} {questa=C:/questasim64_10.6c/vivado2017_lib} {riviera=E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.cache/compile_simlib/riviera} {activehdl=E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
import_files -norecurse {G:/ALU_v1.1/ALU_v1.1.srcs/sources_1/imports/new/two_to_one_MUX.vhd G:/ALU_v1.1/ALU_v1.1.srcs/sources_1/imports/new/eight_bit_adder.vhd G:/ALU_v1.1/ALU_v1.1.srcs/sources_1/new/ALU_v1.1.vhd G:/ALU_v1.1/ALU_v1.1.srcs/sources_1/imports/new/four_to_one_MUX.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/ALU.vhd] -no_script -reset -force -quiet
remove_files  E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/imports/new/ALU.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/ip/ila/ila_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz'...
[Fri May 28 09:11:00 2021] Launched clk_wiz_synth_1, ila_synth_1...
Run output will be captured here:
clk_wiz_synth_1: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/clk_wiz_synth_1/runme.log
ila_synth_1: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/ila_synth_1/runme.log
[Fri May 28 09:11:01 2021] Launched synth_1...
Run output will be captured here: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.277 ; gain = 7.906
launch_runs impl_1 -jobs 2
[Fri May 28 09:15:58 2021] Launched impl_1...
Run output will be captured here: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri May 28 09:20:53 2021] Launched impl_1...
Run output will be captured here: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1184.223 ; gain = 5.375
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A760D1A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2748.613 ; gain = 1564.391
set_property PROGRAM.FILE {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/TOP.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-May-28 09:23:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-May-28 09:24:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-May-28 09:24:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"ila_ins"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-May-28 09:24:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 28 10:32:56 2021...
