//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Tue Aug 19 22:29:08 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  ff_sdr_ready,
  ff_busy,
  w_register_write,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_valid,
  slot_data_dir_d,
  ff_valid_7,
  w_bus_write,
  w_iorq_rd,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input ff_sdr_ready;
input ff_busy;
input w_register_write;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_valid;
output slot_data_dir_d;
output ff_valid_7;
output w_bus_write;
output w_iorq_rd;
output [1:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire n258_3;
wire ff_valid_6;
wire ff_valid_8;
wire ff_valid_9;
wire w_iorq_wr_11;
wire w_iorq_rd_8;
wire w_active_7;
wire w_active;
wire n65_7;
wire n79_10;
wire ff_iorq_rd;
wire ff_active;
wire ff_iorq_wr;
wire ff_initial_busy;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire w_bus_ioreq;
wire ff_iorq_rd_10;
wire [7:2] w_bus_address_0;
wire VCC;
wire GND;
  LUT2 n258_s0 (
    .F(n258_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n258_s0.INIT=4'h4;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(w_bus_write),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h4;
  LUT2 ff_valid_s3 (
    .F(ff_valid_6),
    .I0(ff_valid_7),
    .I1(ff_active) 
);
defparam ff_valid_s3.INIT=4'hB;
  LUT4 ff_valid_s4 (
    .F(ff_valid_7),
    .I0(w_bus_address_0[2]),
    .I1(ff_valid_8),
    .I2(w_bus_address_0[3]),
    .I3(ff_valid_9) 
);
defparam ff_valid_s4.INIT=16'h4000;
  LUT3 ff_valid_s5 (
    .F(ff_valid_8),
    .I0(ff_busy),
    .I1(w_register_write),
    .I2(w_bus_ioreq) 
);
defparam ff_valid_s5.INIT=8'h10;
  LUT4 ff_valid_s6 (
    .F(ff_valid_9),
    .I0(w_bus_address_0[4]),
    .I1(w_bus_address_0[5]),
    .I2(w_bus_address_0[6]),
    .I3(w_bus_address_0[7]) 
);
defparam ff_valid_s6.INIT=16'h0100;
  LUT4 w_iorq_wr_s3 (
    .F(w_iorq_wr_11),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d),
    .I2(ff_iorq_wr_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_wr_s3.INIT=16'hF011;
  LUT4 w_iorq_rd_s4 (
    .F(w_iorq_rd_8),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d),
    .I2(ff_iorq_rd_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_rd_s4.INIT=16'hF011;
  LUT2 w_iorq_rd_s5 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s5.INIT=4'h1;
  LUT4 w_active_s2 (
    .F(w_active_7),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(ff_active),
    .I3(w_bus_ioreq) 
);
defparam w_active_s2.INIT=16'hFF0E;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n65_s2 (
    .F(n65_7),
    .I0(ff_iorq_rd),
    .I1(ff_iorq_wr),
    .I2(ff_active) 
);
defparam n65_s2.INIT=8'h0E;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(w_bus_write),
    .I3(ff_active) 
);
defparam n79_s4.INIT=16'hF0BB;
  DFFCE ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address_0[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address_0[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address_0[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address_0[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address_0[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address_0[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(clk85m),
    .CE(ff_sdr_ready),
    .PRESET(n36_6) 
);
  DFFCE ff_valid_s1 (
    .Q(w_bus_valid),
    .D(n65_7),
    .CLK(clk85m),
    .CE(ff_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFC ff_iorq_wr_pre_s2 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_pre_s2.INIT=1'b0;
  DFFC ff_iorq_rd_pre_s2 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_pre_s2.INIT=1'b0;
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n79_10),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV ff_iorq_rd_s4 (
    .O(ff_iorq_rd_10),
    .I(ff_initial_busy) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  clk85m,
  n36_6,
  w_bus_write,
  w_cpu_vram_rdata_en,
  w_status_command_enable,
  n1477_4,
  n196_7,
  w_bus_valid,
  ff_valid_7,
  ff_display_color_7_11,
  w_sprite_collision,
  n255_11,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  ff_half_count,
  w_register_write,
  w_cpu_vram_valid,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  reg_vram_type,
  n943_5,
  ff_frame_interrupt_10,
  n949_5,
  ff_line_interrupt_12,
  ff_busy,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer_0,
  ff_status_register_pointer_3,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input clk85m;
input n36_6;
input w_bus_write;
input w_cpu_vram_rdata_en;
input w_status_command_enable;
input n1477_4;
input n196_7;
input w_bus_valid;
input ff_valid_7;
input ff_display_color_7_11;
input w_sprite_collision;
input n255_11;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [3:3] w_screen_pos_x_Z;
input w_screen_pos_y_0_1;
input w_screen_pos_y_1_1;
input w_screen_pos_y_2_1;
input w_screen_pos_y_8_1;
input w_screen_pos_y_9_1;
input [12:7] ff_half_count;
output w_register_write;
output w_cpu_vram_valid;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output reg_vram_type;
output n943_5;
output ff_frame_interrupt_10;
output n949_5;
output ff_line_interrupt_12;
output ff_busy;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output ff_status_register_pointer_0;
output ff_status_register_pointer_3;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_g;
output [2:0] w_palette_b;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n933_28;
wire n933_29;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n308_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n316_3;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n362_3;
wire n363_3;
wire n364_3;
wire n1608_3;
wire n1611_3;
wire n1618_3;
wire n1625_3;
wire n1628_3;
wire n1636_3;
wire n1642_3;
wire n1644_3;
wire n1652_3;
wire n1658_3;
wire n1666_3;
wire n1669_3;
wire n1681_3;
wire n1689_3;
wire n1693_3;
wire n1701_3;
wire n1709_3;
wire n1717_3;
wire n1722_3;
wire n1728_3;
wire n843_3;
wire n849_3;
wire n887_3;
wire n888_3;
wire n889_3;
wire n890_3;
wire n943_3;
wire n944_3;
wire n945_3;
wire n946_3;
wire n947_3;
wire n948_3;
wire n949_3;
wire n950_3;
wire n1448_4;
wire n1464_4;
wire n1474_3;
wire n1518_4;
wire n1752_4;
wire n933_37;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_address_inc_8;
wire ff_vram_address_13_6;
wire ff_vram_address_16_6;
wire ff_color_palette_valid_7;
wire ff_line_interrupt_8;
wire ff_frame_interrupt_8;
wire n1008_7;
wire n992_7;
wire n200_9;
wire n933_39;
wire n951_6;
wire n155_4;
wire n155_5;
wire n158_4;
wire n308_4;
wire n309_4;
wire n310_4;
wire n311_4;
wire n312_4;
wire n313_4;
wire n314_4;
wire n315_4;
wire n316_4;
wire n317_4;
wire n318_4;
wire n319_4;
wire n362_4;
wire n362_5;
wire n363_4;
wire n364_4;
wire n1608_4;
wire n1625_4;
wire n1693_4;
wire n1717_4;
wire n843_4;
wire n849_4;
wire n887_4;
wire n888_4;
wire n943_4;
wire n944_4;
wire n945_4;
wire n946_4;
wire n947_4;
wire n948_4;
wire n949_4;
wire n950_4;
wire n1518_5;
wire ff_vram_address_13_7;
wire ff_vram_address_16_7;
wire ff_line_interrupt_9;
wire ff_line_interrupt_10;
wire ff_frame_interrupt_9;
wire n308_5;
wire n943_6;
wire n943_7;
wire n943_8;
wire n944_5;
wire n944_6;
wire n945_5;
wire n945_6;
wire n946_5;
wire n946_6;
wire n947_5;
wire n948_5;
wire n949_6;
wire ff_line_interrupt_13;
wire ff_frame_interrupt_11;
wire ff_frame_interrupt_12;
wire n943_9;
wire n944_7;
wire n947_6;
wire n948_6;
wire n949_7;
wire ff_line_interrupt_14;
wire ff_line_interrupt_15;
wire ff_frame_interrupt_13;
wire ff_frame_interrupt_14;
wire ff_frame_interrupt_15;
wire ff_line_interrupt_16;
wire ff_line_interrupt_17;
wire n157_6;
wire n156_6;
wire n35_8;
wire n211_10;
wire n891_14;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_address_inc;
wire ff_line_interrupt;
wire ff_frame_interrupt;
wire ff_2nd_access;
wire ff_color_palette_g_phase;
wire n933_31;
wire n933_33;
wire n933_35;
wire n89_5;
wire n188_8;
wire [2:1] ff_status_register_pointer_1;
wire [7:0] reg_interrupt_line;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n933_s28 (
    .F(n933_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer_0) 
);
defparam n933_s28.INIT=8'hCA;
  LUT3 n933_s29 (
    .F(n933_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer_0) 
);
defparam n933_s29.INIT=8'hCA;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(w_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1464_4) 
);
defparam n74_s0.INIT=8'hAC;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(w_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1464_4) 
);
defparam n75_s0.INIT=8'hAC;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(w_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1464_4) 
);
defparam n76_s0.INIT=8'hAC;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(w_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1464_4) 
);
defparam n77_s0.INIT=8'hAC;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(w_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1464_4) 
);
defparam n78_s0.INIT=8'hAC;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(w_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1464_4) 
);
defparam n79_s0.INIT=8'hAC;
  LUT4 n155_s0 (
    .F(n155_3),
    .I0(w_register_data[5]),
    .I1(n155_4),
    .I2(ff_register_pointer[5]),
    .I3(n155_5) 
);
defparam n155_s0.INIT=16'h3CAA;
  LUT4 n156_s0 (
    .F(n156_3),
    .I0(w_register_data[4]),
    .I1(n156_6),
    .I2(ff_register_pointer[4]),
    .I3(n155_5) 
);
defparam n156_s0.INIT=16'h3CAA;
  LUT4 n157_s0 (
    .F(n157_3),
    .I0(w_register_data[3]),
    .I1(n157_6),
    .I2(ff_register_pointer[3]),
    .I3(n155_5) 
);
defparam n157_s0.INIT=16'h3CAA;
  LUT4 n158_s0 (
    .F(n158_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n158_4),
    .I3(n155_5) 
);
defparam n158_s0.INIT=16'h3CAA;
  LUT4 n159_s0 (
    .F(n159_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n155_5) 
);
defparam n159_s0.INIT=16'h3CAA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n155_5) 
);
defparam n160_s0.INIT=8'h3A;
  LUT4 n308_s0 (
    .F(n308_3),
    .I0(w_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n308_4),
    .I3(ff_vram_address_inc) 
);
defparam n308_s0.INIT=16'h3CAA;
  LUT4 n309_s0 (
    .F(n309_3),
    .I0(w_bus_wdata[4]),
    .I1(n309_4),
    .I2(w_cpu_vram_address[12]),
    .I3(ff_vram_address_inc) 
);
defparam n309_s0.INIT=16'h3CAA;
  LUT4 n310_s0 (
    .F(n310_3),
    .I0(w_bus_wdata[3]),
    .I1(n310_4),
    .I2(w_cpu_vram_address[11]),
    .I3(ff_vram_address_inc) 
);
defparam n310_s0.INIT=16'h3CAA;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(w_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n311_4),
    .I3(ff_vram_address_inc) 
);
defparam n311_s0.INIT=16'h3CAA;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(w_bus_wdata[1]),
    .I1(n312_4),
    .I2(w_cpu_vram_address[9]),
    .I3(ff_vram_address_inc) 
);
defparam n312_s0.INIT=16'h3CAA;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(w_bus_wdata[0]),
    .I1(n313_4),
    .I2(w_cpu_vram_address[8]),
    .I3(ff_vram_address_inc) 
);
defparam n313_s0.INIT=16'h3CAA;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n314_4),
    .I3(ff_vram_address_inc) 
);
defparam n314_s0.INIT=16'h3CAA;
  LUT4 n315_s0 (
    .F(n315_3),
    .I0(w_register_data[6]),
    .I1(n315_4),
    .I2(w_cpu_vram_address[6]),
    .I3(ff_vram_address_inc) 
);
defparam n315_s0.INIT=16'h3CAA;
  LUT4 n316_s0 (
    .F(n316_3),
    .I0(w_register_data[5]),
    .I1(n316_4),
    .I2(w_cpu_vram_address[5]),
    .I3(ff_vram_address_inc) 
);
defparam n316_s0.INIT=16'h3CAA;
  LUT4 n317_s0 (
    .F(n317_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n317_4),
    .I3(ff_vram_address_inc) 
);
defparam n317_s0.INIT=16'h3CAA;
  LUT4 n318_s0 (
    .F(n318_3),
    .I0(w_register_data[3]),
    .I1(n318_4),
    .I2(w_cpu_vram_address[3]),
    .I3(ff_vram_address_inc) 
);
defparam n318_s0.INIT=16'h3CAA;
  LUT4 n319_s0 (
    .F(n319_3),
    .I0(w_register_data[2]),
    .I1(n319_4),
    .I2(w_cpu_vram_address[2]),
    .I3(ff_vram_address_inc) 
);
defparam n319_s0.INIT=16'h3CAA;
  LUT4 n320_s0 (
    .F(n320_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(ff_vram_address_inc) 
);
defparam n320_s0.INIT=16'h3CAA;
  LUT3 n321_s0 (
    .F(n321_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(ff_vram_address_inc) 
);
defparam n321_s0.INIT=8'h5C;
  LUT4 n362_s0 (
    .F(n362_3),
    .I0(w_register_data[2]),
    .I1(n362_4),
    .I2(w_cpu_vram_address[16]),
    .I3(n362_5) 
);
defparam n362_s0.INIT=16'hAA3C;
  LUT4 n363_s0 (
    .F(n363_3),
    .I0(w_register_data[1]),
    .I1(n363_4),
    .I2(w_cpu_vram_address[15]),
    .I3(n362_5) 
);
defparam n363_s0.INIT=16'hAA3C;
  LUT4 n364_s0 (
    .F(n364_3),
    .I0(w_register_data[0]),
    .I1(n364_4),
    .I2(w_cpu_vram_address[14]),
    .I3(n362_5) 
);
defparam n364_s0.INIT=16'hAA3C;
  LUT4 n1608_s0 (
    .F(n1608_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1608_s0.INIT=16'h0100;
  LUT4 n1611_s0 (
    .F(n1611_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1608_4) 
);
defparam n1611_s0.INIT=16'h1000;
  LUT4 n1618_s0 (
    .F(n1618_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1608_4) 
);
defparam n1618_s0.INIT=16'h1000;
  LUT4 n1625_s0 (
    .F(n1625_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1625_4) 
);
defparam n1625_s0.INIT=16'h1000;
  LUT4 n1628_s0 (
    .F(n1628_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1608_4) 
);
defparam n1628_s0.INIT=16'h4000;
  LUT4 n1636_s0 (
    .F(n1636_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1636_s0.INIT=16'h1000;
  LUT4 n1642_s0 (
    .F(n1642_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1625_4) 
);
defparam n1642_s0.INIT=16'h4000;
  LUT4 n1644_s0 (
    .F(n1644_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1644_s0.INIT=16'h4000;
  LUT4 n1652_s0 (
    .F(n1652_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1652_s0.INIT=16'h4000;
  LUT4 n1658_s0 (
    .F(n1658_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1658_s0.INIT=16'h8000;
  LUT4 n1666_s0 (
    .F(n1666_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1666_s0.INIT=16'h0100;
  LUT4 n1669_s0 (
    .F(n1669_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1625_4) 
);
defparam n1669_s0.INIT=16'h1000;
  LUT4 n1681_s0 (
    .F(n1681_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1681_s0.INIT=16'h4000;
  LUT4 n1689_s0 (
    .F(n1689_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1689_s0.INIT=16'h8000;
  LUT4 n1693_s0 (
    .F(n1693_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1693_4) 
);
defparam n1693_s0.INIT=16'h1000;
  LUT4 n1701_s0 (
    .F(n1701_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1693_4) 
);
defparam n1701_s0.INIT=16'h4000;
  LUT4 n1709_s0 (
    .F(n1709_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1693_4) 
);
defparam n1709_s0.INIT=16'h8000;
  LUT4 n1717_s0 (
    .F(n1717_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1717_4) 
);
defparam n1717_s0.INIT=16'h1000;
  LUT4 n1722_s0 (
    .F(n1722_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1717_4) 
);
defparam n1722_s0.INIT=16'h1000;
  LUT4 n1728_s0 (
    .F(n1728_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1717_4) 
);
defparam n1728_s0.INIT=16'h4000;
  LUT4 n843_s0 (
    .F(n843_3),
    .I0(w_register_write),
    .I1(n849_3),
    .I2(w_palette_valid),
    .I3(n843_4) 
);
defparam n843_s0.INIT=16'hFF10;
  LUT4 n849_s0 (
    .F(n849_3),
    .I0(w_bus_address[0]),
    .I1(w_bus_write),
    .I2(w_bus_address[1]),
    .I3(n849_4) 
);
defparam n849_s0.INIT=16'h4000;
  LUT4 n887_s0 (
    .F(n887_3),
    .I0(w_register_data[3]),
    .I1(n887_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n887_s0.INIT=16'hAA3C;
  LUT4 n888_s0 (
    .F(n888_3),
    .I0(w_register_data[2]),
    .I1(n888_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n888_s0.INIT=16'hAA3C;
  LUT4 n889_s0 (
    .F(n889_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n889_s0.INIT=16'hAA3C;
  LUT3 n890_s0 (
    .F(n890_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n890_s0.INIT=8'hC5;
  LUT4 n943_s0 (
    .F(n943_3),
    .I0(n943_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n943_s0.INIT=16'hF044;
  LUT4 n944_s0 (
    .F(n944_3),
    .I0(n944_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n944_s0.INIT=16'hF044;
  LUT4 n945_s0 (
    .F(n945_3),
    .I0(n943_5),
    .I1(n945_4),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n945_s0.INIT=16'hF088;
  LUT4 n946_s0 (
    .F(n946_3),
    .I0(n943_5),
    .I1(n946_4),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n946_s0.INIT=16'hF088;
  LUT4 n947_s0 (
    .F(n947_3),
    .I0(n947_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n947_s0.INIT=16'hF044;
  LUT4 n948_s0 (
    .F(n948_3),
    .I0(n943_5),
    .I1(n948_4),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n948_s0.INIT=16'hF088;
  LUT4 n949_s0 (
    .F(n949_3),
    .I0(n943_5),
    .I1(n949_4),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n949_s0.INIT=16'hF088;
  LUT4 n950_s0 (
    .F(n950_3),
    .I0(n950_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n950_s0.INIT=16'hF088;
  LUT3 n1448_s1 (
    .F(n1448_4),
    .I0(w_bus_address[1]),
    .I1(ff_2nd_access),
    .I2(n35_8) 
);
defparam n1448_s1.INIT=8'hB0;
  LUT4 n1464_s1 (
    .F(n1464_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_bus_write),
    .I3(n849_4) 
);
defparam n1464_s1.INIT=16'h4000;
  LUT4 n1474_s0 (
    .F(n1474_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1693_4) 
);
defparam n1474_s0.INIT=16'h1000;
  LUT3 n1518_s1 (
    .F(n1518_4),
    .I0(ff_vram_address_inc),
    .I1(w_cpu_vram_rdata_en),
    .I2(n1518_5) 
);
defparam n1518_s1.INIT=8'h10;
  LUT2 n1752_s1 (
    .F(n1752_4),
    .I0(ff_color_palette_g_phase),
    .I1(n849_3) 
);
defparam n1752_s1.INIT=4'h4;
  LUT3 n933_s31 (
    .F(n933_37),
    .I0(w_status_command_enable),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer_0) 
);
defparam n933_s31.INIT=8'hCA;
  LUT2 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(ff_color_palette_g_phase),
    .I1(n849_3) 
);
defparam ff_palette_g_2_s2.INIT=4'h8;
  LUT4 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n1464_4),
    .I3(ff_busy) 
);
defparam ff_register_write_s4.INIT=16'h008F;
  LUT4 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(w_bus_address[1]),
    .I3(n35_8) 
);
defparam ff_register_num_5_s4.INIT=16'hF800;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n155_5),
    .I2(n1474_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(n1518_5),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_address_inc),
    .I3(ff_vram_address_inc_8) 
);
defparam ff_vram_valid_s3.INIT=16'h0302;
  LUT4 ff_vram_address_inc_s3 (
    .F(ff_vram_address_inc_8),
    .I0(n1477_4),
    .I1(n196_7),
    .I2(ff_vram_address_inc),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_address_inc_s3.INIT=16'hFFF8;
  LUT3 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(n35_8),
    .I1(ff_vram_address_13_7),
    .I2(ff_vram_address_inc) 
);
defparam ff_vram_address_13_s3.INIT=8'hF8;
  LUT3 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_16_7),
    .I1(ff_vram_address_inc),
    .I2(n362_5) 
);
defparam ff_vram_address_16_s3.INIT=8'hF4;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n849_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 ff_line_interrupt_s3 (
    .F(ff_line_interrupt_8),
    .I0(ff_line_interrupt_9),
    .I1(ff_line_interrupt_10),
    .I2(n943_5),
    .I3(ff_line_interrupt_enable) 
);
defparam ff_line_interrupt_s3.INIT=16'hCAFF;
  LUT4 ff_frame_interrupt_s3 (
    .F(ff_frame_interrupt_8),
    .I0(ff_frame_interrupt_9),
    .I1(ff_frame_interrupt_10),
    .I2(n943_5),
    .I3(ff_frame_interrupt_enable) 
);
defparam ff_frame_interrupt_s3.INIT=16'hCAFF;
  LUT2 n1008_s2 (
    .F(n1008_7),
    .I0(n943_5),
    .I1(ff_frame_interrupt_enable) 
);
defparam n1008_s2.INIT=4'h4;
  LUT2 n992_s2 (
    .F(n992_7),
    .I0(n943_5),
    .I1(ff_line_interrupt_enable) 
);
defparam n992_s2.INIT=4'h4;
  LUT3 n200_s4 (
    .F(n200_9),
    .I0(w_cpu_vram_write),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_address_inc) 
);
defparam n200_s4.INIT=8'h0E;
  LUT2 n933_s30 (
    .F(n933_39),
    .I0(ff_status_register_pointer_0),
    .I1(ff_line_interrupt) 
);
defparam n933_s30.INIT=4'h8;
  LUT2 n951_s1 (
    .F(n951_6),
    .I0(w_cpu_vram_rdata_en),
    .I1(n943_5) 
);
defparam n951_s1.INIT=4'hE;
  LUT4 n155_s1 (
    .F(n155_4),
    .I0(ff_register_pointer[4]),
    .I1(ff_register_pointer[3]),
    .I2(ff_register_pointer[2]),
    .I3(n158_4) 
);
defparam n155_s1.INIT=16'h8000;
  LUT4 n155_s2 (
    .F(n155_5),
    .I0(w_bus_write),
    .I1(w_bus_address[0]),
    .I2(w_bus_address[1]),
    .I3(n849_4) 
);
defparam n155_s2.INIT=16'h8000;
  LUT2 n158_s1 (
    .F(n158_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n158_s1.INIT=4'h8;
  LUT4 n308_s1 (
    .F(n308_4),
    .I0(n308_5),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]),
    .I3(n314_4) 
);
defparam n308_s1.INIT=16'h8000;
  LUT3 n309_s1 (
    .F(n309_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(n311_4) 
);
defparam n309_s1.INIT=8'h80;
  LUT2 n310_s1 (
    .F(n310_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n311_4) 
);
defparam n310_s1.INIT=4'h8;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n314_4) 
);
defparam n311_s1.INIT=16'h8000;
  LUT3 n312_s1 (
    .F(n312_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n314_4) 
);
defparam n312_s1.INIT=8'h80;
  LUT2 n313_s1 (
    .F(n313_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n314_4) 
);
defparam n313_s1.INIT=4'h8;
  LUT4 n314_s1 (
    .F(n314_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n317_4) 
);
defparam n314_s1.INIT=16'h8000;
  LUT3 n315_s1 (
    .F(n315_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n317_4) 
);
defparam n315_s1.INIT=8'h80;
  LUT2 n316_s1 (
    .F(n316_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n317_4) 
);
defparam n316_s1.INIT=4'h8;
  LUT4 n317_s1 (
    .F(n317_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n317_s1.INIT=16'h8000;
  LUT3 n318_s1 (
    .F(n318_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_cpu_vram_address[1]) 
);
defparam n318_s1.INIT=8'h80;
  LUT2 n319_s1 (
    .F(n319_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n319_s1.INIT=4'h8;
  LUT4 n362_s1 (
    .F(n362_4),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[13]),
    .I3(n308_4) 
);
defparam n362_s1.INIT=16'h8000;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n362_s2.INIT=16'h4000;
  LUT3 n363_s1 (
    .F(n363_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(n308_4) 
);
defparam n363_s1.INIT=8'h80;
  LUT2 n364_s1 (
    .F(n364_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n308_4) 
);
defparam n364_s1.INIT=4'h8;
  LUT4 n1608_s1 (
    .F(n1608_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1608_s1.INIT=16'h0100;
  LUT4 n1625_s1 (
    .F(n1625_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1625_s1.INIT=16'h1000;
  LUT4 n1693_s1 (
    .F(n1693_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1693_s1.INIT=16'h1000;
  LUT4 n1717_s1 (
    .F(n1717_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1717_s1.INIT=16'h4000;
  LUT4 n843_s1 (
    .F(n843_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1693_4) 
);
defparam n843_s1.INIT=16'h0100;
  LUT2 n849_s1 (
    .F(n849_4),
    .I0(w_bus_valid),
    .I1(ff_valid_7) 
);
defparam n849_s1.INIT=4'h8;
  LUT3 n887_s1 (
    .F(n887_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n887_s1.INIT=8'h80;
  LUT2 n888_s1 (
    .F(n888_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n888_s1.INIT=4'h8;
  LUT4 n943_s1 (
    .F(n943_4),
    .I0(ff_status_register_pointer_1[2]),
    .I1(ff_status_register_pointer_3),
    .I2(n943_6),
    .I3(n943_7) 
);
defparam n943_s1.INIT=16'h00FE;
  LUT4 n943_s2 (
    .F(n943_5),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(ff_valid_7),
    .I3(n943_8) 
);
defparam n943_s2.INIT=16'h4000;
  LUT4 n944_s1 (
    .F(n944_4),
    .I0(ff_status_register_pointer_1[2]),
    .I1(ff_status_register_pointer_3),
    .I2(n944_5),
    .I3(n944_6) 
);
defparam n944_s1.INIT=16'h00FE;
  LUT4 n945_s1 (
    .F(n945_4),
    .I0(ff_status_register_pointer_0),
    .I1(n945_5),
    .I2(n945_6),
    .I3(ff_status_register_pointer_1[2]) 
);
defparam n945_s1.INIT=16'h770F;
  LUT4 n946_s1 (
    .F(n946_4),
    .I0(ff_status_register_pointer_0),
    .I1(n946_5),
    .I2(n946_6),
    .I3(ff_status_register_pointer_1[2]) 
);
defparam n946_s1.INIT=16'h770F;
  LUT3 n947_s1 (
    .F(n947_4),
    .I0(ff_status_register_pointer_3),
    .I1(ff_status_register_pointer_0),
    .I2(n947_5) 
);
defparam n947_s1.INIT=8'h70;
  LUT4 n948_s1 (
    .F(n948_4),
    .I0(n948_5),
    .I1(ff_status_register_pointer_1[1]),
    .I2(ff_status_register_pointer_1[2]),
    .I3(ff_status_register_pointer_0) 
);
defparam n948_s1.INIT=16'h5BFC;
  LUT4 n949_s1 (
    .F(n949_4),
    .I0(w_sprite_collision_y[1]),
    .I1(n949_5),
    .I2(n949_6),
    .I3(ff_status_register_pointer_0) 
);
defparam n949_s1.INIT=16'h8FFC;
  LUT4 n950_s1 (
    .F(n950_4),
    .I0(ff_status_register_pointer_1[2]),
    .I1(ff_status_register_pointer_1[1]),
    .I2(n933_35),
    .I3(ff_status_register_pointer_3) 
);
defparam n950_s1.INIT=16'hEEF0;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(w_cpu_vram_valid),
    .I1(w_bus_address[0]),
    .I2(w_bus_address[1]),
    .I3(n849_4) 
);
defparam n1518_s2.INIT=16'h0100;
  LUT3 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(w_bus_wdata[7]),
    .I1(w_bus_address[1]),
    .I2(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=8'h10;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s4.INIT=16'h0007;
  LUT4 ff_line_interrupt_s4 (
    .F(ff_line_interrupt_9),
    .I0(w_screen_pos_y_Z[7]),
    .I1(reg_interrupt_line[7]),
    .I2(ff_line_interrupt_12),
    .I3(ff_line_interrupt_13) 
);
defparam ff_line_interrupt_s4.INIT=16'h9000;
  LUT4 ff_line_interrupt_s5 (
    .F(ff_line_interrupt_10),
    .I0(ff_status_register_pointer_1[1]),
    .I1(ff_status_register_pointer_1[2]),
    .I2(ff_status_register_pointer_3),
    .I3(ff_status_register_pointer_0) 
);
defparam ff_line_interrupt_s5.INIT=16'h0100;
  LUT4 ff_frame_interrupt_s4 (
    .F(ff_frame_interrupt_9),
    .I0(ff_frame_interrupt_11),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_display_color_7_11),
    .I3(ff_frame_interrupt_12) 
);
defparam ff_frame_interrupt_s4.INIT=16'h8000;
  LUT4 ff_frame_interrupt_s5 (
    .F(ff_frame_interrupt_10),
    .I0(ff_status_register_pointer_0),
    .I1(ff_status_register_pointer_1[1]),
    .I2(ff_status_register_pointer_1[2]),
    .I3(ff_status_register_pointer_3) 
);
defparam ff_frame_interrupt_s5.INIT=16'h0001;
  LUT4 n308_s2 (
    .F(n308_5),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]),
    .I3(w_cpu_vram_address[7]) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n943_s3 (
    .F(n943_6),
    .I0(ff_frame_interrupt),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer_1[1]),
    .I3(ff_status_register_pointer_0) 
);
defparam n943_s3.INIT=16'h3FF5;
  LUT4 n943_s4 (
    .F(n943_7),
    .I0(ff_status_register_pointer_3),
    .I1(ff_status_register_pointer_1[2]),
    .I2(ff_status_register_pointer_0),
    .I3(n943_9) 
);
defparam n943_s4.INIT=16'hEEAC;
  LUT2 n943_s5 (
    .F(n943_8),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n943_s5.INIT=4'h4;
  LUT4 n944_s2 (
    .F(n944_5),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer_1[1]),
    .I3(ff_status_register_pointer_0) 
);
defparam n944_s2.INIT=16'h3FF5;
  LUT4 n944_s3 (
    .F(n944_6),
    .I0(ff_status_register_pointer_3),
    .I1(ff_status_register_pointer_1[2]),
    .I2(ff_status_register_pointer_0),
    .I3(n944_7) 
);
defparam n944_s3.INIT=16'hEEAC;
  LUT4 n945_s2 (
    .F(n945_5),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer_3),
    .I3(ff_status_register_pointer_1[1]) 
);
defparam n945_s2.INIT=16'h0305;
  LUT4 n945_s3 (
    .F(n945_6),
    .I0(w_sprite_collision_x[5]),
    .I1(ff_status_register_pointer_3),
    .I2(ff_status_register_pointer_0),
    .I3(ff_status_register_pointer_1[1]) 
);
defparam n945_s3.INIT=16'h133F;
  LUT4 n946_s2 (
    .F(n946_5),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer_3),
    .I3(ff_status_register_pointer_1[1]) 
);
defparam n946_s2.INIT=16'h0305;
  LUT4 n946_s3 (
    .F(n946_6),
    .I0(w_sprite_collision_x[4]),
    .I1(ff_status_register_pointer_3),
    .I2(ff_status_register_pointer_0),
    .I3(ff_status_register_pointer_1[1]) 
);
defparam n946_s3.INIT=16'h133F;
  LUT4 n947_s2 (
    .F(n947_5),
    .I0(w_sprite_collision_x[3]),
    .I1(n947_6),
    .I2(ff_status_register_pointer_0),
    .I3(ff_status_register_pointer_1[2]) 
);
defparam n947_s2.INIT=16'hC073;
  LUT4 n948_s2 (
    .F(n948_5),
    .I0(w_sprite_collision_x[2]),
    .I1(n948_6),
    .I2(ff_status_register_pointer_3),
    .I3(ff_status_register_pointer_1[2]) 
);
defparam n948_s2.INIT=16'h0CFA;
  LUT2 n949_s2 (
    .F(n949_5),
    .I0(ff_status_register_pointer_1[1]),
    .I1(ff_status_register_pointer_1[2]) 
);
defparam n949_s2.INIT=4'h4;
  LUT4 n949_s3 (
    .F(n949_6),
    .I0(ff_status_register_pointer_1[1]),
    .I1(n949_7),
    .I2(ff_status_register_pointer_0),
    .I3(ff_status_register_pointer_3) 
);
defparam n949_s3.INIT=16'h0E70;
  LUT2 ff_line_interrupt_s7 (
    .F(ff_line_interrupt_12),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1) 
);
defparam ff_line_interrupt_s7.INIT=4'h1;
  LUT4 ff_line_interrupt_s8 (
    .F(ff_line_interrupt_13),
    .I0(w_screen_pos_y_Z[5]),
    .I1(reg_interrupt_line[5]),
    .I2(ff_line_interrupt_14),
    .I3(ff_line_interrupt_15) 
);
defparam ff_line_interrupt_s8.INIT=16'h9000;
  LUT3 ff_frame_interrupt_s6 (
    .F(ff_frame_interrupt_11),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[12]),
    .I2(n255_11) 
);
defparam ff_frame_interrupt_s6.INIT=8'h10;
  LUT4 ff_frame_interrupt_s7 (
    .F(ff_frame_interrupt_12),
    .I0(ff_frame_interrupt_13),
    .I1(ff_line_interrupt_12),
    .I2(ff_frame_interrupt_14),
    .I3(ff_frame_interrupt_15) 
);
defparam ff_frame_interrupt_s7.INIT=16'h8000;
  LUT4 n943_s6 (
    .F(n943_9),
    .I0(w_status_color[7]),
    .I1(w_sprite_collision_y[7]),
    .I2(ff_status_register_pointer_0),
    .I3(ff_status_register_pointer_1[1]) 
);
defparam n943_s6.INIT=16'hAFC0;
  LUT4 n944_s4 (
    .F(n944_7),
    .I0(w_status_color[6]),
    .I1(w_sprite_collision_y[6]),
    .I2(ff_status_register_pointer_0),
    .I3(ff_status_register_pointer_1[1]) 
);
defparam n944_s4.INIT=16'hAFC0;
  LUT4 n947_s3 (
    .F(n947_6),
    .I0(w_status_color[3]),
    .I1(w_sprite_collision_y[3]),
    .I2(ff_status_register_pointer_1[2]),
    .I3(ff_status_register_pointer_1[1]) 
);
defparam n947_s3.INIT=16'h5F30;
  LUT3 n948_s3 (
    .F(n948_6),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer_1[1]) 
);
defparam n948_s3.INIT=8'h35;
  LUT4 n949_s4 (
    .F(n949_7),
    .I0(w_status_color[1]),
    .I1(w_sprite_collision_x[1]),
    .I2(ff_status_register_pointer_0),
    .I3(ff_status_register_pointer_1[2]) 
);
defparam n949_s4.INIT=16'hAFC0;
  LUT3 ff_line_interrupt_s9 (
    .F(ff_line_interrupt_14),
    .I0(w_screen_pos_y_Z[6]),
    .I1(reg_interrupt_line[6]),
    .I2(ff_line_interrupt_16) 
);
defparam ff_line_interrupt_s9.INIT=8'h90;
  LUT3 ff_line_interrupt_s10 (
    .F(ff_line_interrupt_15),
    .I0(w_screen_pos_y_1_1),
    .I1(reg_interrupt_line[1]),
    .I2(ff_line_interrupt_17) 
);
defparam ff_line_interrupt_s10.INIT=8'h90;
  LUT4 ff_frame_interrupt_s8 (
    .F(ff_frame_interrupt_13),
    .I0(w_screen_pos_y_Z[5]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(w_screen_pos_y_Z[4]) 
);
defparam ff_frame_interrupt_s8.INIT=16'h1000;
  LUT4 ff_frame_interrupt_s9 (
    .F(ff_frame_interrupt_14),
    .I0(w_screen_pos_y_0_1),
    .I1(w_screen_pos_y_1_1),
    .I2(w_screen_pos_y_Z[3]),
    .I3(w_screen_pos_y_2_1) 
);
defparam ff_frame_interrupt_s9.INIT=16'h0100;
  LUT4 ff_frame_interrupt_s10 (
    .F(ff_frame_interrupt_15),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(w_screen_pos_y_Z[6]),
    .I3(w_screen_pos_y_Z[7]) 
);
defparam ff_frame_interrupt_s10.INIT=16'h1000;
  LUT4 ff_line_interrupt_s11 (
    .F(ff_line_interrupt_16),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y_Z[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam ff_line_interrupt_s11.INIT=16'h9009;
  LUT4 ff_line_interrupt_s12 (
    .F(ff_line_interrupt_17),
    .I0(w_screen_pos_y_0_1),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y_2_1),
    .I3(reg_interrupt_line[2]) 
);
defparam ff_line_interrupt_s12.INIT=16'h9009;
  LUT3 n157_s2 (
    .F(n157_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n157_s2.INIT=8'h80;
  LUT4 n156_s2 (
    .F(n156_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n156_s2.INIT=16'h8000;
  LUT4 n35_s2 (
    .F(n35_8),
    .I0(w_bus_write),
    .I1(w_bus_address[0]),
    .I2(w_bus_valid),
    .I3(ff_valid_7) 
);
defparam n35_s2.INIT=16'h8000;
  LUT4 n211_s4 (
    .F(n211_10),
    .I0(w_cpu_vram_rdata_en),
    .I1(n1518_5),
    .I2(ff_busy),
    .I3(ff_vram_address_inc) 
);
defparam n211_s4.INIT=16'h00F4;
  LUT4 n891_s8 (
    .F(n891_14),
    .I0(n849_3),
    .I1(w_register_write),
    .I2(n843_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n891_s8.INIT=16'h0532;
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n74_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n75_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n76_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n77_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n78_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n79_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1474_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_cpu_vram_valid),
    .D(n188_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1666_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1666_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer_3),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer_1[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer_1[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer_0),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1728_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1728_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1728_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n849_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n943_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n944_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n945_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n946_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n947_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n948_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n949_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n950_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n951_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(reg_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1666_3),
    .PRESET(n36_6) 
);
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n155_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n156_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n157_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n158_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n159_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n160_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_inc_s1 (
    .Q(ff_vram_address_inc),
    .D(n200_9),
    .CLK(clk85m),
    .CE(ff_vram_address_inc_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n308_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n309_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n310_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n311_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n313_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n314_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n315_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n316_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n317_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n318_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n319_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n321_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n362_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n363_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n364_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n887_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n888_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n889_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n890_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n992_7),
    .CLK(clk85m),
    .CE(ff_line_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_line_interrupt_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1008_7),
    .CLK(clk85m),
    .CE(ff_frame_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_frame_interrupt_s1.INIT=1'b0;
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n89_5),
    .CLK(clk85m),
    .CE(n1464_4),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFC ff_busy_s4 (
    .Q(ff_busy),
    .D(n211_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n891_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n933_s27 (
    .O(n933_31),
    .I0(n933_28),
    .I1(n933_29),
    .S0(ff_status_register_pointer_1[1]) 
);
  MUX2_LUT5 n933_s26 (
    .O(n933_33),
    .I0(n933_39),
    .I1(n933_37),
    .S0(ff_status_register_pointer_1[1]) 
);
  MUX2_LUT6 n933_s23 (
    .O(n933_35),
    .I0(n933_33),
    .I1(n933_31),
    .S0(ff_status_register_pointer_1[2]) 
);
  INV n89_s2 (
    .O(n89_5),
    .I(ff_2nd_access) 
);
  INV n188_s3 (
    .O(n188_8),
    .I(w_cpu_vram_valid) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  n1632_5,
  ff_state_1_7,
  n1245_4,
  n1142_8,
  ff_line_interrupt_12,
  reg_50hz_mode,
  n62_8,
  ff_v_en_9,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_sdram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  n294_21,
  w_h_count_end_13,
  w_h_count_end_14,
  n294_22,
  ff_field,
  w_screen_pos_x_Z_7_14,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_v_count,
  w_pixel_pos_x_Z,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  w_screen_pos_y_Z,
  w_pixel_pos_y_Z
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input n1632_5;
input ff_state_1_7;
input n1245_4;
input n1142_8;
input ff_line_interrupt_12;
input reg_50hz_mode;
input n62_8;
input ff_v_en_9;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_sdram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output n294_21;
output w_h_count_end_13;
output w_h_count_end_14;
output n294_22;
output ff_field;
output w_screen_pos_x_Z_7_14;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:7] ff_half_count;
output w_screen_pos_x_Z_0;
output w_screen_pos_x_Z_1;
output w_screen_pos_x_Z_2;
output w_screen_pos_x_Z_3;
output w_screen_pos_x_Z_4;
output w_screen_pos_x_Z_5;
output w_screen_pos_x_Z_6;
output w_screen_pos_x_Z_8_10;
output w_screen_pos_x_Z_9_8;
output w_screen_pos_x_Z_10_12;
output w_screen_pos_x_Z_11_10;
output w_screen_pos_x_Z_12_10;
output [9:0] w_v_count;
output [8:3] w_pixel_pos_x_Z;
output w_screen_pos_y_0_1;
output w_screen_pos_y_1_1;
output w_screen_pos_y_2_1;
output w_screen_pos_y_8_1;
output w_screen_pos_y_9_1;
output [7:3] w_screen_pos_y_Z;
output [7:0] w_pixel_pos_y_Z;
wire n78_3;
wire n139_3;
wire n265_3;
wire ff_v_active_5;
wire ff_interleaving_page_8;
wire n372_6;
wire n371_6;
wire n370_6;
wire n410_7;
wire n409_7;
wire n408_7;
wire n407_7;
wire n165_8;
wire n164_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n102_7;
wire n100_7;
wire n97_7;
wire n96_7;
wire n94_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n432_6;
wire w_h_count_end_12;
wire w_h_count_end_15;
wire n139_4;
wire n139_5;
wire n360_4;
wire n265_4;
wire n265_5;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n370_7;
wire n410_8;
wire n410_9;
wire n409_8;
wire n408_8;
wire n407_8;
wire n407_9;
wire n163_8;
wire n160_8;
wire n157_8;
wire n99_8;
wire n95_8;
wire n93_8;
wire n57_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n360_5;
wire n360_6;
wire n265_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire ff_interleaving_page_11;
wire n408_9;
wire n360_7;
wire n360_8;
wire n360_9;
wire ff_v_active_8;
wire ff_v_active_9;
wire ff_blink_counter_3_14;
wire n103_9;
wire n54_10;
wire n161_10;
wire n163_10;
wire n59_9;
wire n93_10;
wire n95_10;
wire n98_9;
wire n99_10;
wire n101_9;
wire n104_9;
wire n105_10;
wire n223_7;
wire n373_9;
wire ff_blink_base_3_12;
wire w_pixel_pos_x_Z_3_2;
wire w_pixel_pos_x_Z_4_2;
wire w_pixel_pos_x_Z_5_2;
wire w_pixel_pos_x_Z_6_2;
wire w_pixel_pos_x_Z_7_2;
wire w_pixel_pos_x_Z_8_0_COUT;
wire w_screen_pos_y_0_2;
wire w_screen_pos_y_1_2;
wire w_screen_pos_y_2_2;
wire w_screen_pos_y_Z_4_2;
wire w_screen_pos_y_Z_5_2;
wire w_screen_pos_y_Z_6_2;
wire w_screen_pos_y_Z_7_2;
wire w_screen_pos_y_8_2;
wire w_screen_pos_y_9_0_COUT;
wire w_pixel_pos_y_Z_0_2;
wire w_pixel_pos_y_Z_1_2;
wire w_pixel_pos_y_Z_2_2;
wire w_pixel_pos_y_Z_3_2;
wire w_pixel_pos_y_Z_4_2;
wire w_pixel_pos_y_Z_5_2;
wire w_pixel_pos_y_Z_6_2;
wire w_pixel_pos_y_Z_7_0_COUT;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n315_9;
wire w_screen_pos_y_Z_3_5;
wire n324_7;
wire n324_6;
wire n323_7;
wire n323_6;
wire n315_12;
wire n62_9;
wire [8:3] ff_horizontal_offset_h;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count_end_12),
    .I1(w_h_count_end_13),
    .I2(w_h_count_end_14),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s8.INIT=16'h8000;
  LUT4 n139_s0 (
    .F(n139_3),
    .I0(n139_4),
    .I1(w_v_count[0]),
    .I2(w_h_count_end_15),
    .I3(n139_5) 
);
defparam n139_s0.INIT=16'h8000;
  LUT4 n265_s0 (
    .F(n265_3),
    .I0(n265_4),
    .I1(w_v_count[0]),
    .I2(w_screen_pos_y_Z[6]),
    .I3(n265_5) 
);
defparam n265_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n360_4),
    .I1(n265_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(n360_4),
    .I1(w_h_count_end),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'h80FF;
  LUT3 w_screen_pos_x_Z_9_s3 (
    .F(w_screen_pos_x_Z_9_8),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_Z_9_s3.INIT=8'h1E;
  LUT4 n372_s1 (
    .F(n372_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n372_s1.INIT=16'h1400;
  LUT4 n371_s1 (
    .F(n371_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n371_s1.INIT=16'h7800;
  LUT2 n370_s1 (
    .F(n370_6),
    .I0(n370_7),
    .I1(reg_interleaving_mode) 
);
defparam n370_s1.INIT=4'h4;
  LUT4 n410_s2 (
    .F(n410_7),
    .I0(n410_8),
    .I1(n410_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n410_s2.INIT=16'h0700;
  LUT4 n409_s2 (
    .F(n409_7),
    .I0(n409_8),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter_3_10) 
);
defparam n409_s2.INIT=16'h4100;
  LUT2 n408_s2 (
    .F(n408_7),
    .I0(n408_8),
    .I1(ff_blink_counter_3_10) 
);
defparam n408_s2.INIT=4'h4;
  LUT4 n407_s2 (
    .F(n407_7),
    .I0(n407_8),
    .I1(ff_blink_counter[3]),
    .I2(n407_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n407_s2.INIT=16'h1C00;
  LUT2 n165_s3 (
    .F(n165_8),
    .I0(w_v_count[0]),
    .I1(n360_4) 
);
defparam n165_s3.INIT=4'h1;
  LUT3 n164_s2 (
    .F(n164_7),
    .I0(n360_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n164_s2.INIT=8'h14;
  LUT4 n162_s2 (
    .F(n162_7),
    .I0(w_v_count[2]),
    .I1(n163_8),
    .I2(n360_4),
    .I3(w_v_count[3]) 
);
defparam n162_s2.INIT=16'h0708;
  LUT3 n161_s2 (
    .F(n161_7),
    .I0(n360_4),
    .I1(n161_10),
    .I2(w_v_count[4]) 
);
defparam n161_s2.INIT=8'h14;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n360_4),
    .I1(w_v_count[5]),
    .I2(n160_8) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n159_s2 (
    .F(n159_7),
    .I0(w_v_count[5]),
    .I1(n160_8),
    .I2(n360_4),
    .I3(w_v_count[6]) 
);
defparam n159_s2.INIT=16'h0708;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n160_8),
    .I3(w_v_count[7]) 
);
defparam n158_s2.INIT=16'h7F80;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[8]),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h6;
  LUT4 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n157_8),
    .I2(n360_4),
    .I3(w_v_count[9]) 
);
defparam n156_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(w_screen_pos_x_Z_2),
    .I1(n1632_5),
    .I2(n78_3),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(w_screen_pos_x_Z_4),
    .I1(ff_state_1_7),
    .I2(n78_3),
    .I3(w_screen_pos_x_Z_5) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n97_s2 (
    .F(n97_7),
    .I0(ff_half_count[7]),
    .I1(n1245_4),
    .I2(n78_3),
    .I3(ff_half_count[8]) 
);
defparam n97_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(n99_8),
    .I1(n1142_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n94_s2 (
    .F(n94_7),
    .I0(ff_half_count[10]),
    .I1(n95_8),
    .I2(n78_3),
    .I3(ff_half_count[11]) 
);
defparam n94_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT4 n58_s2 (
    .F(n58_7),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_13),
    .I2(w_h_count_end),
    .I3(w_h_count[4]) 
);
defparam n58_s2.INIT=16'h0708;
  LUT3 n57_s2 (
    .F(n57_7),
    .I0(w_h_count_end),
    .I1(n57_8),
    .I2(w_h_count[5]) 
);
defparam n57_s2.INIT=8'h14;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT4 n294_s16 (
    .F(n294_21),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n294_22) 
);
defparam n294_s16.INIT=16'h0001;
  LUT2 n432_s1 (
    .F(n432_6),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_10) 
);
defparam n432_s1.INIT=4'h7;
  LUT2 w_screen_pos_x_Z_8_s4 (
    .F(w_screen_pos_x_Z_8_10),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_Z_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_Z_11_s4 (
    .F(w_screen_pos_x_Z_11_10),
    .I0(ff_half_count[10]),
    .I1(n294_22),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_Z_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_Z_12_s4 (
    .F(w_screen_pos_x_Z_12_10),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n294_22),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_Z_12_s4.INIT=16'hFE01;
  LUT2 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]) 
);
defparam w_h_count_end_s9.INIT=4'h4;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[6]),
    .I1(w_h_count[8]),
    .I2(w_h_count[7]),
    .I3(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=16'h1000;
  LUT4 n139_s1 (
    .F(n139_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[4]) 
);
defparam n139_s1.INIT=16'h0100;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(w_h_count[1]),
    .I1(w_h_count[10]),
    .I2(w_h_count[0]),
    .I3(w_h_count[11]) 
);
defparam n139_s2.INIT=16'h1000;
  LUT4 n360_s1 (
    .F(n360_4),
    .I0(n360_5),
    .I1(n360_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n360_s1.INIT=16'h0E00;
  LUT3 n265_s1 (
    .F(n265_4),
    .I0(w_screen_pos_y_Z[7]),
    .I1(w_screen_pos_y_8_1),
    .I2(w_screen_pos_y_9_1) 
);
defparam n265_s1.INIT=8'h80;
  LUT4 n265_s2 (
    .F(n265_5),
    .I0(n265_6),
    .I1(w_screen_pos_y_0_1),
    .I2(w_screen_pos_y_1_1),
    .I3(w_screen_pos_y_2_1) 
);
defparam n265_s2.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(w_v_count[0]),
    .I2(w_screen_pos_y_Z[7]),
    .I3(ff_line_interrupt_12) 
);
defparam ff_v_active_s3.INIT=16'h4000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[1]),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=16'hBF00;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(ff_interleaving_page_11),
    .I2(n410_9),
    .I3(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=16'h7000;
  LUT4 n370_s2 (
    .F(n370_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n370_s2.INIT=16'h827F;
  LUT3 n410_s3 (
    .F(n410_8),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n410_s3.INIT=8'h35;
  LUT4 n410_s4 (
    .F(n410_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]),
    .I3(ff_blink_counter[3]) 
);
defparam n410_s4.INIT=16'h0001;
  LUT4 n409_s3 (
    .F(n409_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n410_9) 
);
defparam n409_s3.INIT=16'h3500;
  LUT4 n408_s3 (
    .F(n408_8),
    .I0(n408_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n408_s3.INIT=16'h03FE;
  LUT3 n407_s3 (
    .F(n407_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n407_s3.INIT=8'h53;
  LUT3 n407_s4 (
    .F(n407_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n407_s4.INIT=8'h01;
  LUT2 n163_s3 (
    .F(n163_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n163_s3.INIT=4'h8;
  LUT4 n160_s3 (
    .F(n160_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n163_8) 
);
defparam n160_s3.INIT=16'h8000;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n160_8) 
);
defparam n157_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(ff_state_1_7) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n95_s3 (
    .F(n95_8),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]),
    .I3(n1245_4) 
);
defparam n95_s3.INIT=16'h8000;
  LUT3 n93_s3 (
    .F(n93_8),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n95_8) 
);
defparam n93_s3.INIT=8'h80;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count_end_13) 
);
defparam n57_s3.INIT=8'h80;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_13) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(n54_8) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n294_s17 (
    .F(n294_22),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n294_s17.INIT=8'hE0;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(n360_7),
    .I1(reg_50hz_mode),
    .I2(n62_8),
    .I3(ff_v_en_9) 
);
defparam n360_s2.INIT=16'h1000;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(n360_8),
    .I3(n360_9) 
);
defparam n360_s3.INIT=16'h1000;
  LUT3 n265_s3 (
    .F(n265_6),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[4]),
    .I2(w_screen_pos_y_Z[5]) 
);
defparam n265_s3.INIT=8'h80;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(n265_5),
    .I1(ff_v_active_8),
    .I2(reg_212lines_mode),
    .I3(w_screen_pos_y_Z[6]) 
);
defparam ff_v_active_s4.INIT=16'h3FF5;
  LUT3 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[5]),
    .I1(reg_blink_period[0]),
    .I2(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=8'h01;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(n407_8),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h3050;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(n410_8),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s6.INIT=16'h3050;
  LUT4 n408_s4 (
    .F(n408_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n408_s4.INIT=16'h0305;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n360_s4.INIT=16'hEFF7;
  LUT4 n360_s5 (
    .F(n360_8),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[4]) 
);
defparam n360_s5.INIT=16'hF800;
  LUT4 n360_s6 (
    .F(n360_9),
    .I0(w_v_count[1]),
    .I1(w_v_count[7]),
    .I2(w_v_count[6]),
    .I3(w_v_count[5]) 
);
defparam n360_s6.INIT=16'h1000;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_2_1),
    .I1(w_screen_pos_y_0_1),
    .I2(w_screen_pos_y_1_1),
    .I3(ff_v_active_9) 
);
defparam ff_v_active_s5.INIT=16'h4000;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I2(w_screen_pos_y_Z[4]) 
);
defparam ff_v_active_s6.INIT=8'h10;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(w_h_count_end),
    .I1(n360_4),
    .I2(ff_blink_counter_3_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'h80FF;
  LUT4 n103_s3 (
    .F(n103_9),
    .I0(n78_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n103_s3.INIT=16'h1444;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n161_s4 (
    .F(n161_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n161_s4.INIT=16'h8000;
  LUT4 n163_s4 (
    .F(n163_10),
    .I0(n360_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n163_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_Z_10_s5 (
    .F(w_screen_pos_x_Z_10_12),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_Z_10_s5.INIT=16'hA955;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n93_s4 (
    .F(n93_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n93_8),
    .I3(ff_half_count[12]) 
);
defparam n93_s4.INIT=16'h0770;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[10]),
    .I3(n95_8) 
);
defparam n95_s4.INIT=16'h0770;
  LUT4 n98_s3 (
    .F(n98_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n1245_4) 
);
defparam n98_s3.INIT=16'h0770;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_screen_pos_x_Z_6),
    .I3(n99_8) 
);
defparam n99_s4.INIT=16'h0770;
  LUT4 n101_s3 (
    .F(n101_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_screen_pos_x_Z_4),
    .I3(ff_state_1_7) 
);
defparam n101_s3.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s4 (
    .F(n105_10),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s4.INIT=8'h15;
  LUT3 n223_s3 (
    .F(n223_7),
    .I0(w_h_count_end),
    .I1(n360_4),
    .I2(ff_field) 
);
defparam n223_s3.INIT=8'h78;
  LUT4 n373_s3 (
    .F(n373_9),
    .I0(w_h_count_end),
    .I1(n360_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n373_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_12),
    .I0(n360_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=8'h8F;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(w_screen_pos_x_Z_6),
    .D(n99_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(w_screen_pos_x_Z_5),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(w_screen_pos_x_Z_4),
    .D(n101_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(w_screen_pos_x_Z_3),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(w_screen_pos_x_Z_2),
    .D(n103_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(w_screen_pos_x_Z_1),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(w_screen_pos_x_Z_0),
    .D(n105_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_sdram_refresh),
    .D(n139_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n163_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n165_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n265_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n370_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n371_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n372_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n407_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n408_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n409_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n410_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n432_6),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n223_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n373_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_Z_3_s (
    .SUM(w_pixel_pos_x_Z[3]),
    .COUT(w_pixel_pos_x_Z_3_2),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_4_s (
    .SUM(w_pixel_pos_x_Z[4]),
    .COUT(w_pixel_pos_x_Z_4_2),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_3_2) 
);
defparam w_pixel_pos_x_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_5_s (
    .SUM(w_pixel_pos_x_Z[5]),
    .COUT(w_pixel_pos_x_Z_5_2),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_4_2) 
);
defparam w_pixel_pos_x_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_6_s (
    .SUM(w_pixel_pos_x_Z[6]),
    .COUT(w_pixel_pos_x_Z_6_2),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_5_2) 
);
defparam w_pixel_pos_x_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_7_s (
    .SUM(w_pixel_pos_x_Z[7]),
    .COUT(w_pixel_pos_x_Z_7_2),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_6_2) 
);
defparam w_pixel_pos_x_Z_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_8_s (
    .SUM(w_pixel_pos_x_Z[8]),
    .COUT(w_pixel_pos_x_Z_8_0_COUT),
    .I0(w_screen_pos_x_Z_12_10),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_7_2) 
);
defparam w_pixel_pos_x_Z_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s (
    .SUM(w_screen_pos_y_0_1),
    .COUT(w_screen_pos_y_0_2),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s (
    .SUM(w_screen_pos_y_1_1),
    .COUT(w_screen_pos_y_1_2),
    .I0(n324_7),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_2) 
);
defparam w_screen_pos_y_1_s.ALU_MODE=0;
  ALU w_screen_pos_y_2_s (
    .SUM(w_screen_pos_y_2_1),
    .COUT(w_screen_pos_y_2_2),
    .I0(n323_7),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_2) 
);
defparam w_screen_pos_y_2_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_4_s (
    .SUM(w_screen_pos_y_Z[4]),
    .COUT(w_screen_pos_y_Z_4_2),
    .I0(n321_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_3_5) 
);
defparam w_screen_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_5_s (
    .SUM(w_screen_pos_y_Z[5]),
    .COUT(w_screen_pos_y_Z_5_2),
    .I0(n320_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_4_2) 
);
defparam w_screen_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_6_s (
    .SUM(w_screen_pos_y_Z[6]),
    .COUT(w_screen_pos_y_Z_6_2),
    .I0(n319_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_5_2) 
);
defparam w_screen_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_7_s (
    .SUM(w_screen_pos_y_Z[7]),
    .COUT(w_screen_pos_y_Z_7_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_6_2) 
);
defparam w_screen_pos_y_Z_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_8_2),
    .I0(n317_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_9_s (
    .SUM(w_screen_pos_y_9_1),
    .COUT(w_screen_pos_y_9_0_COUT),
    .I0(n315_12),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_2) 
);
defparam w_screen_pos_y_9_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_0_s (
    .SUM(w_pixel_pos_y_Z[0]),
    .COUT(w_pixel_pos_y_Z_0_2),
    .I0(w_screen_pos_y_0_1),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_Z_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_1_s (
    .SUM(w_pixel_pos_y_Z[1]),
    .COUT(w_pixel_pos_y_Z_1_2),
    .I0(w_screen_pos_y_1_1),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_0_2) 
);
defparam w_pixel_pos_y_Z_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_2_s (
    .SUM(w_pixel_pos_y_Z[2]),
    .COUT(w_pixel_pos_y_Z_2_2),
    .I0(w_screen_pos_y_2_1),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_1_2) 
);
defparam w_pixel_pos_y_Z_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_3_s (
    .SUM(w_pixel_pos_y_Z[3]),
    .COUT(w_pixel_pos_y_Z_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_2_2) 
);
defparam w_pixel_pos_y_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_4_s (
    .SUM(w_pixel_pos_y_Z[4]),
    .COUT(w_pixel_pos_y_Z_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_3_2) 
);
defparam w_pixel_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_5_s (
    .SUM(w_pixel_pos_y_Z[5]),
    .COUT(w_pixel_pos_y_Z_5_2),
    .I0(w_screen_pos_y_Z[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_4_2) 
);
defparam w_pixel_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_6_s (
    .SUM(w_pixel_pos_y_Z[6]),
    .COUT(w_pixel_pos_y_Z_6_2),
    .I0(w_screen_pos_y_Z[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_5_2) 
);
defparam w_pixel_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_7_s (
    .SUM(w_pixel_pos_y_Z[7]),
    .COUT(w_pixel_pos_y_Z_7_0_COUT),
    .I0(w_screen_pos_y_Z[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_6_2) 
);
defparam w_pixel_pos_y_Z_7_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n323_6) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_v_count[5]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n315_9),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_3_s1 (
    .SUM(w_screen_pos_y_Z[3]),
    .COUT(w_screen_pos_y_Z_3_5),
    .I0(n322_2),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_2) 
);
defparam w_screen_pos_y_Z_3_s1.ALU_MODE=1;
  ALU n324_s1 (
    .SUM(n324_7),
    .COUT(n324_6),
    .I0(w_v_count[2]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(VCC) 
);
defparam n324_s1.ALU_MODE=1;
  ALU n323_s1 (
    .SUM(n323_7),
    .COUT(n323_6),
    .I0(w_v_count[3]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(n324_6) 
);
defparam n323_s1.ALU_MODE=1;
  INV n315_s5 (
    .O(n315_12),
    .I(n315_9) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_Z_7_s8 (
    .O(w_screen_pos_x_Z_7_14),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_screen_pos_x_Z_7_14,
  n294_21,
  w_vram_address1_13_7,
  n438_5,
  n878_16,
  w_screen_v_active,
  reg_left_mask,
  n88_8,
  w_4colors_mode_5,
  n440_8,
  n1038_16,
  n1050_17,
  n291_4,
  w_sprite_mode2_4,
  w_vram_address1_12_8,
  w_4colors_mode,
  reg_scroll_planes,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  reg_display_on,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_backdrop_color,
  reg_screen_mode,
  w_pixel_pos_y_Z,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  ff_half_count,
  w_screen_mode_vram_valid,
  ff_state_1_7,
  n1350_5,
  n1632_5,
  n801_33,
  n255_11,
  n801_39,
  n140_14,
  n1632_7,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_screen_pos_x_Z_7_14;
input n294_21;
input w_vram_address1_13_7;
input n438_5;
input n878_16;
input w_screen_v_active;
input reg_left_mask;
input n88_8;
input w_4colors_mode_5;
input n440_8;
input n1038_16;
input n1050_17;
input n291_4;
input w_sprite_mode2_4;
input w_vram_address1_12_8;
input w_4colors_mode;
input reg_scroll_planes;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input reg_display_on;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [7:0] reg_backdrop_color;
input [4:0] reg_screen_mode;
input [7:0] w_pixel_pos_y_Z;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
input [7:7] ff_half_count;
output w_screen_mode_vram_valid;
output ff_state_1_7;
output n1350_5;
output n1632_5;
output n801_33;
output n255_11;
output n801_39;
output n140_14;
output n1632_7;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n797_4;
wire n798_4;
wire n799_4;
wire n800_4;
wire n1350_4;
wire n1351_4;
wire n1352_4;
wire n1353_4;
wire n1358_4;
wire n1359_4;
wire n1360_4;
wire n1361_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1373_4;
wire n1374_4;
wire n1375_4;
wire n1376_4;
wire n1377_4;
wire n1382_4;
wire n1383_4;
wire n1384_4;
wire n1385_4;
wire n1390_4;
wire n1391_4;
wire n1392_4;
wire n1393_4;
wire n1398_4;
wire n1399_4;
wire n1400_4;
wire n1401_4;
wire n1632_3;
wire n801_31;
wire n802_30;
wire n803_30;
wire n804_30;
wire n805_23;
wire n806_23;
wire n807_23;
wire n808_23;
wire n833_25;
wire n834_25;
wire n835_25;
wire n836_25;
wire n837_27;
wire n838_24;
wire n839_24;
wire n840_24;
wire n972_16;
wire n973_16;
wire n974_16;
wire n975_16;
wire n976_17;
wire n977_17;
wire n978_17;
wire n979_17;
wire n980_13;
wire n981_13;
wire n982_13;
wire n983_13;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_14;
wire n988_14;
wire n989_14;
wire n990_14;
wire n991_14;
wire n992_15;
wire n993_15;
wire n994_15;
wire n995_15;
wire n996_16;
wire n997_15;
wire n998_15;
wire n999_15;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1011_13;
wire n1012_13;
wire n1013_13;
wire n1014_13;
wire n1015_13;
wire n1342_33;
wire n1343_33;
wire n1344_33;
wire n1345_33;
wire n1346_25;
wire n1347_25;
wire n1348_25;
wire n1349_25;
wire ff_next_vram3_7_7;
wire ff_next_vram3_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram6_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire ff_next_vram5_3_9;
wire n179_7;
wire n176_7;
wire n1667_7;
wire n1666_7;
wire n1665_7;
wire n1664_7;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n689_6;
wire n527_6;
wire n140_8;
wire n139_7;
wire n138_7;
wire n255_9;
wire n1000_16;
wire n1003_17;
wire n1001_16;
wire n1002_16;
wire n1003_16;
wire n1350_6;
wire n1350_7;
wire n1351_5;
wire n1352_5;
wire n1353_5;
wire n1354_6;
wire n1355_6;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_5;
wire n1366_5;
wire n1367_5;
wire n1368_5;
wire n1369_5;
wire n1370_6;
wire n1371_6;
wire n1372_6;
wire n1373_6;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire n1401_5;
wire n1402_5;
wire n1403_5;
wire n1404_5;
wire n1405_5;
wire w_pattern0_3_4;
wire n801_32;
wire n801_34;
wire n802_31;
wire n802_32;
wire n803_31;
wire n803_32;
wire n803_33;
wire n803_34;
wire n804_31;
wire n804_32;
wire n805_24;
wire n805_25;
wire n805_26;
wire n806_24;
wire n806_25;
wire n806_26;
wire n807_24;
wire n807_25;
wire n807_26;
wire n808_24;
wire n808_25;
wire n808_26;
wire n972_17;
wire n972_18;
wire n973_17;
wire n973_18;
wire n974_17;
wire n975_17;
wire n975_18;
wire n976_18;
wire n977_18;
wire n978_18;
wire n979_18;
wire n980_14;
wire n980_15;
wire n981_14;
wire n981_15;
wire n982_14;
wire n982_15;
wire n983_14;
wire n983_15;
wire n984_15;
wire n984_16;
wire n985_15;
wire n985_16;
wire n986_15;
wire n986_16;
wire n987_15;
wire n987_16;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_15;
wire n992_16;
wire n993_16;
wire n994_16;
wire n995_16;
wire n996_17;
wire n997_16;
wire n998_16;
wire n999_16;
wire n1342_34;
wire n1343_34;
wire n1344_34;
wire n1345_34;
wire n1346_26;
wire n1346_27;
wire n1347_26;
wire n1347_27;
wire n1348_26;
wire n1348_27;
wire n1349_26;
wire n1349_27;
wire ff_pos_x_5_9;
wire ff_pos_x_5_10;
wire ff_next_vram0_7_7;
wire ff_next_vram3_7_8;
wire ff_screen_h_in_active_10;
wire ff_next_vram7_3_8;
wire ff_next_vram7_3_9;
wire ff_next_vram1_7_9;
wire ff_next_vram2_7_9;
wire ff_next_vram4_7_9;
wire ff_next_vram4_7_10;
wire ff_next_vram5_7_10;
wire ff_next_vram5_7_11;
wire ff_next_vram5_3_10;
wire n181_8;
wire n178_8;
wire n177_8;
wire n705_7;
wire n705_8;
wire n704_7;
wire n704_8;
wire n703_7;
wire n703_8;
wire n702_7;
wire n702_9;
wire n701_7;
wire n701_9;
wire n700_7;
wire n700_8;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_7;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_8;
wire n693_7;
wire n693_8;
wire n693_9;
wire n692_7;
wire n692_8;
wire n691_7;
wire n691_8;
wire n690_7;
wire n690_8;
wire n690_9;
wire n689_7;
wire n689_8;
wire n689_9;
wire n527_7;
wire n527_8;
wire n527_9;
wire n140_10;
wire n139_8;
wire n138_8;
wire n255_10;
wire n1350_8;
wire n1351_6;
wire n1352_6;
wire n1353_6;
wire n1354_7;
wire n1354_8;
wire n1355_7;
wire n1355_8;
wire n1356_6;
wire n1356_7;
wire n1357_6;
wire n1357_7;
wire n1358_6;
wire n1358_7;
wire n1359_6;
wire n1359_7;
wire n1360_6;
wire n1360_7;
wire n1361_6;
wire n1361_7;
wire n1362_6;
wire n1362_7;
wire n1363_6;
wire n1363_7;
wire n1364_6;
wire n1364_7;
wire n1365_6;
wire n1365_7;
wire n1366_6;
wire n1367_6;
wire n1368_6;
wire n1369_6;
wire n1370_7;
wire n1374_6;
wire n1375_6;
wire n1376_6;
wire n1377_6;
wire n1378_6;
wire n1378_7;
wire n1379_6;
wire n1379_7;
wire n1380_6;
wire n1380_7;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1382_7;
wire n1383_6;
wire n1383_7;
wire n1384_6;
wire n1384_7;
wire n1385_6;
wire n1385_7;
wire n1386_6;
wire n1386_7;
wire n1387_6;
wire n1387_7;
wire n1388_6;
wire n1388_7;
wire n1389_6;
wire n1389_7;
wire n1390_6;
wire n1390_7;
wire n1391_6;
wire n1391_7;
wire n1392_6;
wire n1392_7;
wire n1393_6;
wire n1393_7;
wire n1394_6;
wire n1394_7;
wire n1395_6;
wire n1395_7;
wire n1396_6;
wire n1396_7;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1398_7;
wire n1399_6;
wire n1399_7;
wire n1400_6;
wire n1400_7;
wire n1401_6;
wire n1401_7;
wire n1402_6;
wire n1402_7;
wire n1403_6;
wire n1403_7;
wire n1404_6;
wire n1404_7;
wire n1405_6;
wire n1405_7;
wire w_pattern0_3_5;
wire n801_36;
wire n801_37;
wire n801_38;
wire n802_34;
wire n803_35;
wire n803_36;
wire n803_37;
wire n804_34;
wire n805_27;
wire n805_29;
wire n805_30;
wire n806_27;
wire n806_29;
wire n807_27;
wire n807_29;
wire n808_27;
wire n808_29;
wire n982_16;
wire n984_17;
wire n985_17;
wire n986_17;
wire n987_17;
wire n996_18;
wire n997_17;
wire n998_17;
wire n999_17;
wire n1342_36;
wire n1343_35;
wire n1344_35;
wire n1345_35;
wire n1346_28;
wire n1346_29;
wire n1347_28;
wire n1348_28;
wire n1349_28;
wire ff_pos_x_5_11;
wire ff_next_vram3_7_10;
wire ff_next_vram3_3_10;
wire ff_next_vram7_3_10;
wire ff_next_vram1_7_10;
wire ff_next_vram5_7_12;
wire n705_9;
wire n705_10;
wire n705_11;
wire n705_12;
wire n705_13;
wire n704_9;
wire n704_10;
wire n704_11;
wire n704_12;
wire n703_9;
wire n703_10;
wire n703_11;
wire n703_12;
wire n703_13;
wire n703_14;
wire n702_10;
wire n702_13;
wire n701_10;
wire n701_11;
wire n700_9;
wire n700_10;
wire n700_11;
wire n699_10;
wire n699_11;
wire n699_12;
wire n698_10;
wire n698_11;
wire n697_10;
wire n697_11;
wire n697_12;
wire n696_10;
wire n696_11;
wire n695_10;
wire n695_11;
wire n695_12;
wire n695_13;
wire n694_9;
wire n694_10;
wire n694_11;
wire n694_12;
wire n694_14;
wire n693_11;
wire n693_12;
wire n693_13;
wire n693_14;
wire n692_10;
wire n692_11;
wire n692_12;
wire n692_13;
wire n692_14;
wire n691_11;
wire n691_12;
wire n691_13;
wire n691_14;
wire n690_10;
wire n690_11;
wire n690_12;
wire n689_11;
wire n527_11;
wire n527_12;
wire n140_11;
wire n1350_9;
wire n1351_7;
wire n1352_7;
wire n1353_7;
wire n1354_9;
wire n1362_8;
wire n1362_9;
wire n1363_8;
wire n1364_8;
wire n1365_8;
wire n1366_7;
wire n1367_7;
wire n1368_7;
wire n1369_7;
wire n1374_7;
wire n1375_7;
wire n1376_7;
wire n1377_7;
wire n1378_8;
wire n1378_9;
wire n1379_8;
wire n1380_8;
wire n1381_8;
wire n1386_8;
wire n1394_8;
wire n1394_9;
wire n1395_8;
wire n1396_8;
wire n1397_8;
wire n1402_8;
wire n801_40;
wire n802_35;
wire n803_38;
wire n804_35;
wire n805_31;
wire n805_32;
wire n806_30;
wire n807_30;
wire n808_30;
wire ff_pos_x_5_12;
wire ff_next_vram7_3_11;
wire n705_14;
wire n705_15;
wire n705_16;
wire n704_13;
wire n704_14;
wire n703_15;
wire n702_14;
wire n702_15;
wire n700_12;
wire n695_14;
wire n694_15;
wire n694_16;
wire n694_17;
wire n693_15;
wire n693_16;
wire n692_15;
wire n689_12;
wire n527_13;
wire n140_12;
wire n805_33;
wire n806_31;
wire n807_31;
wire n808_31;
wire n705_17;
wire n704_15;
wire n698_13;
wire n696_13;
wire n694_20;
wire n694_22;
wire ff_next_vram6_7_10;
wire ff_pattern7_7_7;
wire n696_15;
wire n698_15;
wire n702_17;
wire ff_next_vram3_3_12;
wire n177_10;
wire n178_10;
wire n180_9;
wire n1355_10;
wire n1354_11;
wire n990_18;
wire ff_next_vram3_7_12;
wire n727_6;
wire n694_24;
wire n833_28;
wire n694_26;
wire n703_18;
wire n701_14;
wire n702_19;
wire n808_33;
wire n807_33;
wire n806_33;
wire n805_35;
wire n689_14;
wire n693_18;
wire ff_next_vram0_7_9;
wire n691_16;
wire n804_37;
wire n802_37;
wire n801_42;
wire ff_next_vram4_3_8;
wire n527_15;
wire n1342_38;
wire n1405_9;
wire n1404_9;
wire n1403_9;
wire n1402_10;
wire n1397_10;
wire n1396_10;
wire n1395_10;
wire n1394_11;
wire n1389_9;
wire n1388_9;
wire n1387_9;
wire n1386_10;
wire n1381_10;
wire n1380_10;
wire n1379_10;
wire n1378_11;
wire n1365_10;
wire n1364_10;
wire n1363_10;
wire n1362_11;
wire n1357_9;
wire n1356_9;
wire n1355_12;
wire n1354_13;
wire n1373_8;
wire n1372_8;
wire n1371_8;
wire n1370_9;
wire n181_13;
wire ff_pos_x_5_14;
wire n691_18;
wire n692_17;
wire n702_21;
wire n701_16;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n313_3;
wire n312_2;
wire n311_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n1000_14;
wire n1001_14;
wire n1002_14;
wire n1003_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [1:0] ff_vram_rdata_sel;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT4 n97_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n97_s4.INIT=16'h8000;
  LUT3 n1000_s15 (
    .F(n797_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1000_s15.INIT=8'hCA;
  LUT3 n1001_s14 (
    .F(n798_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1001_s14.INIT=8'hCA;
  LUT3 n1002_s14 (
    .F(n799_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1002_s14.INIT=8'hCA;
  LUT3 n1003_s14 (
    .F(n800_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1003_s14.INIT=8'hCA;
  LUT4 n1350_s1 (
    .F(n1350_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1350_6),
    .I3(n1350_7) 
);
defparam n1350_s1.INIT=16'hF088;
  LUT4 n1351_s1 (
    .F(n1351_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1351_5),
    .I3(n1350_7) 
);
defparam n1351_s1.INIT=16'hF088;
  LUT4 n1352_s1 (
    .F(n1352_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1352_5),
    .I3(n1350_7) 
);
defparam n1352_s1.INIT=16'hF088;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1353_5),
    .I3(n1350_7) 
);
defparam n1353_s1.INIT=16'hF088;
  LUT4 n1358_s1 (
    .F(n1358_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1358_5),
    .I3(n1350_7) 
);
defparam n1358_s1.INIT=16'hF088;
  LUT4 n1359_s1 (
    .F(n1359_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1359_5),
    .I3(n1350_7) 
);
defparam n1359_s1.INIT=16'hF088;
  LUT4 n1360_s1 (
    .F(n1360_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1360_5),
    .I3(n1350_7) 
);
defparam n1360_s1.INIT=16'hF088;
  LUT4 n1361_s1 (
    .F(n1361_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1361_5),
    .I3(n1350_7) 
);
defparam n1361_s1.INIT=16'hF088;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1366_5),
    .I3(n1350_7) 
);
defparam n1366_s1.INIT=16'hF088;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1367_5),
    .I3(n1350_7) 
);
defparam n1367_s1.INIT=16'hF088;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1368_5),
    .I3(n1350_7) 
);
defparam n1368_s1.INIT=16'hF088;
  LUT4 n1369_s1 (
    .F(n1369_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1369_5),
    .I3(n1350_7) 
);
defparam n1369_s1.INIT=16'hF088;
  LUT4 n1370_s1 (
    .F(n1370_4),
    .I0(n1370_9),
    .I1(n1370_6),
    .I2(n1354_11),
    .I3(n1350_7) 
);
defparam n1370_s1.INIT=16'hEEF0;
  LUT4 n1371_s1 (
    .F(n1371_4),
    .I0(n1371_8),
    .I1(n1371_6),
    .I2(n1355_10),
    .I3(n1350_7) 
);
defparam n1371_s1.INIT=16'hEEF0;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1372_8),
    .I1(n1372_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1350_7) 
);
defparam n1372_s1.INIT=16'hEEF0;
  LUT4 n1373_s1 (
    .F(n1373_4),
    .I0(n1373_8),
    .I1(n1373_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1350_7) 
);
defparam n1373_s1.INIT=16'hEEF0;
  LUT4 n1374_s1 (
    .F(n1374_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1374_5),
    .I3(n1350_7) 
);
defparam n1374_s1.INIT=16'hF088;
  LUT4 n1375_s1 (
    .F(n1375_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1375_5),
    .I3(n1350_7) 
);
defparam n1375_s1.INIT=16'hF088;
  LUT4 n1376_s1 (
    .F(n1376_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1376_5),
    .I3(n1350_7) 
);
defparam n1376_s1.INIT=16'hF088;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1377_5),
    .I3(n1350_7) 
);
defparam n1377_s1.INIT=16'hF088;
  LUT4 n1382_s1 (
    .F(n1382_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1382_5),
    .I3(n1350_7) 
);
defparam n1382_s1.INIT=16'hF088;
  LUT4 n1383_s1 (
    .F(n1383_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1383_5),
    .I3(n1350_7) 
);
defparam n1383_s1.INIT=16'hF088;
  LUT4 n1384_s1 (
    .F(n1384_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1384_5),
    .I3(n1350_7) 
);
defparam n1384_s1.INIT=16'hF088;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1385_5),
    .I3(n1350_7) 
);
defparam n1385_s1.INIT=16'hF088;
  LUT4 n1390_s1 (
    .F(n1390_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1390_5),
    .I3(n1350_7) 
);
defparam n1390_s1.INIT=16'hF088;
  LUT4 n1391_s1 (
    .F(n1391_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1391_5),
    .I3(n1350_7) 
);
defparam n1391_s1.INIT=16'hF088;
  LUT4 n1392_s1 (
    .F(n1392_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1392_5),
    .I3(n1350_7) 
);
defparam n1392_s1.INIT=16'hF088;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1393_5),
    .I3(n1350_7) 
);
defparam n1393_s1.INIT=16'hF088;
  LUT4 n1398_s1 (
    .F(n1398_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1398_5),
    .I3(n1350_7) 
);
defparam n1398_s1.INIT=16'hF088;
  LUT4 n1399_s1 (
    .F(n1399_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1399_5),
    .I3(n1350_7) 
);
defparam n1399_s1.INIT=16'hF088;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1400_5),
    .I3(n1350_7) 
);
defparam n1400_s1.INIT=16'hF088;
  LUT4 n1401_s1 (
    .F(n1401_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1401_5),
    .I3(n1350_7) 
);
defparam n1401_s1.INIT=16'hF088;
  LUT3 w_pattern0_3_s0 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_3_s0.INIT=8'hAC;
  LUT3 w_pattern0_2_s0 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_2_s0.INIT=8'hAC;
  LUT3 w_pattern0_1_s0 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_1_s0.INIT=8'hCA;
  LUT3 w_pattern0_0_s0 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_0_s0.INIT=8'hCA;
  LUT4 n1632_s0 (
    .F(n1632_3),
    .I0(w_screen_pos_x_Z_3),
    .I1(n1632_7),
    .I2(n1632_5),
    .I3(w_screen_pos_x_Z_2) 
);
defparam n1632_s0.INIT=16'h9000;
  LUT4 n801_s23 (
    .F(n801_31),
    .I0(n801_32),
    .I1(n801_33),
    .I2(n801_34),
    .I3(n801_42) 
);
defparam n801_s23.INIT=16'hFFF1;
  LUT4 n802_s22 (
    .F(n802_30),
    .I0(n802_31),
    .I1(n801_33),
    .I2(n802_32),
    .I3(n802_37) 
);
defparam n802_s22.INIT=16'hFFF1;
  LUT4 n803_s22 (
    .F(n803_30),
    .I0(n803_31),
    .I1(n803_32),
    .I2(n803_33),
    .I3(n803_34) 
);
defparam n803_s22.INIT=16'hFFF1;
  LUT4 n804_s22 (
    .F(n804_30),
    .I0(n804_31),
    .I1(n801_33),
    .I2(n804_32),
    .I3(n804_37) 
);
defparam n804_s22.INIT=16'hFFF1;
  LUT4 n805_s19 (
    .F(n805_23),
    .I0(n805_24),
    .I1(n803_32),
    .I2(n805_25),
    .I3(n805_26) 
);
defparam n805_s19.INIT=16'h0D00;
  LUT4 n806_s19 (
    .F(n806_23),
    .I0(n806_24),
    .I1(n803_32),
    .I2(n806_25),
    .I3(n806_26) 
);
defparam n806_s19.INIT=16'h0D00;
  LUT4 n807_s19 (
    .F(n807_23),
    .I0(n807_24),
    .I1(n803_32),
    .I2(n807_25),
    .I3(n807_26) 
);
defparam n807_s19.INIT=16'h0D00;
  LUT4 n808_s19 (
    .F(n808_23),
    .I0(n808_24),
    .I1(n803_32),
    .I2(n808_25),
    .I3(n808_26) 
);
defparam n808_s19.INIT=16'h0D00;
  LUT4 n833_s19 (
    .F(n833_25),
    .I0(ff_next_vram3[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_address1_13_7) 
);
defparam n833_s19.INIT=16'hF888;
  LUT4 n834_s19 (
    .F(n834_25),
    .I0(ff_next_vram3[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_address1_13_7) 
);
defparam n834_s19.INIT=16'hF888;
  LUT4 n835_s19 (
    .F(n835_25),
    .I0(ff_next_vram3[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_address1_13_7) 
);
defparam n835_s19.INIT=16'hF888;
  LUT4 n836_s19 (
    .F(n836_25),
    .I0(ff_next_vram3[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_address1_13_7) 
);
defparam n836_s19.INIT=16'hF888;
  LUT3 n837_s23 (
    .F(n837_27),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_vram_address1_13_7) 
);
defparam n837_s23.INIT=8'hCA;
  LUT3 n838_s20 (
    .F(n838_24),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_vram_address1_13_7) 
);
defparam n838_s20.INIT=8'hCA;
  LUT3 n839_s20 (
    .F(n839_24),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_vram_address1_13_7) 
);
defparam n839_s20.INIT=8'hCA;
  LUT3 n840_s20 (
    .F(n840_24),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_vram_address1_13_7) 
);
defparam n840_s20.INIT=8'hCA;
  LUT3 n972_s12 (
    .F(n972_16),
    .I0(n972_17),
    .I1(n972_18),
    .I2(ff_phase[2]) 
);
defparam n972_s12.INIT=8'h53;
  LUT3 n973_s12 (
    .F(n973_16),
    .I0(n973_17),
    .I1(n973_18),
    .I2(ff_phase[2]) 
);
defparam n973_s12.INIT=8'h53;
  LUT3 n974_s12 (
    .F(n974_16),
    .I0(n803_31),
    .I1(n974_17),
    .I2(ff_phase[2]) 
);
defparam n974_s12.INIT=8'h53;
  LUT3 n975_s12 (
    .F(n975_16),
    .I0(n975_17),
    .I1(n975_18),
    .I2(ff_phase[2]) 
);
defparam n975_s12.INIT=8'hA3;
  LUT3 n976_s13 (
    .F(n976_17),
    .I0(n805_24),
    .I1(n976_18),
    .I2(ff_phase[2]) 
);
defparam n976_s13.INIT=8'h5C;
  LUT3 n977_s13 (
    .F(n977_17),
    .I0(n806_24),
    .I1(n977_18),
    .I2(ff_phase[2]) 
);
defparam n977_s13.INIT=8'h5C;
  LUT3 n978_s13 (
    .F(n978_17),
    .I0(n807_24),
    .I1(n978_18),
    .I2(ff_phase[2]) 
);
defparam n978_s13.INIT=8'h5C;
  LUT3 n979_s13 (
    .F(n979_17),
    .I0(n808_24),
    .I1(n979_18),
    .I2(ff_phase[2]) 
);
defparam n979_s13.INIT=8'h5C;
  LUT4 n980_s9 (
    .F(n980_13),
    .I0(n801_42),
    .I1(n980_14),
    .I2(n980_15),
    .I3(ff_phase[1]) 
);
defparam n980_s9.INIT=16'hBB0F;
  LUT4 n981_s9 (
    .F(n981_13),
    .I0(n802_37),
    .I1(n981_14),
    .I2(n981_15),
    .I3(ff_phase[1]) 
);
defparam n981_s9.INIT=16'hBB0F;
  LUT3 n982_s9 (
    .F(n982_13),
    .I0(n982_14),
    .I1(n982_15),
    .I2(ff_phase[1]) 
);
defparam n982_s9.INIT=8'h53;
  LUT4 n983_s9 (
    .F(n983_13),
    .I0(n804_37),
    .I1(n983_14),
    .I2(n983_15),
    .I3(ff_phase[1]) 
);
defparam n983_s9.INIT=16'hBB0F;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n984_15),
    .I1(n984_16),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'h5C;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n985_15),
    .I1(n985_16),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'h5C;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n986_15),
    .I1(n986_16),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'h5C;
  LUT3 n987_s10 (
    .F(n987_14),
    .I0(n987_15),
    .I1(n987_16),
    .I2(ff_phase[1]) 
);
defparam n987_s10.INIT=8'h5C;
  LUT3 n988_s10 (
    .F(n988_14),
    .I0(n972_17),
    .I1(n988_15),
    .I2(ff_phase[1]) 
);
defparam n988_s10.INIT=8'h53;
  LUT3 n989_s10 (
    .F(n989_14),
    .I0(n973_17),
    .I1(n989_15),
    .I2(ff_phase[1]) 
);
defparam n989_s10.INIT=8'h53;
  LUT3 n990_s10 (
    .F(n990_14),
    .I0(n803_31),
    .I1(n990_15),
    .I2(ff_phase[1]) 
);
defparam n990_s10.INIT=8'h53;
  LUT3 n991_s10 (
    .F(n991_14),
    .I0(n975_17),
    .I1(n991_15),
    .I2(ff_phase[1]) 
);
defparam n991_s10.INIT=8'hA3;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n805_24),
    .I1(n992_16),
    .I2(ff_phase[1]) 
);
defparam n992_s11.INIT=8'h5C;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n806_24),
    .I1(n993_16),
    .I2(ff_phase[1]) 
);
defparam n993_s11.INIT=8'h5C;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n807_24),
    .I1(n994_16),
    .I2(ff_phase[1]) 
);
defparam n994_s11.INIT=8'h5C;
  LUT3 n995_s11 (
    .F(n995_15),
    .I0(n808_24),
    .I1(n995_16),
    .I2(ff_phase[1]) 
);
defparam n995_s11.INIT=8'h5C;
  LUT3 n996_s12 (
    .F(n996_16),
    .I0(n996_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n996_s12.INIT=8'hC5;
  LUT3 n997_s11 (
    .F(n997_15),
    .I0(n997_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n997_s11.INIT=8'hC5;
  LUT3 n998_s11 (
    .F(n998_15),
    .I0(n998_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n998_s11.INIT=8'hC5;
  LUT3 n999_s11 (
    .F(n999_15),
    .I0(n999_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n999_s11.INIT=8'hC5;
  LUT4 n1004_s9 (
    .F(n1004_13),
    .I0(ff_next_vram6[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n1004_s9.INIT=16'hF088;
  LUT4 n1005_s9 (
    .F(n1005_13),
    .I0(ff_next_vram6[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1005_s9.INIT=16'hF088;
  LUT4 n1006_s9 (
    .F(n1006_13),
    .I0(ff_next_vram6[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1006_s9.INIT=16'hF088;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(ff_next_vram6[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF088;
  LUT3 n1008_s9 (
    .F(n1008_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1008_s9.INIT=8'hCA;
  LUT3 n1009_s9 (
    .F(n1009_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1009_s9.INIT=8'hCA;
  LUT3 n1010_s9 (
    .F(n1010_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1010_s9.INIT=8'hCA;
  LUT3 n1011_s9 (
    .F(n1011_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1011_s9.INIT=8'hCA;
  LUT4 n1012_s9 (
    .F(n1012_13),
    .I0(ff_next_vram7[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1012_s9.INIT=16'hF088;
  LUT4 n1013_s9 (
    .F(n1013_13),
    .I0(ff_next_vram7[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1013_s9.INIT=16'hF088;
  LUT4 n1014_s9 (
    .F(n1014_13),
    .I0(ff_next_vram7[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1014_s9.INIT=16'hF088;
  LUT4 n1015_s9 (
    .F(n1015_13),
    .I0(ff_next_vram7[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1015_s9.INIT=16'hF088;
  LUT4 n1342_s23 (
    .F(n1342_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1342_34),
    .I3(n1342_38) 
);
defparam n1342_s23.INIT=16'h0F88;
  LUT4 n1343_s23 (
    .F(n1343_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1343_34),
    .I3(n1342_38) 
);
defparam n1343_s23.INIT=16'h0F88;
  LUT4 n1344_s23 (
    .F(n1344_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1344_34),
    .I3(n1342_38) 
);
defparam n1344_s23.INIT=16'h0F88;
  LUT4 n1345_s23 (
    .F(n1345_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1345_34),
    .I3(n1342_38) 
);
defparam n1345_s23.INIT=16'h0F88;
  LUT4 n1346_s21 (
    .F(n1346_25),
    .I0(n1346_26),
    .I1(n1346_27),
    .I2(n1354_11),
    .I3(n1342_38) 
);
defparam n1346_s21.INIT=16'hEEF0;
  LUT4 n1347_s21 (
    .F(n1347_25),
    .I0(n1347_26),
    .I1(n1347_27),
    .I2(n1355_10),
    .I3(n1342_38) 
);
defparam n1347_s21.INIT=16'hEEF0;
  LUT4 n1348_s21 (
    .F(n1348_25),
    .I0(n1348_26),
    .I1(n1348_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1342_38) 
);
defparam n1348_s21.INIT=16'hEEF0;
  LUT4 n1349_s21 (
    .F(n1349_25),
    .I0(n1349_26),
    .I1(n1349_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1342_38) 
);
defparam n1349_s21.INIT=16'hEEF0;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_7),
    .I0(ff_next_vram3_7_8),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_7_s3.INIT=8'h10;
  LUT2 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=4'h8;
  LUT3 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_state_1_7),
    .I1(ff_screen_h_in_active_10),
    .I2(n255_9) 
);
defparam ff_screen_h_in_active_s4.INIT=8'h2F;
  LUT3 ff_next_vram7_3_s2 (
    .F(ff_next_vram6_3_7),
    .I0(n833_28),
    .I1(ff_next_vram7_3_8),
    .I2(ff_next_vram7_3_9) 
);
defparam ff_next_vram7_3_s2.INIT=8'h10;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram3_7_8),
    .I1(ff_next_vram3_3_12),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_9) 
);
defparam ff_next_vram1_7_s3.INIT=16'h3500;
  LUT3 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(ff_next_vram3_7_8),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_7_s3.INIT=8'hD0;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(ff_phase[1]),
    .I1(ff_next_vram3_3_12),
    .I2(ff_next_vram1_7_9) 
);
defparam ff_next_vram1_3_s4.INIT=8'h60;
  LUT3 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(ff_next_vram3_3_12),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_3_s4.INIT=8'hE0;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(ff_next_vram4_7_9),
    .I1(w_vram_address1_13_7),
    .I2(ff_phase[0]),
    .I3(ff_next_vram4_7_10) 
);
defparam ff_next_vram4_7_s4.INIT=16'hC100;
  LUT4 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(ff_next_vram5_7_10),
    .I1(ff_next_vram5_7_11),
    .I2(ff_next_vram7_3_9),
    .I3(ff_next_vram7_3_8) 
);
defparam ff_next_vram5_7_s4.INIT=16'h00F8;
  LUT4 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(ff_next_vram5_7_10),
    .I1(ff_next_vram5_7_11),
    .I2(ff_next_vram7_3_9),
    .I3(ff_next_vram5_3_10) 
);
defparam ff_next_vram5_3_s4.INIT=16'h00F8;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n181_8),
    .I3(ff_pos_x[2]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n176_s2 (
    .F(n176_7),
    .I0(ff_pos_x[4]),
    .I1(n177_8),
    .I2(n181_8),
    .I3(ff_pos_x[5]) 
);
defparam n176_s2.INIT=16'h0708;
  LUT4 n1667_s2 (
    .F(n1667_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1632_7) 
);
defparam n1667_s2.INIT=16'hAC00;
  LUT4 n1666_s2 (
    .F(n1666_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1632_7) 
);
defparam n1666_s2.INIT=16'hAC00;
  LUT4 n1665_s2 (
    .F(n1665_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1632_7) 
);
defparam n1665_s2.INIT=16'hAC00;
  LUT4 n1664_s2 (
    .F(n1664_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1632_7) 
);
defparam n1664_s2.INIT=16'hAC00;
  LUT3 n705_s1 (
    .F(n705_6),
    .I0(n705_7),
    .I1(n705_8),
    .I2(n438_5) 
);
defparam n705_s1.INIT=8'hD0;
  LUT3 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n438_5) 
);
defparam n704_s1.INIT=8'hD0;
  LUT3 n703_s1 (
    .F(n703_6),
    .I0(n703_7),
    .I1(n703_8),
    .I2(n438_5) 
);
defparam n703_s1.INIT=8'hB0;
  LUT4 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(n702_21),
    .I2(n702_9),
    .I3(n438_5) 
);
defparam n702_s1.INIT=16'hEF00;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(n701_16),
    .I2(n701_9),
    .I3(n438_5) 
);
defparam n701_s1.INIT=16'hEF00;
  LUT3 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(n700_8),
    .I2(n438_5) 
);
defparam n700_s1.INIT=8'hB0;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n438_5) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n438_5) 
);
defparam n698_s1.INIT=16'hEF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n438_5) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n438_5) 
);
defparam n696_s1.INIT=16'hEF00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n438_5) 
);
defparam n695_s1.INIT=16'hEF00;
  LUT3 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n438_5) 
);
defparam n694_s1.INIT=8'h70;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_8),
    .I2(n693_9),
    .I3(n438_5) 
);
defparam n693_s1.INIT=16'hBF00;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(n692_8),
    .I2(n692_17),
    .I3(n438_5) 
);
defparam n692_s1.INIT=16'hEF00;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(n691_8),
    .I2(n691_18),
    .I3(n438_5) 
);
defparam n691_s1.INIT=16'hEF00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_7),
    .I1(n690_8),
    .I2(n690_9),
    .I3(n438_5) 
);
defparam n690_s1.INIT=16'hEF00;
  LUT4 n689_s1 (
    .F(n689_6),
    .I0(n689_7),
    .I1(n689_8),
    .I2(n689_9),
    .I3(n438_5) 
);
defparam n689_s1.INIT=16'hEF00;
  LUT4 n527_s1 (
    .F(n527_6),
    .I0(n527_7),
    .I1(n527_8),
    .I2(n527_9),
    .I3(n527_15) 
);
defparam n527_s1.INIT=16'hF400;
  LUT4 n140_s3 (
    .F(n140_8),
    .I0(ff_pos_x_5_9),
    .I1(n140_14),
    .I2(ff_phase[0]),
    .I3(n140_10) 
);
defparam n140_s3.INIT=16'h0007;
  LUT4 n139_s2 (
    .F(n139_7),
    .I0(ff_pos_x_5_9),
    .I1(n140_14),
    .I2(n140_10),
    .I3(n139_8) 
);
defparam n139_s2.INIT=16'h0700;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_pos_x_5_9),
    .I1(n140_14),
    .I2(n138_8),
    .I3(n140_10) 
);
defparam n138_s2.INIT=16'h0007;
  LUT4 n255_s4 (
    .F(n255_9),
    .I0(n294_21),
    .I1(ff_state_1_7),
    .I2(n878_16),
    .I3(n255_10) 
);
defparam n255_s4.INIT=16'hBFFF;
  LUT3 n1000_s14 (
    .F(n1000_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n1000_s14.INIT=8'hCA;
  LUT2 n1000_s13 (
    .F(n1003_17),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_12) 
);
defparam n1000_s13.INIT=4'h4;
  LUT3 n1001_s13 (
    .F(n1001_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n1001_s13.INIT=8'hCA;
  LUT3 n1002_s13 (
    .F(n1002_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n1002_s13.INIT=8'hCA;
  LUT3 n1003_s13 (
    .F(n1003_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n1003_s13.INIT=8'hCA;
  LUT2 n1350_s2 (
    .F(n1350_5),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_13_7) 
);
defparam n1350_s2.INIT=4'h8;
  LUT3 n1350_s3 (
    .F(n1350_6),
    .I0(ff_pattern1[7]),
    .I1(n1350_8),
    .I2(ff_pos_x_5_10) 
);
defparam n1350_s3.INIT=8'h3A;
  LUT2 n1350_s4 (
    .F(n1350_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1350_s4.INIT=4'h8;
  LUT3 n1351_s2 (
    .F(n1351_5),
    .I0(ff_pattern1[6]),
    .I1(n1351_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1351_s2.INIT=8'h3A;
  LUT3 n1352_s2 (
    .F(n1352_5),
    .I0(ff_pattern1[5]),
    .I1(n1352_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1352_s2.INIT=8'h3A;
  LUT3 n1353_s2 (
    .F(n1353_5),
    .I0(ff_pattern1[4]),
    .I1(n1353_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1353_s2.INIT=8'h3A;
  LUT4 n1354_s3 (
    .F(n1354_6),
    .I0(n1354_7),
    .I1(n1354_8),
    .I2(ff_pattern1[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1354_s3.INIT=16'hEEF0;
  LUT4 n1355_s3 (
    .F(n1355_6),
    .I0(n1355_7),
    .I1(n1355_8),
    .I2(ff_pattern1[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1355_s3.INIT=16'hEEF0;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(n1356_6),
    .I1(n1356_7),
    .I2(ff_pattern1[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1356_s2.INIT=16'hEEF0;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(n1357_7),
    .I2(ff_pattern1[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1357_s2.INIT=16'hEEF0;
  LUT4 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(n1358_7),
    .I2(ff_pattern2[7]),
    .I3(ff_pos_x_5_10) 
);
defparam n1358_s2.INIT=16'hEEF0;
  LUT4 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(n1359_7),
    .I2(ff_pattern2[6]),
    .I3(ff_pos_x_5_10) 
);
defparam n1359_s2.INIT=16'hEEF0;
  LUT4 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(n1360_7),
    .I2(ff_pattern2[5]),
    .I3(ff_pos_x_5_10) 
);
defparam n1360_s2.INIT=16'hEEF0;
  LUT4 n1361_s2 (
    .F(n1361_5),
    .I0(n1361_6),
    .I1(n1361_7),
    .I2(ff_pattern2[4]),
    .I3(ff_pos_x_5_10) 
);
defparam n1361_s2.INIT=16'hEEF0;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(n1362_6),
    .I1(n1362_7),
    .I2(ff_pattern2[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1362_s2.INIT=16'hEEF0;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(n1363_6),
    .I1(n1363_7),
    .I2(ff_pattern2[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1363_s2.INIT=16'hEEF0;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(n1364_6),
    .I1(n1364_7),
    .I2(ff_pattern2[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1364_s2.INIT=16'hEEF0;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(n1365_6),
    .I1(n1365_7),
    .I2(ff_pattern2[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1365_s2.INIT=16'hEEF0;
  LUT3 n1366_s2 (
    .F(n1366_5),
    .I0(ff_pattern3[7]),
    .I1(n1366_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1366_s2.INIT=8'h3A;
  LUT3 n1367_s2 (
    .F(n1367_5),
    .I0(ff_pattern3[6]),
    .I1(n1367_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1367_s2.INIT=8'h3A;
  LUT3 n1368_s2 (
    .F(n1368_5),
    .I0(ff_pattern3[5]),
    .I1(n1368_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1368_s2.INIT=8'h3A;
  LUT3 n1369_s2 (
    .F(n1369_5),
    .I0(ff_pattern3[4]),
    .I1(n1369_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1369_s2.INIT=8'h3A;
  LUT4 n1370_s3 (
    .F(n1370_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1370_7),
    .I3(ff_pos_x_5_10) 
);
defparam n1370_s3.INIT=16'hAC00;
  LUT4 n1371_s3 (
    .F(n1371_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1370_7),
    .I3(ff_pos_x_5_10) 
);
defparam n1371_s3.INIT=16'hAC00;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1370_7),
    .I3(ff_pos_x_5_10) 
);
defparam n1372_s3.INIT=16'hAC00;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1370_7),
    .I3(ff_pos_x_5_10) 
);
defparam n1373_s3.INIT=16'hAC00;
  LUT3 n1374_s2 (
    .F(n1374_5),
    .I0(ff_pattern4[7]),
    .I1(n1374_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1374_s2.INIT=8'h3A;
  LUT3 n1375_s2 (
    .F(n1375_5),
    .I0(ff_pattern4[6]),
    .I1(n1375_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1375_s2.INIT=8'h3A;
  LUT3 n1376_s2 (
    .F(n1376_5),
    .I0(ff_pattern4[5]),
    .I1(n1376_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1376_s2.INIT=8'h3A;
  LUT3 n1377_s2 (
    .F(n1377_5),
    .I0(ff_pattern4[4]),
    .I1(n1377_6),
    .I2(ff_pos_x_5_10) 
);
defparam n1377_s2.INIT=8'h3A;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(n1378_6),
    .I1(n1378_7),
    .I2(ff_pattern4[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1378_s2.INIT=16'hEEF0;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(n1379_6),
    .I1(n1379_7),
    .I2(ff_pattern4[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1379_s2.INIT=16'hEEF0;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(n1380_6),
    .I1(n1380_7),
    .I2(ff_pattern4[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1380_s2.INIT=16'hEEF0;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(ff_pattern4[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1381_s2.INIT=16'hEEF0;
  LUT4 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(n1382_7),
    .I2(ff_pattern5[7]),
    .I3(ff_pos_x_5_10) 
);
defparam n1382_s2.INIT=16'hEEF0;
  LUT4 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(n1383_7),
    .I2(ff_pattern5[6]),
    .I3(ff_pos_x_5_10) 
);
defparam n1383_s2.INIT=16'hEEF0;
  LUT4 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(n1384_7),
    .I2(ff_pattern5[5]),
    .I3(ff_pos_x_5_10) 
);
defparam n1384_s2.INIT=16'hEEF0;
  LUT4 n1385_s2 (
    .F(n1385_5),
    .I0(n1385_6),
    .I1(n1385_7),
    .I2(ff_pattern5[4]),
    .I3(ff_pos_x_5_10) 
);
defparam n1385_s2.INIT=16'hEEF0;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(n1386_7),
    .I2(ff_pattern5[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1386_s2.INIT=16'hEEF0;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_6),
    .I1(n1387_7),
    .I2(ff_pattern5[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1387_s2.INIT=16'hEEF0;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_6),
    .I1(n1388_7),
    .I2(ff_pattern5[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1388_s2.INIT=16'hEEF0;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(n1389_7),
    .I2(ff_pattern5[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1389_s2.INIT=16'hEEF0;
  LUT4 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(n1390_7),
    .I2(ff_pattern6[7]),
    .I3(ff_pos_x_5_10) 
);
defparam n1390_s2.INIT=16'hEEF0;
  LUT4 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(n1391_7),
    .I2(ff_pattern6[6]),
    .I3(ff_pos_x_5_10) 
);
defparam n1391_s2.INIT=16'hEEF0;
  LUT4 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(n1392_7),
    .I2(ff_pattern6[5]),
    .I3(ff_pos_x_5_10) 
);
defparam n1392_s2.INIT=16'hEEF0;
  LUT4 n1393_s2 (
    .F(n1393_5),
    .I0(n1393_6),
    .I1(n1393_7),
    .I2(ff_pattern6[4]),
    .I3(ff_pos_x_5_10) 
);
defparam n1393_s2.INIT=16'hEEF0;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(n1394_7),
    .I2(ff_pattern6[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1394_s2.INIT=16'hEEF0;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(n1395_7),
    .I2(ff_pattern6[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1395_s2.INIT=16'hEEF0;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(n1396_6),
    .I1(n1396_7),
    .I2(ff_pattern6[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1396_s2.INIT=16'hEEF0;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(ff_pattern6[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1397_s2.INIT=16'hEEF0;
  LUT4 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(n1398_7),
    .I2(ff_pattern7[7]),
    .I3(ff_pos_x_5_10) 
);
defparam n1398_s2.INIT=16'hEEF0;
  LUT4 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(n1399_7),
    .I2(ff_pattern7[6]),
    .I3(ff_pos_x_5_10) 
);
defparam n1399_s2.INIT=16'hEEF0;
  LUT4 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(n1400_7),
    .I2(ff_pattern7[5]),
    .I3(ff_pos_x_5_10) 
);
defparam n1400_s2.INIT=16'hEEF0;
  LUT4 n1401_s2 (
    .F(n1401_5),
    .I0(n1401_6),
    .I1(n1401_7),
    .I2(ff_pattern7[4]),
    .I3(ff_pos_x_5_10) 
);
defparam n1401_s2.INIT=16'hEEF0;
  LUT4 n1402_s2 (
    .F(n1402_5),
    .I0(n1402_6),
    .I1(n1402_7),
    .I2(ff_pattern7[3]),
    .I3(ff_pos_x_5_10) 
);
defparam n1402_s2.INIT=16'hEEF0;
  LUT4 n1403_s2 (
    .F(n1403_5),
    .I0(n1403_6),
    .I1(n1403_7),
    .I2(ff_pattern7[2]),
    .I3(ff_pos_x_5_10) 
);
defparam n1403_s2.INIT=16'hEEF0;
  LUT4 n1404_s2 (
    .F(n1404_5),
    .I0(n1404_6),
    .I1(n1404_7),
    .I2(ff_pattern7[1]),
    .I3(ff_pos_x_5_10) 
);
defparam n1404_s2.INIT=16'hEEF0;
  LUT4 n1405_s2 (
    .F(n1405_5),
    .I0(n1405_6),
    .I1(n1405_7),
    .I2(ff_pattern7[0]),
    .I3(ff_pos_x_5_10) 
);
defparam n1405_s2.INIT=16'hEEF0;
  LUT3 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(reg_left_mask),
    .I2(n88_8) 
);
defparam w_pattern0_3_s1.INIT=8'h40;
  LUT2 n1632_s2 (
    .F(n1632_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1) 
);
defparam n1632_s2.INIT=4'h8;
  LUT4 n801_s24 (
    .F(n801_32),
    .I0(n801_36),
    .I1(n801_37),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(n801_38) 
);
defparam n801_s24.INIT=16'hDD0F;
  LUT3 n801_s25 (
    .F(n801_33),
    .I0(w_vram_address1_13_7),
    .I1(ff_next_vram3_7_8),
    .I2(w_4colors_mode_5) 
);
defparam n801_s25.INIT=8'h01;
  LUT4 n801_s26 (
    .F(n801_34),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram5_7_10) 
);
defparam n801_s26.INIT=16'hCA00;
  LUT4 n802_s23 (
    .F(n802_31),
    .I0(n802_34),
    .I1(n801_36),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(n801_38) 
);
defparam n802_s23.INIT=16'h770F;
  LUT4 n802_s24 (
    .F(n802_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram5_7_10) 
);
defparam n802_s24.INIT=16'hCA00;
  LUT4 n803_s23 (
    .F(n803_31),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n803_35) 
);
defparam n803_s23.INIT=16'h305F;
  LUT2 n803_s24 (
    .F(n803_32),
    .I0(reg_screen_mode[1]),
    .I1(n803_36) 
);
defparam n803_s24.INIT=4'h4;
  LUT4 n803_s25 (
    .F(n803_33),
    .I0(n803_37),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n801_33),
    .I3(n801_38) 
);
defparam n803_s25.INIT=16'h0A0C;
  LUT4 n803_s26 (
    .F(n803_34),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram5_7_10) 
);
defparam n803_s26.INIT=16'hCA00;
  LUT4 n804_s23 (
    .F(n804_31),
    .I0(n801_36),
    .I1(n804_34),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(n801_38) 
);
defparam n804_s23.INIT=16'hDD0F;
  LUT4 n804_s24 (
    .F(n804_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram5_7_10) 
);
defparam n804_s24.INIT=16'hCA00;
  LUT4 n805_s20 (
    .F(n805_24),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n805_27) 
);
defparam n805_s20.INIT=16'h305F;
  LUT4 n805_s21 (
    .F(n805_25),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(n805_35),
    .I2(n801_33),
    .I3(n801_38) 
);
defparam n805_s21.INIT=16'h0C05;
  LUT4 n805_s22 (
    .F(n805_26),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(n805_29),
    .I2(ff_next_vram3_3_12),
    .I3(n805_30) 
);
defparam n805_s22.INIT=16'h00BF;
  LUT4 n806_s20 (
    .F(n806_24),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n806_27) 
);
defparam n806_s20.INIT=16'h305F;
  LUT4 n806_s21 (
    .F(n806_25),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n806_33),
    .I2(n801_33),
    .I3(n801_38) 
);
defparam n806_s21.INIT=16'h0C05;
  LUT4 n806_s22 (
    .F(n806_26),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(n805_29),
    .I2(ff_next_vram3_3_12),
    .I3(n806_29) 
);
defparam n806_s22.INIT=16'h00BF;
  LUT4 n807_s20 (
    .F(n807_24),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n807_27) 
);
defparam n807_s20.INIT=16'h305F;
  LUT4 n807_s21 (
    .F(n807_25),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n807_33),
    .I2(n801_33),
    .I3(n801_38) 
);
defparam n807_s21.INIT=16'h0C05;
  LUT4 n807_s22 (
    .F(n807_26),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(n805_29),
    .I2(ff_next_vram3_3_12),
    .I3(n807_29) 
);
defparam n807_s22.INIT=16'h00BF;
  LUT4 n808_s20 (
    .F(n808_24),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n808_27) 
);
defparam n808_s20.INIT=16'h305F;
  LUT4 n808_s21 (
    .F(n808_25),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n808_33),
    .I2(n801_33),
    .I3(n801_38) 
);
defparam n808_s21.INIT=16'h0C05;
  LUT4 n808_s22 (
    .F(n808_26),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n805_29),
    .I2(ff_next_vram3_3_12),
    .I3(n808_29) 
);
defparam n808_s22.INIT=16'h00BF;
  LUT4 n972_s13 (
    .F(n972_17),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(n801_37),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n972_s13.INIT=16'hCCC5;
  LUT4 n972_s14 (
    .F(n972_18),
    .I0(ff_next_vram5[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n972_s14.INIT=16'h0F77;
  LUT4 n973_s13 (
    .F(n973_17),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(n802_34),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n973_s13.INIT=16'h3335;
  LUT4 n973_s14 (
    .F(n973_18),
    .I0(ff_next_vram5[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n973_s14.INIT=16'h0F77;
  LUT4 n974_s13 (
    .F(n974_17),
    .I0(ff_next_vram5[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n974_s13.INIT=16'h0F77;
  LUT4 n975_s13 (
    .F(n975_17),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n804_34),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n975_s13.INIT=16'h333A;
  LUT4 n975_s14 (
    .F(n975_18),
    .I0(ff_next_vram5[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n975_s14.INIT=16'h0F77;
  LUT3 n976_s14 (
    .F(n976_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n976_s14.INIT=8'hCA;
  LUT3 n977_s14 (
    .F(n977_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n977_s14.INIT=8'hCA;
  LUT3 n978_s14 (
    .F(n978_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n978_s14.INIT=8'hCA;
  LUT3 n979_s14 (
    .F(n979_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n979_s14.INIT=8'hCA;
  LUT4 n980_s10 (
    .F(n980_14),
    .I0(reg_backdrop_color[7]),
    .I1(n140_14),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram3_3_12) 
);
defparam n980_s10.INIT=16'h0777;
  LUT4 n980_s11 (
    .F(n980_15),
    .I0(ff_next_vram2[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_address1_13_7) 
);
defparam n980_s11.INIT=16'h0777;
  LUT4 n981_s10 (
    .F(n981_14),
    .I0(reg_backdrop_color[6]),
    .I1(n140_14),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram3_3_12) 
);
defparam n981_s10.INIT=16'h0777;
  LUT4 n981_s11 (
    .F(n981_15),
    .I0(ff_next_vram2[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_address1_13_7) 
);
defparam n981_s11.INIT=16'h0777;
  LUT3 n982_s10 (
    .F(n982_14),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[5]),
    .I2(n982_16) 
);
defparam n982_s10.INIT=8'h70;
  LUT4 n982_s11 (
    .F(n982_15),
    .I0(ff_next_vram2[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_address1_13_7) 
);
defparam n982_s11.INIT=16'h0777;
  LUT4 n983_s10 (
    .F(n983_14),
    .I0(reg_backdrop_color[4]),
    .I1(n140_14),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram3_3_12) 
);
defparam n983_s10.INIT=16'h0777;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(ff_next_vram2[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_address1_13_7) 
);
defparam n983_s11.INIT=16'h0777;
  LUT3 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[3]),
    .I2(n984_17) 
);
defparam n984_s11.INIT=8'h70;
  LUT3 n984_s12 (
    .F(n984_16),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_address1_13_7) 
);
defparam n984_s12.INIT=8'hCA;
  LUT3 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[2]),
    .I2(n985_17) 
);
defparam n985_s11.INIT=8'h70;
  LUT3 n985_s12 (
    .F(n985_16),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_address1_13_7) 
);
defparam n985_s12.INIT=8'hCA;
  LUT3 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[1]),
    .I2(n986_17) 
);
defparam n986_s11.INIT=8'h70;
  LUT3 n986_s12 (
    .F(n986_16),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_address1_13_7) 
);
defparam n986_s12.INIT=8'hCA;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[0]),
    .I2(n987_17) 
);
defparam n987_s11.INIT=8'h70;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_address1_13_7) 
);
defparam n987_s12.INIT=8'hCA;
  LUT4 n988_s11 (
    .F(n988_15),
    .I0(ff_next_vram1[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_address1_13_7) 
);
defparam n988_s11.INIT=16'h0777;
  LUT4 n989_s11 (
    .F(n989_15),
    .I0(ff_next_vram1[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_address1_13_7) 
);
defparam n989_s11.INIT=16'h0777;
  LUT4 n990_s11 (
    .F(n990_15),
    .I0(n990_18),
    .I1(n801_33),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_address1_13_7) 
);
defparam n990_s11.INIT=16'h0777;
  LUT4 n991_s11 (
    .F(n991_15),
    .I0(ff_next_vram1[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_address1_13_7) 
);
defparam n991_s11.INIT=16'h0777;
  LUT3 n992_s12 (
    .F(n992_16),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_address1_13_7) 
);
defparam n992_s12.INIT=8'hCA;
  LUT3 n993_s12 (
    .F(n993_16),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_address1_13_7) 
);
defparam n993_s12.INIT=8'hCA;
  LUT3 n994_s12 (
    .F(n994_16),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_address1_13_7) 
);
defparam n994_s12.INIT=8'hCA;
  LUT3 n995_s12 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_address1_13_7) 
);
defparam n995_s12.INIT=8'hCA;
  LUT4 n996_s13 (
    .F(n996_17),
    .I0(ff_next_vram4[7]),
    .I1(n833_28),
    .I2(n996_18),
    .I3(ff_next_vram3_7_12) 
);
defparam n996_s13.INIT=16'hF077;
  LUT4 n997_s12 (
    .F(n997_16),
    .I0(ff_next_vram4[6]),
    .I1(n833_28),
    .I2(n997_17),
    .I3(ff_next_vram3_7_12) 
);
defparam n997_s12.INIT=16'hF077;
  LUT4 n998_s12 (
    .F(n998_16),
    .I0(ff_next_vram4[5]),
    .I1(n833_28),
    .I2(n998_17),
    .I3(ff_next_vram3_7_12) 
);
defparam n998_s12.INIT=16'hF077;
  LUT4 n999_s12 (
    .F(n999_16),
    .I0(ff_next_vram4[4]),
    .I1(n833_28),
    .I2(n999_17),
    .I3(ff_next_vram3_7_12) 
);
defparam n999_s12.INIT=16'hF077;
  LUT4 n1342_s24 (
    .F(n1342_34),
    .I0(ff_next_vram7[7]),
    .I1(ff_next_vram3_3_12),
    .I2(n1342_36),
    .I3(ff_next_vram5_7_10) 
);
defparam n1342_s24.INIT=16'h7077;
  LUT4 n1343_s24 (
    .F(n1343_34),
    .I0(ff_next_vram7[6]),
    .I1(ff_next_vram3_3_12),
    .I2(n1343_35),
    .I3(ff_next_vram5_7_10) 
);
defparam n1343_s24.INIT=16'h7077;
  LUT4 n1344_s24 (
    .F(n1344_34),
    .I0(ff_next_vram7[5]),
    .I1(ff_next_vram3_3_12),
    .I2(n1344_35),
    .I3(ff_next_vram5_7_10) 
);
defparam n1344_s24.INIT=16'h7077;
  LUT4 n1345_s24 (
    .F(n1345_34),
    .I0(ff_next_vram7[4]),
    .I1(ff_next_vram3_3_12),
    .I2(n1345_35),
    .I3(ff_next_vram5_7_10) 
);
defparam n1345_s24.INIT=16'h7077;
  LUT4 n1346_s22 (
    .F(n1346_26),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1346_28),
    .I3(ff_next_vram3_7_12) 
);
defparam n1346_s22.INIT=16'hAC00;
  LUT4 n1346_s23 (
    .F(n1346_27),
    .I0(ff_next_vram7[3]),
    .I1(n1346_29),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1346_s23.INIT=16'h0A03;
  LUT4 n1347_s22 (
    .F(n1347_26),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1346_28),
    .I3(ff_next_vram3_7_12) 
);
defparam n1347_s22.INIT=16'hAC00;
  LUT4 n1347_s23 (
    .F(n1347_27),
    .I0(ff_next_vram7[2]),
    .I1(n1347_28),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1347_s23.INIT=16'h0A03;
  LUT4 n1348_s22 (
    .F(n1348_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1346_28),
    .I3(ff_next_vram3_7_12) 
);
defparam n1348_s22.INIT=16'hAC00;
  LUT4 n1348_s23 (
    .F(n1348_27),
    .I0(ff_next_vram7[1]),
    .I1(n1348_28),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1348_s23.INIT=16'h0A03;
  LUT4 n1349_s22 (
    .F(n1349_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1346_28),
    .I3(ff_next_vram3_7_12) 
);
defparam n1349_s22.INIT=16'hAC00;
  LUT4 n1349_s23 (
    .F(n1349_27),
    .I0(ff_next_vram7[0]),
    .I1(n1349_28),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1349_s23.INIT=16'h0A03;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]),
    .I3(ff_pos_x_5_11) 
);
defparam ff_pos_x_5_s4.INIT=16'h0100;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h40;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_8),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0100;
  LUT3 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(n140_10),
    .I1(ff_pos_x_5_9),
    .I2(n140_14) 
);
defparam ff_screen_h_in_active_s5.INIT=8'h35;
  LUT3 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_8),
    .I0(ff_phase[0]),
    .I1(n801_33),
    .I2(ff_next_vram7_3_10) 
);
defparam ff_next_vram7_3_s3.INIT=8'h01;
  LUT4 ff_next_vram7_3_s4 (
    .F(ff_next_vram7_3_9),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_12),
    .I2(w_vram_address1_13_7),
    .I3(ff_next_vram4_7_10) 
);
defparam ff_next_vram7_3_s4.INIT=16'hF100;
  LUT3 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram1_7_10) 
);
defparam ff_next_vram1_7_s4.INIT=8'h10;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_next_vram3_7_12),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram2_7_s4.INIT=16'hC100;
  LUT4 ff_next_vram4_7_s5 (
    .F(ff_next_vram4_7_9),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram4_7_s5.INIT=16'h0110;
  LUT2 ff_next_vram4_7_s6 (
    .F(ff_next_vram4_7_10),
    .I0(ff_phase[1]),
    .I1(ff_next_vram1_7_10) 
);
defparam ff_next_vram4_7_s6.INIT=4'h4;
  LUT3 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(ff_next_vram5_7_12) 
);
defparam ff_next_vram5_7_s5.INIT=8'h40;
  LUT4 ff_next_vram5_7_s6 (
    .F(ff_next_vram5_7_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n440_8) 
);
defparam ff_next_vram5_7_s6.INIT=16'h1000;
  LUT3 ff_next_vram5_3_s5 (
    .F(ff_next_vram5_3_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n1038_16) 
);
defparam ff_next_vram5_3_s5.INIT=8'h01;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9) 
);
defparam n181_s3.INIT=4'h8;
  LUT3 n178_s3 (
    .F(n178_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n178_s3.INIT=8'h80;
  LUT4 n177_s3 (
    .F(n177_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n177_s3.INIT=16'h8000;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(ff_next_vram3_3_12),
    .I1(n705_9),
    .I2(ff_next_vram0_7_7),
    .I3(n705_10) 
);
defparam n705_s2.INIT=16'h00EF;
  LUT4 n705_s3 (
    .F(n705_8),
    .I0(ff_next_vram0[3]),
    .I1(n705_11),
    .I2(n705_12),
    .I3(n705_13) 
);
defparam n705_s3.INIT=16'h8F00;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n704_9),
    .I2(n704_10),
    .I3(n705_13) 
);
defparam n704_s2.INIT=16'h7077;
  LUT4 n704_s3 (
    .F(n704_8),
    .I0(n704_11),
    .I1(n704_12),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram0_7_7) 
);
defparam n704_s3.INIT=16'h0E00;
  LUT4 n703_s2 (
    .F(n703_7),
    .I0(n801_33),
    .I1(n703_9),
    .I2(n703_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n703_s2.INIT=16'hF100;
  LUT4 n703_s3 (
    .F(n703_8),
    .I0(n703_11),
    .I1(n703_12),
    .I2(n703_13),
    .I3(n703_14) 
);
defparam n703_s3.INIT=16'h0100;
  LUT4 n702_s2 (
    .F(n702_7),
    .I0(n702_10),
    .I1(w_pos_x[6]),
    .I2(n803_32),
    .I3(ff_next_vram0_7_7) 
);
defparam n702_s2.INIT=16'h5C00;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(n705_11),
    .I1(n702_19),
    .I2(n702_13),
    .I3(ff_next_vram0[0]) 
);
defparam n702_s4.INIT=16'h7077;
  LUT3 n701_s2 (
    .F(n701_7),
    .I0(n701_10),
    .I1(n701_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n701_s2.INIT=8'h70;
  LUT4 n701_s4 (
    .F(n701_9),
    .I0(n705_11),
    .I1(n701_14),
    .I2(n702_13),
    .I3(ff_next_vram0[1]) 
);
defparam n701_s4.INIT=16'h7077;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(n700_9),
    .I1(n700_10),
    .I2(n700_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n700_s2.INIT=16'hFE00;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n702_13),
    .I1(ff_next_vram0[2]),
    .I2(w_pos_x[5]),
    .I3(n702_17) 
);
defparam n700_s3.INIT=16'h0BBB;
  LUT3 n699_s2 (
    .F(n699_7),
    .I0(n699_10),
    .I1(n699_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n699_s2.INIT=8'h70;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(n705_11),
    .I1(n699_12),
    .I2(reg_color_table_base[6]),
    .I3(n705_13) 
);
defparam n699_s3.INIT=16'hE300;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(w_pos_x[6]),
    .I1(n702_17),
    .I2(ff_next_vram0[3]),
    .I3(n704_9) 
);
defparam n699_s4.INIT=16'h0777;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(n803_32),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n698_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n698_s2.INIT=16'h4F00;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(n705_11),
    .I1(n698_11),
    .I2(reg_color_table_base[7]),
    .I3(n705_13) 
);
defparam n698_s3.INIT=16'hE300;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(w_pos_x[7]),
    .I1(n702_17),
    .I2(ff_next_vram0[4]),
    .I3(n704_9) 
);
defparam n698_s4.INIT=16'h0777;
  LUT3 n697_s2 (
    .F(n697_7),
    .I0(n697_10),
    .I1(n697_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n697_s2.INIT=8'h70;
  LUT4 n697_s3 (
    .F(n697_8),
    .I0(n705_11),
    .I1(n697_12),
    .I2(reg_color_table_base[8]),
    .I3(n705_13) 
);
defparam n697_s3.INIT=16'hE300;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n702_17),
    .I2(ff_next_vram0[5]),
    .I3(n704_9) 
);
defparam n697_s4.INIT=16'h0777;
  LUT4 n696_s2 (
    .F(n696_7),
    .I0(n803_32),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n696_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n696_s2.INIT=16'h4F00;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(n705_11),
    .I1(n696_11),
    .I2(reg_color_table_base[9]),
    .I3(n705_13) 
);
defparam n696_s3.INIT=16'hE300;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n702_17),
    .I2(ff_next_vram0[6]),
    .I3(n704_9) 
);
defparam n696_s4.INIT=16'h0777;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(n695_10),
    .I1(n695_11),
    .I2(n695_12),
    .I3(ff_next_vram0_7_7) 
);
defparam n695_s2.INIT=16'hEF00;
  LUT4 n695_s3 (
    .F(n695_8),
    .I0(n705_11),
    .I1(n695_13),
    .I2(reg_color_table_base[10]),
    .I3(n705_13) 
);
defparam n695_s3.INIT=16'hE300;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n702_17),
    .I2(ff_next_vram0[7]),
    .I3(n704_9) 
);
defparam n695_s4.INIT=16'h0777;
  LUT4 n694_s2 (
    .F(n694_7),
    .I0(n694_9),
    .I1(reg_pattern_generator_table_base[11]),
    .I2(n694_10),
    .I3(n694_11) 
);
defparam n694_s2.INIT=16'h0B00;
  LUT4 n694_s3 (
    .F(n694_8),
    .I0(n694_12),
    .I1(n694_24),
    .I2(n694_14),
    .I3(n805_29) 
);
defparam n694_s3.INIT=16'h0BBB;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n805_29),
    .I2(n803_32),
    .I3(n693_18) 
);
defparam n693_s2.INIT=16'h8F00;
  LUT4 n693_s3 (
    .F(n693_8),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_next_vram7_3_10),
    .I2(n693_11),
    .I3(n693_12) 
);
defparam n693_s3.INIT=16'h1F00;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(n693_13),
    .I1(n694_24),
    .I2(n693_14),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n693_s4.INIT=16'hB0BB;
  LUT4 n692_s2 (
    .F(n692_7),
    .I0(w_pattern_name_t2[13]),
    .I1(ff_next_vram5_7_10),
    .I2(n692_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n692_s2.INIT=16'hF800;
  LUT4 n692_s3 (
    .F(n692_8),
    .I0(n692_11),
    .I1(ff_next_vram0_7_7),
    .I2(n692_12),
    .I3(n801_33) 
);
defparam n692_s3.INIT=16'h00F4;
  LUT4 n691_s2 (
    .F(n691_7),
    .I0(n691_16),
    .I1(reg_pattern_name_table_base[14]),
    .I2(n691_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n691_s2.INIT=16'hF400;
  LUT4 n691_s3 (
    .F(n691_8),
    .I0(n691_12),
    .I1(ff_next_vram0_7_7),
    .I2(n691_13),
    .I3(n801_33) 
);
defparam n691_s3.INIT=16'h00F4;
  LUT3 n690_s2 (
    .F(n690_7),
    .I0(n690_10),
    .I1(n690_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n690_s2.INIT=8'h70;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(ff_next_vram3_3_12),
    .I1(reg_color_table_base[15]),
    .I2(n805_29),
    .I3(n705_13) 
);
defparam n690_s3.INIT=16'h4000;
  LUT4 n690_s4 (
    .F(n690_9),
    .I0(n702_17),
    .I1(n690_12),
    .I2(n692_13),
    .I3(reg_pattern_generator_table_base[15]) 
);
defparam n690_s4.INIT=16'h7077;
  LUT4 n689_s2 (
    .F(n689_7),
    .I0(ff_next_vram3_3_12),
    .I1(reg_color_table_base[16]),
    .I2(n805_29),
    .I3(n705_13) 
);
defparam n689_s2.INIT=16'h4000;
  LUT4 n689_s3 (
    .F(n689_8),
    .I0(w_vram_address1_13_7),
    .I1(ff_next_vram5_7_10),
    .I2(n689_14),
    .I3(reg_pattern_name_table_base[16]) 
);
defparam n689_s3.INIT=16'h1000;
  LUT4 n689_s4 (
    .F(n689_9),
    .I0(n702_17),
    .I1(n689_11),
    .I2(n692_13),
    .I3(reg_pattern_generator_table_base[16]) 
);
defparam n689_s4.INIT=16'h7077;
  LUT4 n527_s2 (
    .F(n527_7),
    .I0(ff_phase[0]),
    .I1(reg_screen_mode[0]),
    .I2(n527_11),
    .I3(ff_next_vram3_7_12) 
);
defparam n527_s2.INIT=16'h008F;
  LUT4 n527_s3 (
    .F(n527_8),
    .I0(ff_next_vram3_3_12),
    .I1(n527_12),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n527_s3.INIT=16'h0503;
  LUT3 n527_s4 (
    .F(n527_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_10) 
);
defparam n527_s4.INIT=8'h10;
  LUT4 n140_s5 (
    .F(n140_10),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[2]),
    .I3(n140_11) 
);
defparam n140_s5.INIT=16'h8000;
  LUT4 n139_s3 (
    .F(n139_8),
    .I0(ff_phase[2]),
    .I1(n140_14),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n139_s3.INIT=16'h07F0;
  LUT4 n138_s3 (
    .F(n138_8),
    .I0(n140_14),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n138_s3.INIT=16'hC83F;
  LUT4 n255_s5 (
    .F(n255_10),
    .I0(w_screen_pos_x_Z_12_10),
    .I1(n140_14),
    .I2(ff_half_count[7]),
    .I3(n255_11) 
);
defparam n255_s5.INIT=16'h2C00;
  LUT4 n1350_s5 (
    .F(n1350_8),
    .I0(n1350_9),
    .I1(ff_next_vram5_7_10),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1350_s5.INIT=16'h0BBB;
  LUT4 n1351_s3 (
    .F(n1351_6),
    .I0(ff_next_vram5_7_10),
    .I1(n1351_7),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1351_s3.INIT=16'h0DDD;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(ff_next_vram5_7_10),
    .I1(n1352_7),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1352_s3.INIT=16'h0DDD;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(ff_next_vram5_7_10),
    .I1(n1353_7),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1353_s3.INIT=16'h0DDD;
  LUT4 n1354_s4 (
    .F(n1354_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1354_9),
    .I3(ff_next_vram3_7_12) 
);
defparam n1354_s4.INIT=16'hCA00;
  LUT4 n1354_s5 (
    .F(n1354_8),
    .I0(n1350_9),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1354_s5.INIT=16'h0C05;
  LUT4 n1355_s4 (
    .F(n1355_7),
    .I0(n1351_7),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1355_s4.INIT=16'h0C05;
  LUT4 n1355_s5 (
    .F(n1355_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1354_9),
    .I3(ff_next_vram3_7_12) 
);
defparam n1355_s5.INIT=16'hCA00;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1354_9),
    .I3(ff_next_vram3_7_12) 
);
defparam n1356_s3.INIT=16'hCA00;
  LUT4 n1356_s4 (
    .F(n1356_7),
    .I0(n1352_7),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1356_s4.INIT=16'h0C05;
  LUT4 n1357_s3 (
    .F(n1357_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1354_9),
    .I3(ff_next_vram3_7_12) 
);
defparam n1357_s3.INIT=16'hCA00;
  LUT4 n1357_s4 (
    .F(n1357_7),
    .I0(n1353_7),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1357_s4.INIT=16'h0C05;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1358_s3.INIT=16'hAC00;
  LUT2 n1358_s4 (
    .F(n1358_7),
    .I0(ff_next_vram1[7]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1358_s4.INIT=4'h8;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1359_s3.INIT=16'hAC00;
  LUT2 n1359_s4 (
    .F(n1359_7),
    .I0(ff_next_vram1[6]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1359_s4.INIT=4'h8;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1360_s3.INIT=16'hAC00;
  LUT2 n1360_s4 (
    .F(n1360_7),
    .I0(ff_next_vram1[5]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1360_s4.INIT=4'h8;
  LUT4 n1361_s3 (
    .F(n1361_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1361_s3.INIT=16'hAC00;
  LUT2 n1361_s4 (
    .F(n1361_7),
    .I0(ff_next_vram1[4]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1361_s4.INIT=4'h8;
  LUT4 n1362_s3 (
    .F(n1362_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1362_s3.INIT=16'hCA00;
  LUT4 n1362_s4 (
    .F(n1362_7),
    .I0(ff_next_vram1[3]),
    .I1(n1362_9),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1362_s4.INIT=16'h0A03;
  LUT4 n1363_s3 (
    .F(n1363_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1363_s3.INIT=16'hCA00;
  LUT4 n1363_s4 (
    .F(n1363_7),
    .I0(ff_next_vram1[2]),
    .I1(n1363_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1363_s4.INIT=16'h0A03;
  LUT4 n1364_s3 (
    .F(n1364_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1364_s3.INIT=16'hCA00;
  LUT4 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram1[1]),
    .I1(n1364_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1364_s4.INIT=16'h0A03;
  LUT4 n1365_s3 (
    .F(n1365_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1365_s3.INIT=16'hCA00;
  LUT4 n1365_s4 (
    .F(n1365_7),
    .I0(ff_next_vram1[0]),
    .I1(n1365_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1365_s4.INIT=16'h0A03;
  LUT4 n1366_s3 (
    .F(n1366_6),
    .I0(ff_next_vram5_7_10),
    .I1(n1366_7),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1366_s3.INIT=16'h0DDD;
  LUT4 n1367_s3 (
    .F(n1367_6),
    .I0(ff_next_vram5_7_10),
    .I1(n1367_7),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1367_s3.INIT=16'h0DDD;
  LUT4 n1368_s3 (
    .F(n1368_6),
    .I0(ff_next_vram5_7_10),
    .I1(n1368_7),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1368_s3.INIT=16'h0DDD;
  LUT4 n1369_s3 (
    .F(n1369_6),
    .I0(ff_next_vram5_7_10),
    .I1(n1369_7),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1369_s3.INIT=16'h0DDD;
  LUT4 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram3_7_12),
    .I1(n990_18),
    .I2(ff_next_vram1[2]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1370_s4.INIT=16'hE0EE;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(ff_next_vram5_7_10),
    .I1(n1374_7),
    .I2(ff_next_vram3[7]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1374_s3.INIT=16'h0DDD;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(ff_next_vram5_7_10),
    .I1(n1375_7),
    .I2(ff_next_vram3[6]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1375_s3.INIT=16'h0DDD;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(ff_next_vram5_7_10),
    .I1(n1376_7),
    .I2(ff_next_vram3[5]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1376_s3.INIT=16'h0DDD;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(ff_next_vram5_7_10),
    .I1(n1377_7),
    .I2(ff_next_vram3[4]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1377_s3.INIT=16'h0DDD;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1378_s3.INIT=16'hCA00;
  LUT4 n1378_s4 (
    .F(n1378_7),
    .I0(ff_next_vram3[3]),
    .I1(n1378_9),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1378_s4.INIT=16'h0A03;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1379_s3.INIT=16'hCA00;
  LUT4 n1379_s4 (
    .F(n1379_7),
    .I0(ff_next_vram3[2]),
    .I1(n1379_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1379_s4.INIT=16'h0A03;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1380_s3.INIT=16'hCA00;
  LUT4 n1380_s4 (
    .F(n1380_7),
    .I0(ff_next_vram3[1]),
    .I1(n1380_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1380_s4.INIT=16'h0A03;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1381_s3.INIT=16'hCA00;
  LUT4 n1381_s4 (
    .F(n1381_7),
    .I0(ff_next_vram3[0]),
    .I1(n1381_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1381_s4.INIT=16'h0A03;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1382_s3.INIT=16'hAC00;
  LUT2 n1382_s4 (
    .F(n1382_7),
    .I0(ff_next_vram4[7]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1382_s4.INIT=4'h8;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1383_s3.INIT=16'hAC00;
  LUT2 n1383_s4 (
    .F(n1383_7),
    .I0(ff_next_vram4[6]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1383_s4.INIT=4'h8;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1384_s3.INIT=16'hAC00;
  LUT2 n1384_s4 (
    .F(n1384_7),
    .I0(ff_next_vram4[5]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1384_s4.INIT=4'h8;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1385_s3.INIT=16'hAC00;
  LUT2 n1385_s4 (
    .F(n1385_7),
    .I0(ff_next_vram4[4]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1385_s4.INIT=4'h8;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1386_s3.INIT=16'hAC00;
  LUT4 n1386_s4 (
    .F(n1386_7),
    .I0(n1366_7),
    .I1(ff_next_vram4[3]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1386_s4.INIT=16'h0C05;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1387_s3.INIT=16'hAC00;
  LUT4 n1387_s4 (
    .F(n1387_7),
    .I0(n1367_7),
    .I1(ff_next_vram4[2]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1387_s4.INIT=16'h0C05;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1388_s3.INIT=16'hAC00;
  LUT4 n1388_s4 (
    .F(n1388_7),
    .I0(n1368_7),
    .I1(ff_next_vram4[1]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1388_s4.INIT=16'h0C05;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(n1369_7),
    .I1(ff_next_vram4[0]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1389_s3.INIT=16'h0C05;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1389_s4.INIT=16'hAC00;
  LUT4 n1390_s3 (
    .F(n1390_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1390_s3.INIT=16'hAC00;
  LUT2 n1390_s4 (
    .F(n1390_7),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1390_s4.INIT=4'h8;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1391_s3.INIT=16'hAC00;
  LUT2 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram5[6]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1391_s4.INIT=4'h8;
  LUT4 n1392_s3 (
    .F(n1392_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1392_s3.INIT=16'hAC00;
  LUT2 n1392_s4 (
    .F(n1392_7),
    .I0(ff_next_vram5[5]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1392_s4.INIT=4'h8;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1393_s3.INIT=16'hAC00;
  LUT2 n1393_s4 (
    .F(n1393_7),
    .I0(ff_next_vram5[4]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1393_s4.INIT=4'h8;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1394_s3.INIT=16'hAC00;
  LUT4 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram5[3]),
    .I1(n1394_9),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1394_s4.INIT=16'h0A03;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1395_s3.INIT=16'hAC00;
  LUT4 n1395_s4 (
    .F(n1395_7),
    .I0(ff_next_vram5[2]),
    .I1(n1395_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1395_s4.INIT=16'h0A03;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1396_s3.INIT=16'hAC00;
  LUT4 n1396_s4 (
    .F(n1396_7),
    .I0(ff_next_vram5[1]),
    .I1(n1396_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1396_s4.INIT=16'h0A03;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1397_s3.INIT=16'hAC00;
  LUT4 n1397_s4 (
    .F(n1397_7),
    .I0(ff_next_vram5[0]),
    .I1(n1397_8),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1397_s4.INIT=16'h0A03;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1398_s3.INIT=16'hAC00;
  LUT2 n1398_s4 (
    .F(n1398_7),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1398_s4.INIT=4'h8;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1399_s3.INIT=16'hAC00;
  LUT2 n1399_s4 (
    .F(n1399_7),
    .I0(ff_next_vram6[6]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1399_s4.INIT=4'h8;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1400_s3.INIT=16'hAC00;
  LUT2 n1400_s4 (
    .F(n1400_7),
    .I0(ff_next_vram6[5]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1400_s4.INIT=4'h8;
  LUT4 n1401_s3 (
    .F(n1401_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram5_7_10) 
);
defparam n1401_s3.INIT=16'hAC00;
  LUT2 n1401_s4 (
    .F(n1401_7),
    .I0(ff_next_vram6[4]),
    .I1(ff_next_vram3_3_12) 
);
defparam n1401_s4.INIT=4'h8;
  LUT4 n1402_s3 (
    .F(n1402_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1402_s3.INIT=16'hAC00;
  LUT4 n1402_s4 (
    .F(n1402_7),
    .I0(n1374_7),
    .I1(ff_next_vram6[3]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1402_s4.INIT=16'h0C05;
  LUT4 n1403_s3 (
    .F(n1403_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1403_s3.INIT=16'hAC00;
  LUT4 n1403_s4 (
    .F(n1403_7),
    .I0(n1375_7),
    .I1(ff_next_vram6[2]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1403_s4.INIT=16'h0C05;
  LUT4 n1404_s3 (
    .F(n1404_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1404_s3.INIT=16'hAC00;
  LUT4 n1404_s4 (
    .F(n1404_7),
    .I0(n1376_7),
    .I1(ff_next_vram6[1]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1404_s4.INIT=16'h0C05;
  LUT4 n1405_s3 (
    .F(n1405_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_12) 
);
defparam n1405_s3.INIT=16'hAC00;
  LUT4 n1405_s4 (
    .F(n1405_7),
    .I0(n1377_7),
    .I1(ff_next_vram6[0]),
    .I2(ff_next_vram3_7_12),
    .I3(ff_next_vram3_3_12) 
);
defparam n1405_s4.INIT=16'h0C05;
  LUT4 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(ff_half_count[7]),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6),
    .I3(w_screen_pos_x_Z_4) 
);
defparam w_pattern0_3_s2.INIT=16'h4000;
  LUT2 n801_s28 (
    .F(n801_36),
    .I0(n801_39),
    .I1(reg_screen_mode[1]) 
);
defparam n801_s28.INIT=4'h1;
  LUT4 n801_s29 (
    .F(n801_37),
    .I0(n801_40),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n801_s29.INIT=16'h3553;
  LUT4 n801_s30 (
    .F(n801_38),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(n1050_17),
    .I3(n801_36) 
);
defparam n801_s30.INIT=16'h0EF0;
  LUT4 n802_s26 (
    .F(n802_34),
    .I0(n802_35),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n802_s26.INIT=16'hC5AC;
  LUT4 n803_s27 (
    .F(n803_35),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n803_s27.INIT=16'h0CFA;
  LUT4 n803_s28 (
    .F(n803_36),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n803_s28.INIT=16'h07B8;
  LUT4 n803_s29 (
    .F(n803_37),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(n803_38),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n801_36) 
);
defparam n803_s29.INIT=16'hCA00;
  LUT4 n804_s26 (
    .F(n804_34),
    .I0(n804_35),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n804_s26.INIT=16'h35A3;
  LUT4 n805_s23 (
    .F(n805_27),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n805_s23.INIT=16'hFA0C;
  LUT4 n805_s25 (
    .F(n805_29),
    .I0(reg_screen_mode[1]),
    .I1(n805_32),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n805_s25.INIT=16'h3EED;
  LUT4 n805_s26 (
    .F(n805_30),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram5_7_10) 
);
defparam n805_s26.INIT=16'h3500;
  LUT4 n806_s23 (
    .F(n806_27),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n806_s23.INIT=16'hFA0C;
  LUT4 n806_s25 (
    .F(n806_29),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram5_7_10) 
);
defparam n806_s25.INIT=16'h3500;
  LUT4 n807_s23 (
    .F(n807_27),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n807_s23.INIT=16'hFA0C;
  LUT4 n807_s25 (
    .F(n807_29),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram5_7_10) 
);
defparam n807_s25.INIT=16'h3500;
  LUT4 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n808_s23.INIT=16'hFA0C;
  LUT4 n808_s25 (
    .F(n808_29),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram5_7_10) 
);
defparam n808_s25.INIT=16'h3500;
  LUT4 n982_s12 (
    .F(n982_16),
    .I0(n803_32),
    .I1(n803_31),
    .I2(reg_backdrop_color[5]),
    .I3(n140_14) 
);
defparam n982_s12.INIT=16'h0EEE;
  LUT4 n984_s13 (
    .F(n984_17),
    .I0(n803_32),
    .I1(n805_24),
    .I2(reg_backdrop_color[3]),
    .I3(n140_14) 
);
defparam n984_s13.INIT=16'h0EEE;
  LUT4 n985_s13 (
    .F(n985_17),
    .I0(n803_32),
    .I1(n806_24),
    .I2(reg_backdrop_color[2]),
    .I3(n140_14) 
);
defparam n985_s13.INIT=16'h0EEE;
  LUT4 n986_s13 (
    .F(n986_17),
    .I0(n803_32),
    .I1(n807_24),
    .I2(reg_backdrop_color[1]),
    .I3(n140_14) 
);
defparam n986_s13.INIT=16'h0EEE;
  LUT4 n987_s13 (
    .F(n987_17),
    .I0(n803_32),
    .I1(n808_24),
    .I2(reg_backdrop_color[0]),
    .I3(n140_14) 
);
defparam n987_s13.INIT=16'h0EEE;
  LUT3 n996_s14 (
    .F(n996_18),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'h35;
  LUT3 n997_s13 (
    .F(n997_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s13.INIT=8'h35;
  LUT3 n998_s13 (
    .F(n998_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s13.INIT=8'h35;
  LUT3 n999_s13 (
    .F(n999_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n999_s13.INIT=8'h35;
  LUT3 n1342_s26 (
    .F(n1342_36),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1342_s26.INIT=8'h53;
  LUT3 n1343_s25 (
    .F(n1343_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1343_s25.INIT=8'h53;
  LUT3 n1344_s25 (
    .F(n1344_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1344_s25.INIT=8'h53;
  LUT3 n1345_s25 (
    .F(n1345_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1345_s25.INIT=8'h53;
  LUT2 n1346_s24 (
    .F(n1346_28),
    .I0(ff_next_vram5[0]),
    .I1(n1050_17) 
);
defparam n1346_s24.INIT=4'h8;
  LUT3 n1346_s25 (
    .F(n1346_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1346_s25.INIT=8'h53;
  LUT3 n1347_s24 (
    .F(n1347_28),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1347_s24.INIT=8'h53;
  LUT3 n1348_s24 (
    .F(n1348_28),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1348_s24.INIT=8'h53;
  LUT3 n1349_s24 (
    .F(n1349_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1349_s24.INIT=8'h53;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(ff_pos_x_5_12),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s6.INIT=16'h8000;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_10),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram3_7_s6.INIT=16'hEEF0;
  LUT3 ff_next_vram3_3_s6 (
    .F(ff_next_vram3_3_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]) 
);
defparam ff_next_vram3_3_s6.INIT=8'h35;
  LUT4 ff_next_vram7_3_s5 (
    .F(ff_next_vram7_3_10),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(ff_next_vram7_3_11) 
);
defparam ff_next_vram7_3_s5.INIT=16'h08EF;
  LUT4 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_phase[2]),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_2),
    .I3(n291_4) 
);
defparam ff_next_vram1_7_s5.INIT=16'h4000;
  LUT3 ff_next_vram5_7_s7 (
    .F(ff_next_vram5_7_12),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]) 
);
defparam ff_next_vram5_7_s7.INIT=8'h10;
  LUT4 n705_s4 (
    .F(n705_9),
    .I0(n801_33),
    .I1(ff_pos_x[0]),
    .I2(n705_14),
    .I3(w_pos_x[3]) 
);
defparam n705_s4.INIT=16'hB0BB;
  LUT2 n705_s5 (
    .F(n705_10),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n704_9) 
);
defparam n705_s5.INIT=4'h8;
  LUT2 n705_s6 (
    .F(n705_11),
    .I0(ff_next_vram7_3_10),
    .I1(n705_14) 
);
defparam n705_s6.INIT=4'h2;
  LUT4 n705_s7 (
    .F(n705_12),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n705_15),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n705_16) 
);
defparam n705_s7.INIT=16'h0777;
  LUT3 n705_s8 (
    .F(n705_13),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n705_s8.INIT=8'h40;
  LUT4 n704_s4 (
    .F(n704_9),
    .I0(ff_next_vram3_3_10),
    .I1(w_sprite_mode2_4),
    .I2(n705_16),
    .I3(n704_13) 
);
defparam n704_s4.INIT=16'h0B00;
  LUT4 n704_s5 (
    .F(n704_10),
    .I0(ff_next_vram7_3_10),
    .I1(n705_14),
    .I2(ff_next_vram0[4]),
    .I3(n704_14) 
);
defparam n704_s5.INIT=16'hDF00;
  LUT4 n704_s6 (
    .F(n704_11),
    .I0(ff_pos_x[1]),
    .I1(w_pos_x[4]),
    .I2(ff_next_vram3_7_12),
    .I3(n801_33) 
);
defparam n704_s6.INIT=16'h0C0A;
  LUT4 n704_s7 (
    .F(n704_12),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n1050_17),
    .I3(ff_next_vram3_7_12) 
);
defparam n704_s7.INIT=16'hAC00;
  LUT4 n703_s4 (
    .F(n703_9),
    .I0(ff_pos_x[2]),
    .I1(w_pos_x[3]),
    .I2(n1050_17),
    .I3(n801_36) 
);
defparam n703_s4.INIT=16'hF53F;
  LUT4 n703_s5 (
    .F(n703_10),
    .I0(w_pos_x[3]),
    .I1(w_pos_x[5]),
    .I2(ff_next_vram3_3_12),
    .I3(n805_29) 
);
defparam n703_s5.INIT=16'hAC00;
  LUT4 n703_s6 (
    .F(n703_11),
    .I0(n705_13),
    .I1(n705_15),
    .I2(n704_9),
    .I3(w_pixel_pos_y_Z[2]) 
);
defparam n703_s6.INIT=16'hF800;
  LUT4 n703_s7 (
    .F(n703_12),
    .I0(ff_pos_x[1]),
    .I1(w_pos_x[5]),
    .I2(n1050_17),
    .I3(n703_15) 
);
defparam n703_s7.INIT=16'hAC00;
  LUT4 n703_s8 (
    .F(n703_13),
    .I0(ff_next_vram7_3_10),
    .I1(ff_next_vram0[5]),
    .I2(n805_29),
    .I3(n705_13) 
);
defparam n703_s8.INIT=16'h8000;
  LUT4 n703_s9 (
    .F(n703_14),
    .I0(w_pos_x[2]),
    .I1(n702_17),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n703_18) 
);
defparam n703_s9.INIT=16'h0777;
  LUT4 n702_s5 (
    .F(n702_10),
    .I0(w_pos_x[4]),
    .I1(n1038_16),
    .I2(n702_14),
    .I3(reg_screen_mode[0]) 
);
defparam n702_s5.INIT=16'h7077;
  LUT4 n702_s8 (
    .F(n702_13),
    .I0(n803_32),
    .I1(n705_13),
    .I2(ff_next_vram7_3_10),
    .I3(n704_9) 
);
defparam n702_s8.INIT=16'h00FB;
  LUT4 n701_s5 (
    .F(n701_10),
    .I0(w_pos_x[5]),
    .I1(n1038_16),
    .I2(n803_32),
    .I3(w_pos_x[7]) 
);
defparam n701_s5.INIT=16'h7077;
  LUT4 n701_s6 (
    .F(n701_11),
    .I0(ff_next_vram5_7_10),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(ff_next_vram3_7_8) 
);
defparam n701_s6.INIT=16'h0777;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(w_pos_x[6]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(ff_next_vram3_3_12),
    .I3(n805_29) 
);
defparam n700_s4.INIT=16'hAC00;
  LUT4 n700_s5 (
    .F(n700_10),
    .I0(w_pattern_name_t12_pre[5]),
    .I1(w_pos_x[6]),
    .I2(n700_12),
    .I3(n801_36) 
);
defparam n700_s5.INIT=16'h0A0C;
  LUT4 n700_s6 (
    .F(n700_11),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n1050_17),
    .I3(ff_next_vram3_7_12) 
);
defparam n700_s6.INIT=16'hAC00;
  LUT4 n699_s5 (
    .F(n699_10),
    .I0(ff_next_vram3_7_8),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(w_pos_x[7]),
    .I3(n1038_16) 
);
defparam n699_s5.INIT=16'h0777;
  LUT4 n699_s6 (
    .F(n699_11),
    .I0(ff_next_vram5_7_10),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(n803_32),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n699_s6.INIT=16'h7077;
  LUT4 n699_s7 (
    .F(n699_12),
    .I0(n705_15),
    .I1(ff_next_vram0[3]),
    .I2(n705_16),
    .I3(reg_color_table_base[6]) 
);
defparam n699_s7.INIT=16'hC83F;
  LUT4 n698_s5 (
    .F(n698_10),
    .I0(w_vram_address1_12_8),
    .I1(w_sprite_mode2_4),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n698_15) 
);
defparam n698_s5.INIT=16'h00BF;
  LUT4 n698_s6 (
    .F(n698_11),
    .I0(n705_15),
    .I1(ff_next_vram0[4]),
    .I2(n705_16),
    .I3(reg_color_table_base[7]) 
);
defparam n698_s6.INIT=16'hC83F;
  LUT4 n697_s5 (
    .F(n697_10),
    .I0(ff_next_vram5_7_10),
    .I1(w_pattern_name_t2[8]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n1038_16) 
);
defparam n697_s5.INIT=16'h0777;
  LUT4 n697_s6 (
    .F(n697_11),
    .I0(ff_next_vram3_7_8),
    .I1(w_pattern_name_t1[8]),
    .I2(n803_32),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n697_s6.INIT=16'h7077;
  LUT4 n697_s7 (
    .F(n697_12),
    .I0(n705_15),
    .I1(ff_next_vram0[5]),
    .I2(n705_16),
    .I3(reg_color_table_base[8]) 
);
defparam n697_s7.INIT=16'hC83F;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(w_vram_address1_12_8),
    .I1(w_sprite_mode2_4),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n696_15) 
);
defparam n696_s5.INIT=16'h00BF;
  LUT4 n696_s6 (
    .F(n696_11),
    .I0(n705_15),
    .I1(ff_next_vram0[6]),
    .I2(n705_16),
    .I3(reg_color_table_base[9]) 
);
defparam n696_s6.INIT=16'hC83F;
  LUT4 n695_s5 (
    .F(n695_10),
    .I0(w_pattern_name_t2[10]),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n1050_17),
    .I3(ff_next_vram3_7_12) 
);
defparam n695_s5.INIT=16'hAC00;
  LUT4 n695_s6 (
    .F(n695_11),
    .I0(ff_next_vram3_3_12),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(reg_pattern_name_table_base[10]),
    .I3(n805_29) 
);
defparam n695_s6.INIT=16'hD000;
  LUT4 n695_s7 (
    .F(n695_12),
    .I0(w_4colors_mode),
    .I1(n695_14),
    .I2(w_pattern_name_t1[10]),
    .I3(ff_next_vram3_7_8) 
);
defparam n695_s7.INIT=16'h0F77;
  LUT4 n695_s8 (
    .F(n695_13),
    .I0(n705_15),
    .I1(ff_next_vram0[7]),
    .I2(n705_16),
    .I3(reg_color_table_base[10]) 
);
defparam n695_s8.INIT=16'hC83F;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n694_15),
    .I1(n694_16),
    .I2(n704_13),
    .I3(n703_18) 
);
defparam n694_s4.INIT=16'h004F;
  LUT4 n694_s5 (
    .F(n694_10),
    .I0(w_pattern_name_t2[11]),
    .I1(reg_pattern_name_table_base[11]),
    .I2(n1050_17),
    .I3(n703_15) 
);
defparam n694_s5.INIT=16'hAC00;
  LUT4 n694_s6 (
    .F(n694_11),
    .I0(ff_next_vram0_7_7),
    .I1(n805_29),
    .I2(n694_17),
    .I3(n694_22) 
);
defparam n694_s6.INIT=16'h007F;
  LUT4 n694_s7 (
    .F(n694_12),
    .I0(w_pattern_name_t1[11]),
    .I1(n1050_17),
    .I2(n801_36),
    .I3(n694_17) 
);
defparam n694_s7.INIT=16'hD3DF;
  LUT4 n694_s9 (
    .F(n694_14),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n801_36),
    .I2(n1050_17),
    .I3(n694_26) 
);
defparam n694_s9.INIT=16'hB200;
  LUT4 n693_s6 (
    .F(n693_11),
    .I0(ff_next_vram3_3_12),
    .I1(reg_color_table_base[12]),
    .I2(n805_29),
    .I3(n705_13) 
);
defparam n693_s6.INIT=16'h4000;
  LUT4 n693_s7 (
    .F(n693_12),
    .I0(w_pattern_name_t2[12]),
    .I1(ff_next_vram5_7_10),
    .I2(ff_next_vram0_7_7),
    .I3(n693_15) 
);
defparam n693_s7.INIT=16'h007F;
  LUT4 n693_s8 (
    .F(n693_13),
    .I0(n693_16),
    .I1(w_pattern_name_t1[12]),
    .I2(n801_36),
    .I3(n1050_17) 
);
defparam n693_s8.INIT=16'hF53F;
  LUT4 n693_s9 (
    .F(n693_14),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n694_16),
    .I2(n704_9),
    .I3(n703_18) 
);
defparam n693_s9.INIT=16'h004F;
  LUT4 n692_s5 (
    .F(n692_10),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n805_29),
    .I2(n803_32),
    .I3(reg_pattern_name_table_base[13]) 
);
defparam n692_s5.INIT=16'h8F00;
  LUT4 n692_s6 (
    .F(n692_11),
    .I0(n692_15),
    .I1(w_pattern_name_t1[13]),
    .I2(n801_36),
    .I3(n1050_17) 
);
defparam n692_s6.INIT=16'hF53F;
  LUT4 n692_s7 (
    .F(n692_12),
    .I0(n801_36),
    .I1(n1050_17),
    .I2(n702_15),
    .I3(n693_16) 
);
defparam n692_s7.INIT=16'h9000;
  LUT2 n692_s8 (
    .F(n692_13),
    .I0(n704_9),
    .I1(n703_18) 
);
defparam n692_s8.INIT=4'h1;
  LUT4 n692_s9 (
    .F(n692_14),
    .I0(ff_next_vram3_3_12),
    .I1(reg_color_table_base[13]),
    .I2(n805_29),
    .I3(n705_13) 
);
defparam n692_s9.INIT=16'h4000;
  LUT4 n691_s6 (
    .F(n691_11),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_pattern_name_t2[14]),
    .I3(ff_next_vram5_7_12) 
);
defparam n691_s6.INIT=16'h4000;
  LUT4 n691_s7 (
    .F(n691_12),
    .I0(n690_12),
    .I1(w_pattern_name_t1[14]),
    .I2(n801_36),
    .I3(n1050_17) 
);
defparam n691_s7.INIT=16'hF53F;
  LUT4 n691_s8 (
    .F(n691_13),
    .I0(n801_36),
    .I1(n1050_17),
    .I2(n702_15),
    .I3(n692_15) 
);
defparam n691_s8.INIT=16'h9000;
  LUT4 n691_s9 (
    .F(n691_14),
    .I0(ff_next_vram3_3_12),
    .I1(reg_color_table_base[14]),
    .I2(n805_29),
    .I3(n705_13) 
);
defparam n691_s9.INIT=16'h4000;
  LUT4 n690_s5 (
    .F(n690_10),
    .I0(ff_next_vram5_7_10),
    .I1(w_pattern_name_t2[15]),
    .I2(n803_32),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n690_s5.INIT=16'h7077;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(n1038_16),
    .I1(n689_11),
    .I2(w_pattern_name_t1[15]),
    .I3(ff_next_vram3_7_8) 
);
defparam n690_s6.INIT=16'h0777;
  LUT2 n690_s7 (
    .F(n690_12),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]) 
);
defparam n690_s7.INIT=4'h8;
  LUT4 n689_s6 (
    .F(n689_11),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n689_12),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n689_s6.INIT=16'h0B00;
  LUT2 n527_s6 (
    .F(n527_11),
    .I0(reg_screen_mode[1]),
    .I1(n527_13) 
);
defparam n527_s6.INIT=4'h4;
  LUT3 n527_s7 (
    .F(n527_12),
    .I0(w_vram_address1_13_7),
    .I1(ff_next_vram5_7_10),
    .I2(ff_phase[0]) 
);
defparam n527_s7.INIT=8'h10;
  LUT4 n140_s6 (
    .F(n140_11),
    .I0(n140_12),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(w_scroll_pos_x[5]) 
);
defparam n140_s6.INIT=16'h8000;
  LUT3 n255_s6 (
    .F(n255_11),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n255_s6.INIT=8'h10;
  LUT3 n1350_s6 (
    .F(n1350_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1350_s6.INIT=8'h53;
  LUT3 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1351_s4.INIT=8'h35;
  LUT3 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1352_s4.INIT=8'h35;
  LUT3 n1353_s4 (
    .F(n1353_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1353_s4.INIT=8'h35;
  LUT2 n1354_s6 (
    .F(n1354_9),
    .I0(ff_next_vram1[6]),
    .I1(ff_next_vram4_7_9) 
);
defparam n1354_s6.INIT=4'h1;
  LUT2 n1362_s5 (
    .F(n1362_8),
    .I0(ff_next_vram1[4]),
    .I1(ff_next_vram4_7_9) 
);
defparam n1362_s5.INIT=4'h1;
  LUT3 n1362_s6 (
    .F(n1362_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1362_s6.INIT=8'h53;
  LUT3 n1363_s5 (
    .F(n1363_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1363_s5.INIT=8'h53;
  LUT3 n1364_s5 (
    .F(n1364_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1364_s5.INIT=8'h53;
  LUT3 n1365_s5 (
    .F(n1365_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1365_s5.INIT=8'h53;
  LUT3 n1366_s4 (
    .F(n1366_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1366_s4.INIT=8'h53;
  LUT3 n1367_s4 (
    .F(n1367_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1367_s4.INIT=8'h53;
  LUT3 n1368_s4 (
    .F(n1368_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1368_s4.INIT=8'h53;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1369_s4.INIT=8'h53;
  LUT3 n1374_s4 (
    .F(n1374_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1374_s4.INIT=8'h53;
  LUT3 n1375_s4 (
    .F(n1375_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1375_s4.INIT=8'h53;
  LUT3 n1376_s4 (
    .F(n1376_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1376_s4.INIT=8'h53;
  LUT3 n1377_s4 (
    .F(n1377_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1377_s4.INIT=8'h53;
  LUT2 n1378_s5 (
    .F(n1378_8),
    .I0(ff_next_vram1[0]),
    .I1(ff_next_vram4_7_9) 
);
defparam n1378_s5.INIT=4'h1;
  LUT3 n1378_s6 (
    .F(n1378_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1378_s6.INIT=8'h53;
  LUT3 n1379_s5 (
    .F(n1379_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1379_s5.INIT=8'h53;
  LUT3 n1380_s5 (
    .F(n1380_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1380_s5.INIT=8'h53;
  LUT3 n1381_s5 (
    .F(n1381_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1381_s5.INIT=8'h53;
  LUT2 n1386_s5 (
    .F(n1386_8),
    .I0(ff_next_vram4_7_9),
    .I1(ff_next_vram5[6]) 
);
defparam n1386_s5.INIT=4'h4;
  LUT2 n1394_s5 (
    .F(n1394_8),
    .I0(ff_next_vram4_7_9),
    .I1(ff_next_vram5[4]) 
);
defparam n1394_s5.INIT=4'h4;
  LUT3 n1394_s6 (
    .F(n1394_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1394_s6.INIT=8'h53;
  LUT3 n1395_s5 (
    .F(n1395_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1395_s5.INIT=8'h53;
  LUT3 n1396_s5 (
    .F(n1396_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1396_s5.INIT=8'h53;
  LUT3 n1397_s5 (
    .F(n1397_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1397_s5.INIT=8'h53;
  LUT2 n1402_s5 (
    .F(n1402_8),
    .I0(ff_next_vram4_7_9),
    .I1(ff_next_vram5[2]) 
);
defparam n1402_s5.INIT=4'h4;
  LUT4 n801_s31 (
    .F(n801_39),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n801_s31.INIT=16'hF4CF;
  LUT3 n801_s32 (
    .F(n801_40),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n801_s32.INIT=8'hCA;
  LUT3 n802_s27 (
    .F(n802_35),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n802_s27.INIT=8'h3A;
  LUT3 n803_s30 (
    .F(n803_38),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n803_s30.INIT=8'hAC;
  LUT3 n804_s27 (
    .F(n804_35),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n804_s27.INIT=8'h3A;
  LUT4 n805_s27 (
    .F(n805_31),
    .I0(n805_33),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n805_s27.INIT=16'h35A3;
  LUT4 n805_s28 (
    .F(n805_32),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n805_s28.INIT=16'h5300;
  LUT4 n806_s26 (
    .F(n806_30),
    .I0(n806_31),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n806_s26.INIT=16'h3553;
  LUT4 n807_s26 (
    .F(n807_30),
    .I0(n807_31),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n807_s26.INIT=16'h3553;
  LUT4 n808_s26 (
    .F(n808_30),
    .I0(n808_31),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n808_s26.INIT=16'h3553;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_next_vram7_3_s6 (
    .F(ff_next_vram7_3_11),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram7_3_s6.INIT=16'h0114;
  LUT4 n705_s9 (
    .F(n705_14),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram3_3_10) 
);
defparam n705_s9.INIT=16'h0410;
  LUT2 n705_s10 (
    .F(n705_15),
    .I0(reg_screen_mode[4]),
    .I1(n705_17) 
);
defparam n705_s10.INIT=4'h4;
  LUT4 n705_s11 (
    .F(n705_16),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n705_s11.INIT=16'h0100;
  LUT3 n704_s8 (
    .F(n704_13),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n704_s8.INIT=8'h10;
  LUT4 n704_s9 (
    .F(n704_14),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n705_16),
    .I2(n704_15),
    .I3(w_sprite_mode2_4) 
);
defparam n704_s9.INIT=16'h0777;
  LUT4 n703_s10 (
    .F(n703_15),
    .I0(reg_screen_mode[4]),
    .I1(w_sprite_mode2_4),
    .I2(ff_next_vram3_7_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n703_s10.INIT=16'h0100;
  LUT3 n702_s9 (
    .F(n702_14),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(ff_pos_x[2]),
    .I2(reg_screen_mode[3]) 
);
defparam n702_s9.INIT=8'h35;
  LUT2 n702_s10 (
    .F(n702_15),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam n702_s10.INIT=4'h1;
  LUT3 n700_s7 (
    .F(n700_12),
    .I0(w_4colors_mode_5),
    .I1(reg_screen_mode[2]),
    .I2(ff_next_vram3_7_8) 
);
defparam n700_s7.INIT=8'h0D;
  LUT2 n695_s9 (
    .F(n695_14),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]) 
);
defparam n695_s9.INIT=4'h8;
  LUT3 n694_s10 (
    .F(n694_15),
    .I0(reg_screen_mode[4]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n705_17) 
);
defparam n694_s10.INIT=8'h40;
  LUT2 n694_s11 (
    .F(n694_16),
    .I0(reg_screen_mode[0]),
    .I1(n694_20) 
);
defparam n694_s11.INIT=4'h1;
  LUT4 n694_s12 (
    .F(n694_17),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(w_sprite_mode2_4),
    .I2(ff_next_vram3_3_10),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n694_s12.INIT=16'hFB00;
  LUT4 n693_s10 (
    .F(n693_15),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_vram_address1_13_7),
    .I3(n702_15) 
);
defparam n693_s10.INIT=16'h8000;
  LUT2 n693_s11 (
    .F(n693_16),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n693_s11.INIT=4'h8;
  LUT2 n692_s10 (
    .F(n692_15),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]) 
);
defparam n692_s10.INIT=4'h8;
  LUT3 n689_s7 (
    .F(n689_12),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n689_s7.INIT=8'h70;
  LUT4 n527_s8 (
    .F(n527_13),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n527_s8.INIT=16'h233F;
  LUT4 n140_s7 (
    .F(n140_12),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam n140_s7.INIT=16'h8000;
  LUT3 n805_s29 (
    .F(n805_33),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n805_s29.INIT=8'h3A;
  LUT3 n806_s27 (
    .F(n806_31),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n806_s27.INIT=8'hCA;
  LUT3 n807_s27 (
    .F(n807_31),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n807_s27.INIT=8'hCA;
  LUT3 n808_s27 (
    .F(n808_31),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n808_s27.INIT=8'hCA;
  LUT4 n705_s12 (
    .F(n705_17),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n705_s12.INIT=16'h0110;
  LUT4 n704_s10 (
    .F(n704_15),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n704_s10.INIT=16'h1400;
  LUT4 n698_s8 (
    .F(n698_13),
    .I0(reg_screen_mode[2]),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(w_pattern_name_t12_pre[7]),
    .I3(reg_screen_mode[3]) 
);
defparam n698_s8.INIT=16'hBB0F;
  LUT4 n696_s8 (
    .F(n696_13),
    .I0(reg_screen_mode[2]),
    .I1(w_pattern_name_t2[9]),
    .I2(w_pattern_name_t1[9]),
    .I3(reg_screen_mode[3]) 
);
defparam n696_s8.INIT=16'hBB0F;
  LUT4 n694_s15 (
    .F(n694_20),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n694_s15.INIT=16'hFC41;
  LUT4 n694_s16 (
    .F(n694_22),
    .I0(w_vram_address1_13_7),
    .I1(n702_15),
    .I2(reg_pattern_name_table_base[10]),
    .I3(w_pixel_pos_y_Z[3]) 
);
defparam n694_s16.INIT=16'h8000;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_10),
    .I0(ff_phase[0]),
    .I1(n801_33),
    .I2(ff_next_vram7_3_10),
    .I3(ff_next_vram7_3_9) 
);
defparam ff_next_vram6_7_s4.INIT=16'hFE00;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n696_s9 (
    .F(n696_15),
    .I0(n696_13),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n696_s9.INIT=16'h0100;
  LUT4 n698_s9 (
    .F(n698_15),
    .I0(n698_13),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n698_s9.INIT=16'h0100;
  LUT4 n140_s8 (
    .F(n140_14),
    .I0(ff_next_vram3_3_10),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n140_s8.INIT=16'h0200;
  LUT3 n702_s11 (
    .F(n702_17),
    .I0(w_vram_address1_13_7),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n702_s11.INIT=8'h02;
  LUT4 ff_next_vram3_3_s7 (
    .F(ff_next_vram3_3_12),
    .I0(w_sprite_mode2_4),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram3_3_s7.INIT=16'hA088;
  LUT4 n177_s4 (
    .F(n177_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9),
    .I2(ff_pos_x[4]),
    .I3(n177_8) 
);
defparam n177_s4.INIT=16'h0770;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9),
    .I2(n178_8),
    .I3(ff_pos_x[3]) 
);
defparam n178_s4.INIT=16'h0770;
  LUT4 n180_s3 (
    .F(n180_9),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_9),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n180_s3.INIT=16'h0770;
  LUT3 n1355_s6 (
    .F(n1355_10),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[2]) 
);
defparam n1355_s6.INIT=8'hB0;
  LUT3 n1354_s7 (
    .F(n1354_11),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[3]) 
);
defparam n1354_s7.INIT=8'hB0;
  LUT4 n990_s13 (
    .F(n990_18),
    .I0(ff_next_vram3_3_10),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(ff_next_vram1[5]) 
);
defparam n990_s13.INIT=16'hFE00;
  LUT4 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_12),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s7.INIT=16'h0054;
  LUT4 n727_s2 (
    .F(n727_6),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_0) 
);
defparam n727_s2.INIT=16'h0100;
  LUT4 n694_s17 (
    .F(n694_24),
    .I0(w_vram_address1_13_7),
    .I1(ff_next_vram3_7_8),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram0_7_7) 
);
defparam n694_s17.INIT=16'hFE00;
  LUT4 n833_s21 (
    .F(n833_28),
    .I0(ff_next_vram3_3_12),
    .I1(w_vram_address1_13_7),
    .I2(ff_next_vram3_7_8),
    .I3(w_4colors_mode_5) 
);
defparam n833_s21.INIT=16'h0001;
  LUT4 n694_s18 (
    .F(n694_26),
    .I0(reg_color_table_base[11]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n694_s18.INIT=16'h2000;
  LUT4 n703_s12 (
    .F(n703_18),
    .I0(n705_16),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n703_s12.INIT=16'h2000;
  LUT4 n701_s8 (
    .F(n701_14),
    .I0(ff_next_vram0[7]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n701_s8.INIT=16'h2000;
  LUT4 n702_s12 (
    .F(n702_19),
    .I0(ff_next_vram0[6]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n702_s12.INIT=16'h2000;
  LUT4 n808_s28 (
    .F(n808_33),
    .I0(n808_30),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n801_39),
    .I3(reg_screen_mode[1]) 
);
defparam n808_s28.INIT=16'h333A;
  LUT4 n807_s28 (
    .F(n807_33),
    .I0(n807_30),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n801_39),
    .I3(reg_screen_mode[1]) 
);
defparam n807_s28.INIT=16'h333A;
  LUT4 n806_s28 (
    .F(n806_33),
    .I0(n806_30),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n801_39),
    .I3(reg_screen_mode[1]) 
);
defparam n806_s28.INIT=16'h333A;
  LUT4 n805_s30 (
    .F(n805_35),
    .I0(n805_31),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n801_39),
    .I3(reg_screen_mode[1]) 
);
defparam n805_s30.INIT=16'h333A;
  LUT4 n689_s8 (
    .F(n689_14),
    .I0(ff_next_vram3_7_8),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n689_s8.INIT=16'h0001;
  LUT4 n693_s12 (
    .F(n693_18),
    .I0(reg_pattern_name_table_base[12]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n693_s12.INIT=16'h0002;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n440_8),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT4 n691_s10 (
    .F(n691_16),
    .I0(n805_29),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(reg_screen_mode[1]),
    .I3(n803_36) 
);
defparam n691_s10.INIT=16'h0700;
  LUT3 n804_s28 (
    .F(n804_37),
    .I0(reg_screen_mode[1]),
    .I1(n803_36),
    .I2(n975_17) 
);
defparam n804_s28.INIT=8'hB0;
  LUT3 n802_s28 (
    .F(n802_37),
    .I0(reg_screen_mode[1]),
    .I1(n803_36),
    .I2(n973_17) 
);
defparam n802_s28.INIT=8'h0B;
  LUT3 n801_s33 (
    .F(n801_42),
    .I0(reg_screen_mode[1]),
    .I1(n803_36),
    .I2(n972_17) 
);
defparam n801_s33.INIT=8'h0B;
  LUT3 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_8),
    .I0(reg_screen_mode[1]),
    .I1(n803_36),
    .I2(ff_next_vram4_7_8) 
);
defparam ff_next_vram4_3_s3.INIT=8'h40;
  LUT4 n1632_s3 (
    .F(n1632_7),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(ff_next_vram5_7_12),
    .I3(w_4colors_mode_5) 
);
defparam n1632_s3.INIT=16'h00BF;
  LUT4 n527_s9 (
    .F(n527_15),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n438_5) 
);
defparam n527_s9.INIT=16'h8000;
  LUT3 n1342_s27 (
    .F(n1342_38),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(ff_pos_x_5_10) 
);
defparam n1342_s27.INIT=8'h80;
  LUT4 n1405_s5 (
    .F(n1405_9),
    .I0(n1405_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1405_s5.INIT=16'hACCC;
  LUT4 n1404_s5 (
    .F(n1404_9),
    .I0(n1404_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1404_s5.INIT=16'hACCC;
  LUT4 n1403_s5 (
    .F(n1403_9),
    .I0(n1355_10),
    .I1(n1403_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1403_s5.INIT=16'hCAAA;
  LUT4 n1402_s6 (
    .F(n1402_10),
    .I0(n1354_11),
    .I1(n1402_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1402_s6.INIT=16'hCAAA;
  LUT4 n1397_s6 (
    .F(n1397_10),
    .I0(n1397_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1397_s6.INIT=16'hACCC;
  LUT4 n1396_s6 (
    .F(n1396_10),
    .I0(n1396_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1396_s6.INIT=16'hACCC;
  LUT4 n1395_s6 (
    .F(n1395_10),
    .I0(n1355_10),
    .I1(n1395_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1395_s6.INIT=16'hCAAA;
  LUT4 n1394_s7 (
    .F(n1394_11),
    .I0(n1354_11),
    .I1(n1394_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1394_s7.INIT=16'hCAAA;
  LUT4 n1389_s5 (
    .F(n1389_9),
    .I0(reg_backdrop_color[0]),
    .I1(n1389_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1389_s5.INIT=16'hCAAA;
  LUT4 n1388_s5 (
    .F(n1388_9),
    .I0(n1388_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1388_s5.INIT=16'hACCC;
  LUT4 n1387_s5 (
    .F(n1387_9),
    .I0(n1355_10),
    .I1(n1387_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1387_s5.INIT=16'hCAAA;
  LUT4 n1386_s6 (
    .F(n1386_10),
    .I0(n1354_11),
    .I1(n1386_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1386_s6.INIT=16'hCAAA;
  LUT4 n1381_s6 (
    .F(n1381_10),
    .I0(n1381_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1381_s6.INIT=16'hACCC;
  LUT4 n1380_s6 (
    .F(n1380_10),
    .I0(n1380_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1380_s6.INIT=16'hACCC;
  LUT4 n1379_s6 (
    .F(n1379_10),
    .I0(n1355_10),
    .I1(n1379_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1379_s6.INIT=16'hCAAA;
  LUT4 n1378_s7 (
    .F(n1378_11),
    .I0(n1354_11),
    .I1(n1378_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1378_s7.INIT=16'hCAAA;
  LUT4 n1365_s6 (
    .F(n1365_10),
    .I0(reg_backdrop_color[0]),
    .I1(n1365_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1365_s6.INIT=16'hCAAA;
  LUT4 n1364_s6 (
    .F(n1364_10),
    .I0(n1364_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1364_s6.INIT=16'hACCC;
  LUT4 n1363_s6 (
    .F(n1363_10),
    .I0(n1355_10),
    .I1(n1363_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1363_s6.INIT=16'hCAAA;
  LUT4 n1362_s7 (
    .F(n1362_11),
    .I0(n1354_11),
    .I1(n1362_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1362_s7.INIT=16'hCAAA;
  LUT4 n1357_s5 (
    .F(n1357_9),
    .I0(n1357_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1357_s5.INIT=16'hACCC;
  LUT4 n1356_s5 (
    .F(n1356_9),
    .I0(n1356_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1356_s5.INIT=16'hACCC;
  LUT4 n1355_s7 (
    .F(n1355_12),
    .I0(n1355_10),
    .I1(n1355_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1355_s7.INIT=16'hCAAA;
  LUT4 n1354_s8 (
    .F(n1354_13),
    .I0(n1354_11),
    .I1(n1354_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1354_s8.INIT=16'hCAAA;
  LUT4 n1373_s4 (
    .F(n1373_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[0]) 
);
defparam n1373_s4.INIT=16'hBF00;
  LUT4 n1372_s4 (
    .F(n1372_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[1]) 
);
defparam n1372_s4.INIT=16'hBF00;
  LUT4 n1371_s4 (
    .F(n1371_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[2]) 
);
defparam n1371_s4.INIT=16'hBF00;
  LUT4 n1370_s5 (
    .F(n1370_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[3]) 
);
defparam n1370_s5.INIT=16'hBF00;
  LUT4 n181_s6 (
    .F(n181_13),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7),
    .I2(ff_pos_x_5_10),
    .I3(ff_pos_x[0]) 
);
defparam n181_s6.INIT=16'h3740;
  LUT3 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=8'hE0;
  LUT4 n691_s11 (
    .F(n691_18),
    .I0(n704_9),
    .I1(n703_18),
    .I2(reg_pattern_generator_table_base[14]),
    .I3(n691_14) 
);
defparam n691_s11.INIT=16'h001F;
  LUT4 n692_s11 (
    .F(n692_17),
    .I0(n704_9),
    .I1(n703_18),
    .I2(reg_pattern_generator_table_base[13]),
    .I3(n692_14) 
);
defparam n692_s11.INIT=16'h001F;
  LUT4 n702_s13 (
    .F(n702_21),
    .I0(w_pos_x[3]),
    .I1(w_vram_address1_13_7),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n702_s13.INIT=16'h0008;
  LUT4 n701_s9 (
    .F(n701_16),
    .I0(w_pos_x[4]),
    .I1(w_vram_address1_13_7),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n701_s9.INIT=16'h0008;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n527_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n689_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s0 (
    .Q(ff_vram_rdata_sel[1]),
    .D(w_screen_mode_vram_address[1]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s0 (
    .Q(ff_vram_rdata_sel[0]),
    .D(w_screen_mode_vram_address[0]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n801_31),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n802_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n803_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n804_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n805_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n806_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n807_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n808_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n988_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n989_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n990_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n991_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n995_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n980_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n981_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n982_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n983_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n987_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n833_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n834_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n835_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n836_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n837_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n838_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n839_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n840_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n996_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n997_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n998_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n999_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n1000_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n1001_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n1002_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n1003_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n972_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n973_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n974_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n975_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n976_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n977_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n978_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n979_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1011_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1012_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1013_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1014_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1015_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1350_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1351_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1352_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1354_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1355_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1356_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1357_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1358_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1359_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1360_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1362_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1363_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1364_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1365_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1373_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1374_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1375_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1376_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1378_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1379_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1380_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1381_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1383_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1384_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1386_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1387_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1388_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1389_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1390_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1391_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1392_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1394_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1395_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1396_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1397_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1399_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1400_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1401_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1402_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1403_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1404_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1405_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1342_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1343_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1344_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1345_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1346_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1347_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1348_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1349_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n176_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n177_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n178_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n180_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n255_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFCE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1664_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1665_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1666_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1667_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n181_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n316_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n312_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n311_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z_12_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(n294_21),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n313_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_2),
    .COUT(n311_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n313_3) 
);
defparam n312_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n1000_s11 (
    .O(n1000_14),
    .I0(n1000_16),
    .I1(n797_4),
    .S0(n1003_17) 
);
  MUX2_LUT5 n1001_s11 (
    .O(n1001_14),
    .I0(n1001_16),
    .I1(n798_4),
    .S0(n1003_17) 
);
  MUX2_LUT5 n1002_s11 (
    .O(n1002_14),
    .I0(n1002_16),
    .I1(n799_4),
    .S0(n1003_17) 
);
  MUX2_LUT5 n1003_s11 (
    .O(n1003_14),
    .I0(n1003_16),
    .I1(n800_4),
    .S0(n1003_17) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  w_screen_v_active,
  reg_display_on,
  ff_screen_h_active,
  reg_sprite_16x16,
  reg_sprite_disable,
  n878_15,
  n140_14,
  reg_212lines_mode,
  n240_6,
  n291_4,
  w_sprite_mode2,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_11_10,
  w_horizontal_offset_l,
  ff_half_count_7,
  ff_half_count_8,
  ff_half_count_9,
  ff_half_count_10,
  ff_half_count_12,
  ff_vram_valid,
  w_selected_en,
  ff_vram_valid_6,
  n438_5,
  n88_8,
  n440_8,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input w_screen_v_active;
input reg_display_on;
input ff_screen_h_active;
input reg_sprite_16x16;
input reg_sprite_disable;
input n878_15;
input n140_14;
input reg_212lines_mode;
input n240_6;
input n291_4;
input w_sprite_mode2;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_11_10;
input [2:0] w_horizontal_offset_l;
input ff_half_count_7;
input ff_half_count_8;
input ff_half_count_9;
input ff_half_count_10;
input ff_half_count_12;
output ff_vram_valid;
output w_selected_en;
output ff_vram_valid_6;
output n438_5;
output n88_8;
output n440_8;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire n438_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n320_7;
wire n319_7;
wire n117_7;
wire n116_7;
wire n88_6;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n317_7;
wire n440_6;
wire ff_select_finish_9;
wire ff_select_finish_10;
wire ff_selected_en_7;
wire ff_selected_en_8;
wire n319_8;
wire n88_7;
wire n78_8;
wire n77_8;
wire ff_select_finish_11;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire ff_select_finish_12;
wire ff_selected_count_3_9;
wire n88_11;
wire n327_11;
wire n322_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT3 n440_s1 (
    .F(n440_4),
    .I0(n440_8),
    .I1(ff_vram_valid_6),
    .I2(n440_6) 
);
defparam n440_s1.INIT=8'h80;
  LUT3 n438_s1 (
    .F(n438_4),
    .I0(ff_vram_valid_6),
    .I1(n440_6),
    .I2(n438_5) 
);
defparam n438_s1.INIT=8'h80;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT3 ff_vram_valid_s2 (
    .F(ff_vram_valid_6),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s2.INIT=8'h80;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(ff_selected_count_3_9),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_select_finish_9),
    .I1(ff_select_finish_10),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(ff_selected_en_8),
    .I2(ff_select_finish_9),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0FF;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n317_7) 
);
defparam n320_s2.INIT=16'h7800;
  LUT3 n319_s2 (
    .F(n319_7),
    .I0(n319_8),
    .I1(w_selected_count[3]),
    .I2(n317_7) 
);
defparam n319_s2.INIT=8'h60;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(n438_5),
    .I3(n440_6) 
);
defparam n88_s1.INIT=16'hE000;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(ff_current_plane_num[0]),
    .I1(n88_8) 
);
defparam n81_s2.INIT=4'h1;
  LUT3 n80_s2 (
    .F(n80_7),
    .I0(n88_8),
    .I1(ff_current_plane_num[1]),
    .I2(ff_current_plane_num[0]) 
);
defparam n80_s2.INIT=8'h14;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n88_8),
    .I3(ff_current_plane_num[2]) 
);
defparam n79_s2.INIT=16'h0708;
  LUT3 n78_s2 (
    .F(n78_7),
    .I0(n88_8),
    .I1(n78_8),
    .I2(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=8'h14;
  LUT3 n77_s2 (
    .F(n77_7),
    .I0(n88_8),
    .I1(n77_8),
    .I2(ff_current_plane_num[4]) 
);
defparam n77_s2.INIT=8'h14;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_15),
    .I2(n140_14) 
);
defparam n317_s2.INIT=8'h01;
  LUT3 n440_s3 (
    .F(n440_6),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]) 
);
defparam n440_s3.INIT=8'h40;
  LUT4 n438_s2 (
    .F(n438_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n438_s2.INIT=16'h0001;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_6) 
);
defparam ff_select_finish_s4.INIT=16'h8000;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(n240_6),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h9000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(ff_selected_en_9),
    .I1(n240_6),
    .I2(n88_7),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s4.INIT=16'h8000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_screen_pos_x_Z_3),
    .I1(n291_4),
    .I2(w_screen_pos_x_Z_2),
    .I3(ff_select_finish_10) 
);
defparam ff_selected_en_s5.INIT=16'h00BF;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n319_s3.INIT=8'h80;
  LUT4 n88_s2 (
    .F(n88_7),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s2.INIT=16'h000B;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(ff_half_count_10),
    .I1(w_screen_pos_x_Z_11_10),
    .I2(n88_11),
    .I3(ff_half_count_9) 
);
defparam n88_s3.INIT=16'h1000;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 n77_s3 (
    .F(n77_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]),
    .I3(ff_current_plane_num[3]) 
);
defparam n77_s3.INIT=16'h8000;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_select_finish_12) 
);
defparam ff_select_finish_s6.INIT=16'h0100;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s6.INIT=16'hF331;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s7.INIT=16'h0100;
  LUT4 ff_select_finish_s7 (
    .F(ff_select_finish_12),
    .I0(ff_y[5]),
    .I1(ff_y[4]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s7.INIT=16'h4000;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_9),
    .I0(w_selected_en),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1),
    .I3(ff_select_finish_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h0200;
  LUT4 n440_s4 (
    .F(n440_8),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n440_s4.INIT=16'h0008;
  LUT3 n88_s5 (
    .F(n88_11),
    .I0(ff_half_count_12),
    .I1(ff_half_count_7),
    .I2(ff_half_count_8) 
);
defparam n88_s5.INIT=8'h14;
  LUT4 n327_s5 (
    .F(n327_11),
    .I0(reg_sprite_disable),
    .I1(n878_15),
    .I2(n140_14),
    .I3(ff_selected_en_8) 
);
defparam n327_s5.INIT=16'h0100;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_15),
    .I3(n140_14) 
);
defparam n322_s3.INIT=16'h0001;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_11),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  slot_reset_n_d,
  reg_display_on,
  w_selected_en,
  n878_15,
  ff_vram_valid_6,
  n438_5,
  reg_sprite_16x16,
  w_screen_v_active,
  ff_screen_h_active,
  n878_16,
  n538_6,
  n294_21,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  ff_half_count_7,
  ff_half_count_12,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_screen_pos_x_Z,
  w_selected_count,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_4,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input slot_reset_n_d;
input reg_display_on;
input w_selected_en;
input n878_15;
input ff_vram_valid_6;
input n438_5;
input reg_sprite_16x16;
input w_screen_v_active;
input ff_screen_h_active;
input n878_16;
input n538_6;
input n294_21;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input ff_half_count_7;
input ff_half_count_12;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [6:4] w_screen_pos_x_Z;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_4;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1424_8;
wire n1473_7;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1427_8;
wire n1426_8;
wire n1425_8;
wire n1280_8;
wire n1279_7;
wire n1245_5;
wire ff_current_plane_2_11;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_current_plane_2_14;
wire ff_active_11;
wire ff_current_plane_2_15;
wire ff_current_plane_2_16;
wire ff_vram_address_16_8;
wire ff_selected_q_31_8;
wire ff_current_plane_2_18;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_init_26 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT4 n1245_s0 (
    .F(n1245_3),
    .I0(ff_half_count_7),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n1245_5) 
);
defparam n1245_s0.INIT=16'h8000;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_11),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_18) 
);
defparam ff_current_plane_2_s5.INIT=16'hACFF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_15),
    .I1(ff_active),
    .I2(ff_active_9),
    .I3(ff_active_10) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_6) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_26 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_27 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT2 n1424_s3 (
    .F(n1424_8),
    .I0(ff_current_plane_2_18),
    .I1(n1424_9) 
);
defparam n1424_s3.INIT=4'h2;
  LUT2 n1473_s2 (
    .F(n1473_7),
    .I0(reg_display_on),
    .I1(ff_active_10) 
);
defparam n1473_s2.INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(ff_active),
    .I2(n438_5) 
);
defparam n1449_s2.INIT=8'h40;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT2 n1427_s3 (
    .F(n1427_8),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane_2_18) 
);
defparam n1427_s3.INIT=4'h4;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_18) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_18) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT3 n1280_s3 (
    .F(n1280_8),
    .I0(ff_state[0]),
    .I1(n1245_3),
    .I2(n878_15) 
);
defparam n1280_s3.INIT=8'h01;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_15),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(ff_state_1_7) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 n1245_s2 (
    .F(n1245_5),
    .I0(ff_half_count_12),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n878_16) 
);
defparam n1245_s2.INIT=16'h8000;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_current_plane_2_14),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s6.INIT=16'h4000;
  LUT2 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_current_plane_2_s7.INIT=4'h8;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_current_plane_2_12),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_current_plane_2_14) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_11),
    .I1(ff_half_count_7),
    .I2(n1245_4),
    .I3(n1245_5) 
);
defparam ff_active_s5.INIT=16'h4000;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h807F;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n438_5) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_14),
    .I0(ff_current_plane_2_15),
    .I1(ff_current_plane_2_16),
    .I2(n1424_9),
    .I3(w_selected_count[3]) 
);
defparam ff_current_plane_2_s9.INIT=16'h0440;
  LUT4 ff_active_s6 (
    .F(ff_active_11),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s6.INIT=16'h0001;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_15),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_current_plane_2_s10.INIT=16'hEB7D;
  LUT4 ff_current_plane_2_s11 (
    .F(ff_current_plane_2_16),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_current_plane_2_s11.INIT=16'h7887;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_18) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active),
    .I3(slot_reset_n_d) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  LUT4 ff_current_plane_2_s12 (
    .F(ff_current_plane_2_18),
    .I0(n1245_4),
    .I1(n878_16),
    .I2(n294_21),
    .I3(ff_active_10) 
);
defparam ff_current_plane_2_s12.INIT=16'h007F;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_25 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_26 ),
    .I(slot_reset_n_d) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  w_screen_pos_x_Z_7_14,
  n1245_4,
  n294_21,
  reg_sprite_magify,
  ff_frame_interrupt_10,
  n943_5,
  reg_sprite_16x16,
  ff_active_d1,
  n240_6,
  n949_5,
  n294_22,
  reg_color0_opaque,
  w_screen_v_active,
  ff_screen_h_active,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_half_count,
  ff_state,
  ff_status_register_pointer_0,
  ff_status_register_pointer_3,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_15,
  n878_16,
  n1142_8,
  n538_6,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input w_screen_pos_x_Z_7_14;
input n1245_4;
input n294_21;
input reg_sprite_magify;
input ff_frame_interrupt_10;
input n943_5;
input reg_sprite_16x16;
input ff_active_d1;
input n240_6;
input n949_5;
input n294_22;
input reg_color0_opaque;
input w_screen_v_active;
input ff_screen_h_active;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [11:7] ff_half_count;
input [1:0] ff_state;
input ff_status_register_pointer_0;
input ff_status_register_pointer_3;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_15;
output n878_16;
output n1142_8;
output n538_6;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n223_4;
wire n239_4;
wire n255_4;
wire n271_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n215_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n279_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire ff_pre_pixel_color_en_8;
wire n1157_7;
wire n1156_7;
wire n1155_7;
wire n1154_7;
wire n1153_7;
wire n1152_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1147_7;
wire n1146_7;
wire n1145_8;
wire n1144_7;
wire n1143_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n1139_7;
wire n891_7;
wire n890_7;
wire n889_7;
wire n1177_7;
wire n1009_4;
wire n1009_5;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1151_8;
wire n1150_8;
wire n1140_8;
wire n889_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire ff_sprite_collision_9;
wire n1009_11;
wire ff_sprite_collision_10;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_12;
wire n538_8;
wire n1009_13;
wire n1041_9;
wire n1042_9;
wire n1043_9;
wire n1044_9;
wire n1045_9;
wire n1238_9;
wire n1239_9;
wire n1240_9;
wire n1241_9;
wire n1242_9;
wire ff_pixel_color_en_10;
wire n892_10;
wire ff_current_plane_3_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 n878_s12 (
    .F(n878_15),
    .I0(n1245_4),
    .I1(n878_16),
    .I2(n294_21) 
);
defparam n878_s12.INIT=8'h80;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_13),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'h0040;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n223_s1.INIT=16'h8000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n287_s1.INIT=16'h4000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s1.INIT=16'h8000;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s1.INIT=16'h4000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s1.INIT=16'h8000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s1.INIT=16'h4000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s1.INIT=16'h8000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s1.INIT=16'h4000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT2 ff_pre_pixel_color_en_s3 (
    .F(ff_pre_pixel_color_en_8),
    .I0(ff_pixel_color_en_10),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s3.INIT=4'hB;
  LUT2 n1157_s2 (
    .F(n1157_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s2.INIT=4'h4;
  LUT2 n1156_s2 (
    .F(n1156_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s2.INIT=4'h4;
  LUT2 n1155_s2 (
    .F(n1155_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s2.INIT=4'h4;
  LUT2 n1154_s2 (
    .F(n1154_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_sprite_collision_7) 
);
defparam n1154_s2.INIT=4'h1;
  LUT3 n1153_s2 (
    .F(n1153_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s2.INIT=8'h14;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s2.INIT=16'h0708;
  LUT3 n1151_s2 (
    .F(n1151_7),
    .I0(ff_sprite_collision_7),
    .I1(n1151_8),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=8'h14;
  LUT3 n1150_s2 (
    .F(n1150_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1150_s2.INIT=8'h14;
  LUT3 n1149_s2 (
    .F(n1149_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1149_s2.INIT=8'h40;
  LUT2 n1147_s2 (
    .F(n1147_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z_4) 
);
defparam n1147_s2.INIT=4'h4;
  LUT2 n1146_s2 (
    .F(n1146_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z_5) 
);
defparam n1146_s2.INIT=4'h4;
  LUT2 n1145_s3 (
    .F(n1145_8),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_sprite_collision_7) 
);
defparam n1145_s3.INIT=4'h1;
  LUT3 n1144_s2 (
    .F(n1144_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z_6),
    .I2(ff_half_count[7]) 
);
defparam n1144_s2.INIT=8'h14;
  LUT4 n1143_s2 (
    .F(n1143_7),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_half_count[7]),
    .I2(ff_sprite_collision_7),
    .I3(ff_half_count[8]) 
);
defparam n1143_s2.INIT=16'h0708;
  LUT3 n1142_s2 (
    .F(n1142_7),
    .I0(ff_sprite_collision_7),
    .I1(ff_half_count[9]),
    .I2(n1142_8) 
);
defparam n1142_s2.INIT=8'h41;
  LUT4 n1141_s2 (
    .F(n1141_7),
    .I0(ff_half_count[9]),
    .I1(n1142_8),
    .I2(ff_sprite_collision_7),
    .I3(ff_half_count[10]) 
);
defparam n1141_s2.INIT=16'h0E01;
  LUT3 n1140_s2 (
    .F(n1140_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z_11_10),
    .I2(n1140_8) 
);
defparam n1140_s2.INIT=8'h14;
  LUT3 n1139_s2 (
    .F(n1139_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z_11_10),
    .I2(n1140_8) 
);
defparam n1139_s2.INIT=8'h40;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n890_s2 (
    .F(n890_7),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n890_s2.INIT=16'h0708;
  LUT3 n889_s2 (
    .F(n889_7),
    .I0(ff_state_1_7),
    .I1(n889_8),
    .I2(ff_current_plane[3]) 
);
defparam n889_s2.INIT=8'h14;
  LUT2 n1177_s2 (
    .F(n1177_7),
    .I0(ff_frame_interrupt_10),
    .I1(n943_5) 
);
defparam n1177_s2.INIT=4'h7;
  LUT4 n878_s13 (
    .F(n878_16),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[9]) 
);
defparam n878_s13.INIT=16'h0100;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(n1009_8),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s1.INIT=16'hFDBF;
  LUT4 n1009_s2 (
    .F(n1009_5),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1009_s2.INIT=16'hF331;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_9),
    .I3(n1009_10) 
);
defparam n1009_s4.INIT=16'h5F30;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n733_s2.INIT=16'h1000;
  LUT4 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer_3),
    .I1(ff_status_register_pointer_0),
    .I2(n943_5),
    .I3(n949_5) 
);
defparam ff_sprite_collision_s4.INIT=16'h4000;
  LUT3 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n240_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_sprite_collision_9) 
);
defparam ff_sprite_collision_s5.INIT=8'h40;
  LUT3 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1151_s3.INIT=8'h80;
  LUT4 n1150_s3 (
    .F(n1150_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1150_s3.INIT=16'h8000;
  LUT3 n1142_s3 (
    .F(n1142_8),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]) 
);
defparam n1142_s3.INIT=8'h80;
  LUT4 n1140_s3 (
    .F(n1140_8),
    .I0(n1142_8),
    .I1(ff_half_count[9]),
    .I2(n294_22),
    .I3(ff_half_count[10]) 
);
defparam n1140_s3.INIT=16'h000E;
  LUT3 n889_s3 (
    .F(n889_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n889_s3.INIT=8'h80;
  LUT4 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[7]),
    .I3(w_offset_x[6]) 
);
defparam n1009_s5.INIT=16'h7F01;
  LUT3 n1009_s6 (
    .F(n1009_9),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s6.INIT=8'h35;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_9),
    .I3(n1009_11) 
);
defparam n1009_s7.INIT=16'h03F5;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[0]),
    .I1(reg_color0_opaque),
    .I2(ff_sprite_collision_10),
    .I3(w_sprite_collision) 
);
defparam ff_sprite_collision_s6.INIT=16'h00EF;
  LUT3 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s8.INIT=8'h35;
  LUT3 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s7.INIT=8'h01;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(ff_frame_interrupt_10),
    .I3(n943_5) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'h0EEE;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_12),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(ff_frame_interrupt_10),
    .I3(n943_5) 
);
defparam ff_sprite_collision_s8.INIT=16'hF444;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_6),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(n923_2),
    .I1(ff_active),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam n1009_s9.INIT=16'h8000;
  LUT4 n1041_s3 (
    .F(n1041_9),
    .I0(n1245_4),
    .I1(n878_16),
    .I2(n294_21),
    .I3(ff_color_en) 
);
defparam n1041_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(n1245_4),
    .I1(n878_16),
    .I2(n294_21),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(n1245_4),
    .I1(n878_16),
    .I2(n294_21),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(n1245_4),
    .I1(n878_16),
    .I2(n294_21),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(n1245_4),
    .I1(n878_16),
    .I2(n294_21),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1238_s3 (
    .F(n1238_9),
    .I0(n1245_4),
    .I1(n878_16),
    .I2(n294_21),
    .I3(ff_pre_pixel_color_en) 
);
defparam n1238_s3.INIT=16'h7F00;
  LUT4 n1239_s3 (
    .F(n1239_9),
    .I0(n1245_4),
    .I1(n878_16),
    .I2(n294_21),
    .I3(ff_pre_pixel_color[3]) 
);
defparam n1239_s3.INIT=16'h7F00;
  LUT4 n1240_s3 (
    .F(n1240_9),
    .I0(n1245_4),
    .I1(n878_16),
    .I2(n294_21),
    .I3(ff_pre_pixel_color[2]) 
);
defparam n1240_s3.INIT=16'h7F00;
  LUT4 n1241_s3 (
    .F(n1241_9),
    .I0(n1245_4),
    .I1(n878_16),
    .I2(n294_21),
    .I3(ff_pre_pixel_color[1]) 
);
defparam n1241_s3.INIT=16'h7F00;
  LUT4 n1242_s3 (
    .F(n1242_9),
    .I0(n1245_4),
    .I1(n878_16),
    .I2(n294_21),
    .I3(ff_pre_pixel_color[0]) 
);
defparam n1242_s3.INIT=16'h7F00;
  LUT4 ff_pixel_color_en_s4 (
    .F(ff_pixel_color_en_10),
    .I0(n1245_4),
    .I1(n878_16),
    .I2(n294_21),
    .I3(n240_6) 
);
defparam ff_pixel_color_en_s4.INIT=16'hFF80;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_8),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_en_s1 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_12),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_pixel_color_en_s1 (
    .Q(ff_pixel_color_en),
    .D(n1238_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pixel_color_3_s1 (
    .Q(ff_pixel_color[3]),
    .D(n1239_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pixel_color_2_s1 (
    .Q(ff_pixel_color[2]),
    .D(n1240_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pixel_color_1_s1 (
    .Q(ff_pixel_color[1]),
    .D(n1241_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pixel_color_0_s1 (
    .Q(ff_pixel_color[0]),
    .D(n1242_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z_12_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  n294_22,
  n7_12,
  reg_sprite_magify,
  w_screen_v_active,
  reg_display_on,
  reg_sprite_16x16,
  reg_sprite_disable,
  n140_14,
  reg_212lines_mode,
  n240_6,
  n291_4,
  ff_state_1_7,
  slot_reset_n_d,
  n294_21,
  w_screen_pos_x_Z_7_14,
  ff_frame_interrupt_10,
  n943_5,
  n949_5,
  reg_color0_opaque,
  reg_screen_mode,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer_0,
  ff_status_register_pointer_3,
  w_sprite_mode2_4,
  ff_screen_h_active_11,
  ff_vram_valid,
  n438_5,
  n88_8,
  n440_8,
  w_ic_vram_valid,
  n1245_4,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_16,
  n1142_8,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n294_22;
input n7_12;
input reg_sprite_magify;
input w_screen_v_active;
input reg_display_on;
input reg_sprite_16x16;
input reg_sprite_disable;
input n140_14;
input reg_212lines_mode;
input n240_6;
input n291_4;
input ff_state_1_7;
input slot_reset_n_d;
input n294_21;
input w_screen_pos_x_Z_7_14;
input ff_frame_interrupt_10;
input n943_5;
input n949_5;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input [12:7] ff_half_count;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input ff_status_register_pointer_0;
input ff_status_register_pointer_3;
output w_sprite_mode2_4;
output ff_screen_h_active_11;
output ff_vram_valid;
output n438_5;
output n88_8;
output n440_8;
output w_ic_vram_valid;
output n1245_4;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_16;
output n1142_8;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_sprite_mode2;
wire ff_screen_h_active_8;
wire n40_7;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_6;
wire ff_active_d1;
wire n878_15;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT3 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(ff_half_count[7]),
    .I1(n1245_4),
    .I2(ff_screen_h_active_11) 
);
defparam ff_screen_h_active_s3.INIT=8'h40;
  LUT4 n40_s2 (
    .F(n40_7),
    .I0(ff_half_count[7]),
    .I1(w_screen_pos_x_Z_12_10),
    .I2(ff_screen_h_active_11),
    .I3(n1245_4) 
);
defparam n40_s2.INIT=16'hEFFF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT4 ff_screen_h_active_s5 (
    .F(ff_screen_h_active_11),
    .I0(ff_half_count[10]),
    .I1(n294_22),
    .I2(ff_half_count[11]),
    .I3(n7_12) 
);
defparam ff_screen_h_active_s5.INIT=16'hE100;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .ff_screen_h_active(ff_screen_h_active),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_15(n878_15),
    .n140_14(n140_14),
    .reg_212lines_mode(reg_212lines_mode),
    .n240_6(n240_6),
    .n291_4(n291_4),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_8(ff_half_count[8]),
    .ff_half_count_9(ff_half_count[9]),
    .ff_half_count_10(ff_half_count[10]),
    .ff_half_count_12(ff_half_count[12]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_6(ff_vram_valid_6),
    .n438_5(n438_5),
    .n88_8(n88_8),
    .n440_8(n440_8),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .n878_15(n878_15),
    .ff_vram_valid_6(ff_vram_valid_6),
    .n438_5(n438_5),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n878_16(n878_16),
    .n538_6(n538_6),
    .n294_21(n294_21),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_12(ff_half_count[12]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_screen_pos_x_Z({w_screen_pos_x_Z_6,w_screen_pos_x_Z_5,w_screen_pos_x_Z_4}),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_4(n1245_4),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n1245_4(n1245_4),
    .n294_21(n294_21),
    .reg_sprite_magify(reg_sprite_magify),
    .ff_frame_interrupt_10(ff_frame_interrupt_10),
    .n943_5(n943_5),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_active_d1(ff_active_d1),
    .n240_6(n240_6),
    .n949_5(n949_5),
    .n294_22(n294_22),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_half_count(ff_half_count[11:7]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer_0(ff_status_register_pointer_0),
    .ff_status_register_pointer_3(ff_status_register_pointer_3),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_15(n878_15),
    .n878_16(n878_16),
    .n1142_8(n1142_8),
    .n538_6(n538_6),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  ff_line_interrupt_12,
  reg_50hz_mode,
  n62_8,
  ff_v_en_9,
  reg_interlace_mode,
  w_vram_address1_13_7,
  reg_left_mask,
  w_4colors_mode_5,
  n1038_16,
  n1050_17,
  n291_4,
  w_vram_address1_12_8,
  w_4colors_mode,
  reg_scroll_planes,
  reg_display_on,
  n7_12,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n240_6,
  slot_reset_n_d,
  ff_frame_interrupt_10,
  n943_5,
  n949_5,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_backdrop_color,
  reg_screen_mode,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer_0,
  ff_status_register_pointer_3,
  w_sdram_refresh,
  w_h_count_end,
  n294_21,
  w_h_count_end_13,
  w_h_count_end_14,
  n294_22,
  w_screen_pos_x_Z_7_14,
  w_screen_mode_vram_valid,
  n1350_5,
  n801_33,
  n255_11,
  n801_39,
  n140_14,
  n1632_7,
  w_sprite_mode2_4,
  ff_screen_h_active_11,
  ff_vram_valid,
  n438_5,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_12_10,
  w_v_count,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  w_screen_pos_y_Z,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input ff_line_interrupt_12;
input reg_50hz_mode;
input n62_8;
input ff_v_en_9;
input reg_interlace_mode;
input w_vram_address1_13_7;
input reg_left_mask;
input w_4colors_mode_5;
input n1038_16;
input n1050_17;
input n291_4;
input w_vram_address1_12_8;
input w_4colors_mode;
input reg_scroll_planes;
input reg_display_on;
input n7_12;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n240_6;
input slot_reset_n_d;
input ff_frame_interrupt_10;
input n943_5;
input n949_5;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [7:0] reg_backdrop_color;
input [4:0] reg_screen_mode;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input ff_status_register_pointer_0;
input ff_status_register_pointer_3;
output w_sdram_refresh;
output w_h_count_end;
output n294_21;
output w_h_count_end_13;
output w_h_count_end_14;
output n294_22;
output w_screen_pos_x_Z_7_14;
output w_screen_mode_vram_valid;
output n1350_5;
output n801_33;
output n255_11;
output n801_39;
output n140_14;
output n1632_7;
output w_sprite_mode2_4;
output ff_screen_h_active_11;
output ff_vram_valid;
output n438_5;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output [11:0] w_h_count;
output [12:7] ff_half_count;
output w_screen_pos_x_Z_0;
output w_screen_pos_x_Z_1;
output w_screen_pos_x_Z_2;
output w_screen_pos_x_Z_3;
output w_screen_pos_x_Z_4;
output w_screen_pos_x_Z_5;
output w_screen_pos_x_Z_6;
output w_screen_pos_x_Z_8_10;
output w_screen_pos_x_Z_9_8;
output w_screen_pos_x_Z_10_12;
output w_screen_pos_x_Z_12_10;
output [9:0] w_v_count;
output w_screen_pos_y_0_1;
output w_screen_pos_y_1_1;
output w_screen_pos_y_2_1;
output w_screen_pos_y_8_1;
output w_screen_pos_y_9_1;
output [7:3] w_screen_pos_y_Z;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_field;
wire ff_state_1_7;
wire n1632_5;
wire n88_8;
wire n440_8;
wire n1245_4;
wire n878_16;
wire n1142_8;
wire [2:0] w_horizontal_offset_l;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [11:11] w_screen_pos_x_Z_7;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n1632_5(n1632_5),
    .ff_state_1_7(ff_state_1_7),
    .n1245_4(n1245_4),
    .n1142_8(n1142_8),
    .ff_line_interrupt_12(ff_line_interrupt_12),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_8(n62_8),
    .ff_v_en_9(ff_v_en_9),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .n294_21(n294_21),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n294_22(n294_22),
    .ff_field(ff_field),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:7]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_7[11]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_v_count(w_v_count[9:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_screen_pos_y_0_1(w_screen_pos_y_0_1),
    .w_screen_pos_y_1_1(w_screen_pos_y_1_1),
    .w_screen_pos_y_2_1(w_screen_pos_y_2_1),
    .w_screen_pos_y_8_1(w_screen_pos_y_8_1),
    .w_screen_pos_y_9_1(w_screen_pos_y_9_1),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n294_21(n294_21),
    .w_vram_address1_13_7(w_vram_address1_13_7),
    .n438_5(n438_5),
    .n878_16(n878_16),
    .w_screen_v_active(w_screen_v_active),
    .reg_left_mask(reg_left_mask),
    .n88_8(n88_8),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n440_8(n440_8),
    .n1038_16(n1038_16),
    .n1050_17(n1050_17),
    .n291_4(n291_4),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_vram_address1_12_8(w_vram_address1_12_8),
    .w_4colors_mode(w_4colors_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_display_on(reg_display_on),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_7[11]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .ff_half_count(ff_half_count[7]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_state_1_7(ff_state_1_7),
    .n1350_5(n1350_5),
    .n1632_5(n1632_5),
    .n801_33(n801_33),
    .n255_11(n255_11),
    .n801_39(n801_39),
    .n140_14(n140_14),
    .n1632_7(n1632_7),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n294_22(n294_22),
    .n7_12(n7_12),
    .reg_sprite_magify(reg_sprite_magify),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n140_14(n140_14),
    .reg_212lines_mode(reg_212lines_mode),
    .n240_6(n240_6),
    .n291_4(n291_4),
    .ff_state_1_7(ff_state_1_7),
    .slot_reset_n_d(slot_reset_n_d),
    .n294_21(n294_21),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .ff_frame_interrupt_10(ff_frame_interrupt_10),
    .n943_5(n943_5),
    .n949_5(n949_5),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_half_count(ff_half_count[12:7]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_7[11]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer_0(ff_status_register_pointer_0),
    .ff_status_register_pointer_3(ff_status_register_pointer_3),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_screen_h_active_11(ff_screen_h_active_11),
    .ff_vram_valid(ff_vram_valid),
    .n438_5(n438_5),
    .n88_8(n88_8),
    .n440_8(n440_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_4(n1245_4),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_16(n878_16),
    .n1142_8(n1142_8),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_cache_vram_write,
  ff_start,
  ff_cache_flush_start,
  w_command_vram_rdata_en,
  ff_cache_vram_valid,
  n1477_4,
  w_cpu_vram_valid,
  n558_3,
  n1477_6,
  w_sdram_refresh,
  ff_vram_refresh,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  ff_busy,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_cache_vram_write;
input ff_start;
input ff_cache_flush_start;
input w_command_vram_rdata_en;
input ff_cache_vram_valid;
input n1477_4;
input w_cpu_vram_valid;
input n558_3;
input n1477_6;
input w_sdram_refresh;
input ff_vram_refresh;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output ff_busy;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n374_13;
wire n374_14;
wire n375_12;
wire n375_13;
wire n376_12;
wire n376_13;
wire n377_12;
wire n377_13;
wire n378_12;
wire n378_13;
wire n379_12;
wire n379_13;
wire n380_12;
wire n380_13;
wire n381_12;
wire n381_13;
wire n382_12;
wire n382_13;
wire n383_12;
wire n383_13;
wire n384_12;
wire n384_13;
wire n385_12;
wire n385_13;
wire n386_12;
wire n386_13;
wire n387_12;
wire n387_13;
wire n388_12;
wire n388_13;
wire n421_12;
wire n421_13;
wire n422_12;
wire n422_13;
wire n423_12;
wire n423_13;
wire n424_12;
wire n424_13;
wire n448_6;
wire n448_7;
wire n451_6;
wire n451_7;
wire n452_6;
wire n452_7;
wire n453_6;
wire n453_7;
wire n454_6;
wire n454_7;
wire n455_6;
wire n455_7;
wire n456_6;
wire n456_7;
wire n457_6;
wire n457_7;
wire n458_6;
wire n458_7;
wire n491_6;
wire n491_7;
wire n494_6;
wire n494_7;
wire n495_6;
wire n495_7;
wire n496_6;
wire n496_7;
wire n497_6;
wire n497_7;
wire n498_6;
wire n498_7;
wire n499_6;
wire n499_7;
wire n500_6;
wire n500_7;
wire n501_6;
wire n501_7;
wire n534_6;
wire n534_7;
wire n537_6;
wire n537_7;
wire n538_6;
wire n538_7;
wire n539_6;
wire n539_7;
wire n540_6;
wire n540_7;
wire n541_6;
wire n541_7;
wire n542_6;
wire n542_7;
wire n543_6;
wire n543_7;
wire n544_6;
wire n544_7;
wire n577_6;
wire n577_7;
wire n580_6;
wire n580_7;
wire n581_6;
wire n581_7;
wire n582_6;
wire n582_7;
wire n583_6;
wire n583_7;
wire n584_6;
wire n584_7;
wire n585_6;
wire n585_7;
wire n586_6;
wire n586_7;
wire n587_6;
wire n587_7;
wire n4766_6;
wire n4766_7;
wire n4767_6;
wire n4767_7;
wire n4768_6;
wire n4768_7;
wire n4769_6;
wire n4769_7;
wire n4770_6;
wire n4770_7;
wire n4771_6;
wire n4771_7;
wire n4772_6;
wire n4772_7;
wire n4773_6;
wire n4773_7;
wire w_cache2_hit;
wire n132_3;
wire n4158_10;
wire n4159_9;
wire n4160_9;
wire n4161_9;
wire n4162_9;
wire n4163_9;
wire n4164_9;
wire n4165_9;
wire n4166_9;
wire n4167_9;
wire n4168_9;
wire n4169_9;
wire n4170_9;
wire n4171_9;
wire n4172_9;
wire n5070_5;
wire n5071_4;
wire n5072_4;
wire n5073_4;
wire n5074_4;
wire n5075_4;
wire n5076_4;
wire n5077_4;
wire n5078_4;
wire n5079_4;
wire n5080_4;
wire n5081_4;
wire n5082_4;
wire n5083_4;
wire n5084_4;
wire n5142_5;
wire n5143_4;
wire n5144_4;
wire n5145_4;
wire n5146_4;
wire n5147_4;
wire n5148_4;
wire n5149_4;
wire n5150_5;
wire n5151_4;
wire n5152_4;
wire n5153_4;
wire n5154_4;
wire n5155_4;
wire n5156_4;
wire n5157_4;
wire n5158_5;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_4;
wire n5165_4;
wire n5166_5;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_4;
wire n5173_4;
wire n5852_5;
wire n5853_5;
wire n5854_5;
wire n5855_5;
wire n5856_5;
wire n5857_5;
wire n5858_5;
wire n5859_5;
wire n5860_5;
wire n5861_5;
wire n5862_5;
wire n5863_5;
wire n5864_5;
wire n5865_5;
wire n5866_5;
wire n5867_5;
wire n5868_5;
wire n5869_5;
wire n5870_5;
wire n5871_5;
wire n5872_5;
wire n5873_5;
wire n5874_5;
wire n5875_5;
wire n5876_5;
wire n5877_5;
wire n5878_5;
wire n5879_5;
wire n5880_5;
wire n5881_5;
wire n5882_5;
wire n5883_5;
wire n128_7;
wire n129_7;
wire n130_7;
wire n131_7;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire n6680_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_vram_wdata_31_8;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire ff_vram_valid_10;
wire ff_vram_address_16_15;
wire n6397_8;
wire n6395_10;
wire n5009_8;
wire n6683_9;
wire n6681_14;
wire n6680_9;
wire n6679_10;
wire n5270_7;
wire n1505_10;
wire n1504_10;
wire n1503_10;
wire n1502_10;
wire n5623_9;
wire n5621_9;
wire n5001_8;
wire n5002_7;
wire n5003_7;
wire n5004_7;
wire n5005_7;
wire n5006_7;
wire n5007_7;
wire n5008_7;
wire n1336_4;
wire n4158_11;
wire n5852_6;
wire n5852_8;
wire n5852_9;
wire n5853_6;
wire n5853_7;
wire n5853_8;
wire n5854_6;
wire n5854_7;
wire n5855_6;
wire n5855_7;
wire n5856_7;
wire n5856_8;
wire n5857_6;
wire n5857_8;
wire n5857_9;
wire n5858_6;
wire n5858_7;
wire n5858_8;
wire n5859_6;
wire n5859_7;
wire n5859_8;
wire n5860_6;
wire n5860_7;
wire n5860_8;
wire n5861_6;
wire n5861_7;
wire n5862_6;
wire n5862_7;
wire n5862_8;
wire n5863_6;
wire n5863_7;
wire n5863_8;
wire n5864_6;
wire n5864_7;
wire n5864_8;
wire n5865_6;
wire n5865_7;
wire n5866_6;
wire n5866_7;
wire n5867_6;
wire n5867_7;
wire n5867_8;
wire n5868_6;
wire n5868_7;
wire n5869_6;
wire n5869_7;
wire n5869_8;
wire n5870_6;
wire n5870_7;
wire n5871_6;
wire n5871_7;
wire n5872_6;
wire n5872_7;
wire n5872_8;
wire n5873_6;
wire n5873_7;
wire n5874_6;
wire n5874_7;
wire n5875_6;
wire n5875_7;
wire n5876_6;
wire n5876_7;
wire n5877_6;
wire n5877_7;
wire n5878_6;
wire n5878_7;
wire n5879_6;
wire n5879_7;
wire n5880_6;
wire n5880_7;
wire n5881_6;
wire n5881_7;
wire n5881_8;
wire n5882_6;
wire n5882_7;
wire n5883_6;
wire n5883_7;
wire n128_8;
wire n128_9;
wire n129_8;
wire n129_9;
wire n130_8;
wire n130_9;
wire n131_8;
wire n131_9;
wire ff_cache0_already_read_10;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_10;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_8;
wire ff_flush_state_2_9;
wire n6679_11;
wire n6679_12;
wire ff_cache0_address_15_11;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_12;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_11;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_11;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_11;
wire ff_cache0_data_7_12;
wire ff_cache1_address_16_11;
wire ff_cache1_data_31_12;
wire ff_cache2_address_16_11;
wire ff_cache2_address_16_12;
wire ff_cache2_data_31_12;
wire ff_cache3_address_16_11;
wire ff_cache3_address_16_13;
wire ff_vram_wdata_31_9;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_11;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache1_data_en_11;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_busy_9;
wire ff_busy_10;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_13;
wire ff_cache0_data_mask_3_11;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_3_16;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_vram_valid_11;
wire ff_vram_valid_12;
wire ff_vram_address_16_16;
wire ff_vram_address_16_17;
wire n6397_9;
wire n6395_11;
wire n6681_16;
wire n6679_14;
wire n1505_12;
wire n1504_11;
wire n1503_11;
wire n1502_11;
wire n5614_9;
wire ff_flush_state_1_10;
wire n370_38;
wire n4158_12;
wire n4158_13;
wire n5852_11;
wire n5852_12;
wire n5852_13;
wire n5852_15;
wire n5853_10;
wire n5853_11;
wire n5853_12;
wire n5853_13;
wire n5854_8;
wire n5854_9;
wire n5854_10;
wire n5854_11;
wire n5854_12;
wire n5855_8;
wire n5855_9;
wire n5855_10;
wire n5855_11;
wire n5855_12;
wire n5856_9;
wire n5856_10;
wire n5856_11;
wire n5856_12;
wire n5856_13;
wire n5856_14;
wire n5857_11;
wire n5857_12;
wire n5857_13;
wire n5857_14;
wire n5857_15;
wire n5858_10;
wire n5858_11;
wire n5858_12;
wire n5858_13;
wire n5859_9;
wire n5859_10;
wire n5859_11;
wire n5859_12;
wire n5859_13;
wire n5860_9;
wire n5860_11;
wire n5860_12;
wire n5860_13;
wire n5861_8;
wire n5861_9;
wire n5861_10;
wire n5861_11;
wire n5861_12;
wire n5862_11;
wire n5862_12;
wire n5863_9;
wire n5863_11;
wire n5863_12;
wire n5863_13;
wire n5864_9;
wire n5864_11;
wire n5864_12;
wire n5864_13;
wire n5865_8;
wire n5865_9;
wire n5865_10;
wire n5865_11;
wire n5865_12;
wire n5866_8;
wire n5866_9;
wire n5866_10;
wire n5866_11;
wire n5866_12;
wire n5867_9;
wire n5867_11;
wire n5867_12;
wire n5867_13;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_11;
wire n5868_12;
wire n5869_10;
wire n5869_11;
wire n5869_12;
wire n5869_13;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5870_12;
wire n5870_13;
wire n5870_14;
wire n5871_8;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5871_12;
wire n5871_13;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5872_12;
wire n5872_13;
wire n5872_14;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5873_12;
wire n5873_13;
wire n5874_8;
wire n5874_9;
wire n5874_10;
wire n5874_11;
wire n5874_12;
wire n5875_8;
wire n5875_9;
wire n5875_10;
wire n5875_11;
wire n5875_12;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5876_11;
wire n5876_12;
wire n5877_8;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5877_12;
wire n5877_13;
wire n5878_9;
wire n5878_10;
wire n5878_11;
wire n5878_12;
wire n5878_13;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5879_12;
wire n5880_8;
wire n5880_9;
wire n5880_10;
wire n5880_11;
wire n5880_12;
wire n5881_9;
wire n5881_10;
wire n5881_11;
wire n5881_12;
wire n5881_13;
wire n5881_14;
wire n5882_8;
wire n5882_9;
wire n5882_10;
wire n5882_11;
wire n5882_12;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5883_12;
wire ff_cache0_already_read_12;
wire ff_cache1_already_read_12;
wire ff_cache1_already_read_13;
wire ff_cache2_already_read_11;
wire ff_cache2_already_read_12;
wire ff_cache3_already_read_12;
wire ff_cache_vram_rdata_en_10;
wire n6679_15;
wire ff_cache0_address_15_13;
wire ff_cache1_address_16_12;
wire ff_cache1_address_16_13;
wire ff_cache2_address_16_14;
wire ff_cache2_address_16_15;
wire ff_cache3_address_16_14;
wire ff_cache3_address_16_15;
wire ff_cache3_data_31_14;
wire ff_vram_wdata_31_10;
wire ff_cache0_data_en_12;
wire ff_cache2_data_en_11;
wire ff_cache3_data_en_10;
wire ff_cache0_data_mask_2_14;
wire ff_cache0_data_mask_2_15;
wire ff_cache3_data_mask_3_15;
wire ff_vram_valid_13;
wire ff_vram_valid_14;
wire ff_vram_valid_15;
wire ff_vram_valid_16;
wire n6681_17;
wire n6681_18;
wire n6681_19;
wire n1505_14;
wire n1505_15;
wire n5852_16;
wire n5852_17;
wire n5853_14;
wire n5854_13;
wire n5854_14;
wire n5855_13;
wire n5855_14;
wire n5855_15;
wire n5855_16;
wire n5856_15;
wire n5856_16;
wire n5856_17;
wire n5856_18;
wire n5857_16;
wire n5858_14;
wire n5859_14;
wire n5859_15;
wire n5859_16;
wire n5859_17;
wire n5860_14;
wire n5861_13;
wire n5861_14;
wire n5862_13;
wire n5862_14;
wire n5863_14;
wire n5864_14;
wire n5865_13;
wire n5865_14;
wire n5866_13;
wire n5866_14;
wire n5867_14;
wire n5868_13;
wire n5868_14;
wire n5869_14;
wire n5870_15;
wire n5870_16;
wire n5870_17;
wire n5870_18;
wire n5871_14;
wire n5871_15;
wire n5871_16;
wire n5873_14;
wire n5873_15;
wire n5874_13;
wire n5874_14;
wire n5875_13;
wire n5875_14;
wire n5875_15;
wire n5875_16;
wire n5876_13;
wire n5876_14;
wire n5877_14;
wire n5877_15;
wire n5877_16;
wire n5878_14;
wire n5878_15;
wire n5878_16;
wire n5879_13;
wire n5879_14;
wire n5880_13;
wire n5880_14;
wire n5882_13;
wire n5882_14;
wire n5883_13;
wire n5883_14;
wire ff_cache_vram_rdata_en_12;
wire ff_cache_vram_rdata_en_13;
wire ff_cache_vram_rdata_en_14;
wire ff_vram_valid_17;
wire ff_vram_valid_19;
wire n5877_17;
wire ff_cache_vram_rdata_en_17;
wire n5884_14;
wire n5885_14;
wire n5886_14;
wire n5887_14;
wire n5878_18;
wire n370_40;
wire ff_vram_valid_21;
wire ff_cache1_already_read_15;
wire ff_cache3_already_read_14;
wire ff_cache0_address_15_16;
wire ff_cache0_already_read_15;
wire ff_flush_state_1_12;
wire ff_cache_vram_rdata_en_19;
wire ff_flush_state_2_11;
wire ff_cache2_address_16_17;
wire ff_cache2_already_read_14;
wire n6681_21;
wire ff_cache3_data_31_16;
wire ff_cache3_address_16_18;
wire ff_cache2_data_mask_1_14;
wire ff_cache3_data_15_13;
wire ff_cache2_data_15_13;
wire ff_cache1_data_15_13;
wire n5613_10;
wire n5618_11;
wire n5628_10;
wire ff_cache2_data_mask_2_14;
wire ff_cache3_data_23_13;
wire ff_cache2_data_23_13;
wire ff_cache1_data_23_13;
wire n5612_10;
wire n5617_11;
wire n5622_11;
wire n5627_10;
wire ff_cache2_data_mask_3_19;
wire ff_cache3_data_31_18;
wire ff_cache2_data_31_15;
wire ff_cache1_data_31_16;
wire n5611_10;
wire n5616_11;
wire n5626_10;
wire ff_cache2_data_mask_0_14;
wire ff_cache3_data_7_13;
wire ff_cache2_data_7_13;
wire ff_cache1_data_7_13;
wire n5614_11;
wire n5619_11;
wire n5624_11;
wire n5629_10;
wire n1505_17;
wire n5862_16;
wire n5858_16;
wire n5857_18;
wire ff_cache2_data_31_17;
wire ff_cache3_data_mask_3_17;
wire ff_cache_vram_rdata_en_21;
wire ff_cache1_data_31_18;
wire n1505_19;
wire n6680_13;
wire n5008_10;
wire ff_cache0_already_read_17;
wire n5869_16;
wire n5867_16;
wire n5864_16;
wire n5863_16;
wire n5862_18;
wire n5860_16;
wire n5853_16;
wire n5852_19;
wire ff_cache2_data_mask_3_21;
wire ff_cache3_address_16_20;
wire ff_cache3_data_31_20;
wire n6679_19;
wire ff_cache2_data_mask_3_23;
wire ff_cache1_data_31_20;
wire ff_cache0_already_read_19;
wire n1343_5;
wire n1342_5;
wire n1341_5;
wire n1340_5;
wire n1339_5;
wire n1338_5;
wire n1337_5;
wire n1336_6;
wire ff_cache1_data_mask_3_19;
wire ff_cache3_data_mask_3_19;
wire n5623_12;
wire ff_cache0_data_en_14;
wire n5857_20;
wire n5851_19;
wire n6678_12;
wire n5855_19;
wire n5854_17;
wire n5852_21;
wire n5856_20;
wire n5852_23;
wire n5851_21;
wire n5850_19;
wire n5849_19;
wire n5848_19;
wire n5847_19;
wire n5846_19;
wire n5845_19;
wire n5844_19;
wire n5843_19;
wire n5842_19;
wire n5841_19;
wire n5840_19;
wire n5839_19;
wire n5838_19;
wire n5837_20;
wire n5836_18;
wire ff_cache1_data_en_14;
wire n6680_15;
wire ff_cache_vram_rdata_en_23;
wire ff_cache1_already_read_17;
wire n5870_20;
wire ff_cache0_address_15_18;
wire ff_cache_vram_rdata_en_25;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n374_16;
wire n375_15;
wire n376_15;
wire n377_15;
wire n378_15;
wire n379_15;
wire n380_15;
wire n381_15;
wire n382_15;
wire n383_15;
wire n384_15;
wire n385_15;
wire n386_15;
wire n387_15;
wire n388_15;
wire n421_15;
wire n422_15;
wire n423_15;
wire n424_15;
wire n448_9;
wire n451_9;
wire n452_9;
wire n453_9;
wire n454_9;
wire n455_9;
wire n456_9;
wire n457_9;
wire n458_9;
wire n491_9;
wire n494_9;
wire n495_9;
wire n496_9;
wire n497_9;
wire n498_9;
wire n499_9;
wire n500_9;
wire n501_9;
wire n534_9;
wire n537_9;
wire n538_9;
wire n539_9;
wire n540_9;
wire n541_9;
wire n542_9;
wire n543_9;
wire n544_9;
wire n577_9;
wire n580_9;
wire n581_9;
wire n582_9;
wire n583_9;
wire n584_9;
wire n585_9;
wire n586_9;
wire n587_9;
wire n4766_9;
wire n4767_9;
wire n4768_9;
wire n4769_9;
wire n4770_9;
wire n4771_9;
wire n4772_9;
wire n4773_9;
wire n1196_3;
wire n1197_3;
wire n1198_3;
wire n1199_3;
wire n1200_3;
wire n1201_3;
wire n1202_3;
wire n1203_3;
wire n4175_8;
wire n4176_8;
wire n4177_8;
wire n4178_8;
wire n5607_12;
wire n5608_12;
wire n5609_12;
wire n5610_12;
wire n5001_6;
wire n5002_5;
wire n5003_5;
wire n5004_5;
wire n5005_5;
wire n5006_5;
wire n5007_5;
wire n5008_5;
wire n5837_14;
wire n5838_14;
wire n5839_14;
wire n5840_14;
wire n5841_14;
wire n5842_14;
wire n5843_14;
wire n5844_14;
wire n5845_14;
wire n5846_14;
wire n5847_14;
wire n5848_14;
wire n5849_14;
wire n5850_14;
wire n5851_14;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s3 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s3.INIT=8'hCA;
  LUT3 n114_s4 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s4.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n374_s13 (
    .F(n374_13),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache2_address[16]),
    .I2(ff_flush_state[0]) 
);
defparam n374_s13.INIT=8'hCA;
  LUT3 n374_s14 (
    .F(n374_14),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache0_address[16]),
    .I2(ff_flush_state[0]) 
);
defparam n374_s14.INIT=8'hCA;
  LUT3 n375_s12 (
    .F(n375_12),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache2_address[15]),
    .I2(ff_flush_state[0]) 
);
defparam n375_s12.INIT=8'hCA;
  LUT3 n375_s13 (
    .F(n375_13),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache0_address[15]),
    .I2(ff_flush_state[0]) 
);
defparam n375_s13.INIT=8'hCA;
  LUT3 n376_s12 (
    .F(n376_12),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache2_address[14]),
    .I2(ff_flush_state[0]) 
);
defparam n376_s12.INIT=8'hCA;
  LUT3 n376_s13 (
    .F(n376_13),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache0_address[14]),
    .I2(ff_flush_state[0]) 
);
defparam n376_s13.INIT=8'hCA;
  LUT3 n377_s12 (
    .F(n377_12),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache2_address[13]),
    .I2(ff_flush_state[0]) 
);
defparam n377_s12.INIT=8'hCA;
  LUT3 n377_s13 (
    .F(n377_13),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache0_address[13]),
    .I2(ff_flush_state[0]) 
);
defparam n377_s13.INIT=8'hCA;
  LUT3 n378_s12 (
    .F(n378_12),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache2_address[12]),
    .I2(ff_flush_state[0]) 
);
defparam n378_s12.INIT=8'hCA;
  LUT3 n378_s13 (
    .F(n378_13),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache0_address[12]),
    .I2(ff_flush_state[0]) 
);
defparam n378_s13.INIT=8'hCA;
  LUT3 n379_s12 (
    .F(n379_12),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache2_address[11]),
    .I2(ff_flush_state[0]) 
);
defparam n379_s12.INIT=8'hCA;
  LUT3 n379_s13 (
    .F(n379_13),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache0_address[11]),
    .I2(ff_flush_state[0]) 
);
defparam n379_s13.INIT=8'hCA;
  LUT3 n380_s12 (
    .F(n380_12),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache2_address[10]),
    .I2(ff_flush_state[0]) 
);
defparam n380_s12.INIT=8'hCA;
  LUT3 n380_s13 (
    .F(n380_13),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache0_address[10]),
    .I2(ff_flush_state[0]) 
);
defparam n380_s13.INIT=8'hCA;
  LUT3 n381_s12 (
    .F(n381_12),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache2_address[9]),
    .I2(ff_flush_state[0]) 
);
defparam n381_s12.INIT=8'hCA;
  LUT3 n381_s13 (
    .F(n381_13),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache0_address[9]),
    .I2(ff_flush_state[0]) 
);
defparam n381_s13.INIT=8'hCA;
  LUT3 n382_s12 (
    .F(n382_12),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache2_address[8]),
    .I2(ff_flush_state[0]) 
);
defparam n382_s12.INIT=8'hCA;
  LUT3 n382_s13 (
    .F(n382_13),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache0_address[8]),
    .I2(ff_flush_state[0]) 
);
defparam n382_s13.INIT=8'hCA;
  LUT3 n383_s12 (
    .F(n383_12),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache2_address[7]),
    .I2(ff_flush_state[0]) 
);
defparam n383_s12.INIT=8'hCA;
  LUT3 n383_s13 (
    .F(n383_13),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache0_address[7]),
    .I2(ff_flush_state[0]) 
);
defparam n383_s13.INIT=8'hCA;
  LUT3 n384_s12 (
    .F(n384_12),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache2_address[6]),
    .I2(ff_flush_state[0]) 
);
defparam n384_s12.INIT=8'hCA;
  LUT3 n384_s13 (
    .F(n384_13),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache0_address[6]),
    .I2(ff_flush_state[0]) 
);
defparam n384_s13.INIT=8'hCA;
  LUT3 n385_s12 (
    .F(n385_12),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache2_address[5]),
    .I2(ff_flush_state[0]) 
);
defparam n385_s12.INIT=8'hCA;
  LUT3 n385_s13 (
    .F(n385_13),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache0_address[5]),
    .I2(ff_flush_state[0]) 
);
defparam n385_s13.INIT=8'hCA;
  LUT3 n386_s12 (
    .F(n386_12),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache2_address[4]),
    .I2(ff_flush_state[0]) 
);
defparam n386_s12.INIT=8'hCA;
  LUT3 n386_s13 (
    .F(n386_13),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache0_address[4]),
    .I2(ff_flush_state[0]) 
);
defparam n386_s13.INIT=8'hCA;
  LUT3 n387_s12 (
    .F(n387_12),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache2_address[3]),
    .I2(ff_flush_state[0]) 
);
defparam n387_s12.INIT=8'hCA;
  LUT3 n387_s13 (
    .F(n387_13),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache0_address[3]),
    .I2(ff_flush_state[0]) 
);
defparam n387_s13.INIT=8'hCA;
  LUT3 n388_s12 (
    .F(n388_12),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache2_address[2]),
    .I2(ff_flush_state[0]) 
);
defparam n388_s12.INIT=8'hCA;
  LUT3 n388_s13 (
    .F(n388_13),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache0_address[2]),
    .I2(ff_flush_state[0]) 
);
defparam n388_s13.INIT=8'hCA;
  LUT3 n5607_s12 (
    .F(n421_12),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_flush_state[0]) 
);
defparam n5607_s12.INIT=8'hCA;
  LUT3 n5607_s13 (
    .F(n421_13),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_flush_state[0]) 
);
defparam n5607_s13.INIT=8'hCA;
  LUT3 n5608_s12 (
    .F(n422_12),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_flush_state[0]) 
);
defparam n5608_s12.INIT=8'hCA;
  LUT3 n5608_s13 (
    .F(n422_13),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_flush_state[0]) 
);
defparam n5608_s13.INIT=8'hCA;
  LUT3 n5609_s12 (
    .F(n423_12),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_flush_state[0]) 
);
defparam n5609_s12.INIT=8'hCA;
  LUT3 n5609_s13 (
    .F(n423_13),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_flush_state[0]) 
);
defparam n5609_s13.INIT=8'hCA;
  LUT3 n5610_s12 (
    .F(n424_12),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_flush_state[0]) 
);
defparam n5610_s12.INIT=8'hCA;
  LUT3 n5610_s13 (
    .F(n424_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_flush_state[0]) 
);
defparam n5610_s13.INIT=8'hCA;
  LUT3 n448_s6 (
    .F(n448_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n448_s6.INIT=8'hCA;
  LUT3 n448_s7 (
    .F(n448_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n448_s7.INIT=8'hCA;
  LUT3 n451_s6 (
    .F(n451_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n451_s6.INIT=8'hCA;
  LUT3 n451_s7 (
    .F(n451_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n451_s7.INIT=8'hCA;
  LUT3 n452_s6 (
    .F(n452_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n452_s6.INIT=8'hCA;
  LUT3 n452_s7 (
    .F(n452_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n452_s7.INIT=8'hCA;
  LUT3 n453_s6 (
    .F(n453_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n453_s6.INIT=8'hCA;
  LUT3 n453_s7 (
    .F(n453_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n453_s7.INIT=8'hCA;
  LUT3 n454_s6 (
    .F(n454_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n454_s6.INIT=8'hCA;
  LUT3 n454_s7 (
    .F(n454_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n454_s7.INIT=8'hCA;
  LUT3 n455_s6 (
    .F(n455_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n455_s6.INIT=8'hCA;
  LUT3 n455_s7 (
    .F(n455_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n455_s7.INIT=8'hCA;
  LUT3 n456_s6 (
    .F(n456_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n456_s6.INIT=8'hCA;
  LUT3 n456_s7 (
    .F(n456_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n456_s7.INIT=8'hCA;
  LUT3 n457_s6 (
    .F(n457_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n457_s6.INIT=8'hCA;
  LUT3 n457_s7 (
    .F(n457_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n457_s7.INIT=8'hCA;
  LUT3 n458_s6 (
    .F(n458_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n458_s6.INIT=8'hCA;
  LUT3 n458_s7 (
    .F(n458_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n458_s7.INIT=8'hCA;
  LUT3 n491_s6 (
    .F(n491_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n491_s6.INIT=8'hCA;
  LUT3 n491_s7 (
    .F(n491_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n491_s7.INIT=8'hCA;
  LUT3 n494_s6 (
    .F(n494_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n494_s6.INIT=8'hCA;
  LUT3 n494_s7 (
    .F(n494_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n494_s7.INIT=8'hCA;
  LUT3 n495_s6 (
    .F(n495_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n495_s6.INIT=8'hCA;
  LUT3 n495_s7 (
    .F(n495_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n495_s7.INIT=8'hCA;
  LUT3 n496_s6 (
    .F(n496_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n496_s6.INIT=8'hCA;
  LUT3 n496_s7 (
    .F(n496_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n496_s7.INIT=8'hCA;
  LUT3 n497_s6 (
    .F(n497_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n497_s6.INIT=8'hCA;
  LUT3 n497_s7 (
    .F(n497_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n497_s7.INIT=8'hCA;
  LUT3 n498_s6 (
    .F(n498_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n498_s6.INIT=8'hCA;
  LUT3 n498_s7 (
    .F(n498_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n498_s7.INIT=8'hCA;
  LUT3 n499_s6 (
    .F(n499_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n499_s6.INIT=8'hCA;
  LUT3 n499_s7 (
    .F(n499_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n499_s7.INIT=8'hCA;
  LUT3 n500_s6 (
    .F(n500_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n500_s6.INIT=8'hCA;
  LUT3 n500_s7 (
    .F(n500_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n500_s7.INIT=8'hCA;
  LUT3 n501_s6 (
    .F(n501_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n501_s6.INIT=8'hCA;
  LUT3 n501_s7 (
    .F(n501_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n501_s7.INIT=8'hCA;
  LUT3 n534_s6 (
    .F(n534_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n534_s6.INIT=8'hCA;
  LUT3 n534_s7 (
    .F(n534_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n534_s7.INIT=8'hCA;
  LUT3 n1196_s3 (
    .F(n537_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1196_s3.INIT=8'hCA;
  LUT3 n1196_s4 (
    .F(n537_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1196_s4.INIT=8'hCA;
  LUT3 n1197_s3 (
    .F(n538_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1197_s3.INIT=8'hCA;
  LUT3 n1197_s4 (
    .F(n538_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1197_s4.INIT=8'hCA;
  LUT3 n1198_s3 (
    .F(n539_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1198_s3.INIT=8'hCA;
  LUT3 n1198_s4 (
    .F(n539_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1198_s4.INIT=8'hCA;
  LUT3 n1199_s3 (
    .F(n540_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1199_s3.INIT=8'hCA;
  LUT3 n1199_s4 (
    .F(n540_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1199_s4.INIT=8'hCA;
  LUT3 n1200_s3 (
    .F(n541_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1200_s3.INIT=8'hCA;
  LUT3 n1200_s4 (
    .F(n541_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1200_s4.INIT=8'hCA;
  LUT3 n1201_s3 (
    .F(n542_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1201_s3.INIT=8'hCA;
  LUT3 n1201_s4 (
    .F(n542_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1201_s4.INIT=8'hCA;
  LUT3 n1202_s3 (
    .F(n543_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1202_s3.INIT=8'hCA;
  LUT3 n1202_s4 (
    .F(n543_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1202_s4.INIT=8'hCA;
  LUT3 n1203_s3 (
    .F(n544_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1203_s3.INIT=8'hCA;
  LUT3 n1203_s4 (
    .F(n544_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1203_s4.INIT=8'hCA;
  LUT3 n577_s6 (
    .F(n577_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n577_s6.INIT=8'hCA;
  LUT3 n577_s7 (
    .F(n577_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n577_s7.INIT=8'hCA;
  LUT3 n1196_s5 (
    .F(n580_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1196_s5.INIT=8'hCA;
  LUT3 n1196_s6 (
    .F(n580_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1196_s6.INIT=8'hCA;
  LUT3 n1197_s5 (
    .F(n581_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1197_s5.INIT=8'hCA;
  LUT3 n1197_s6 (
    .F(n581_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1197_s6.INIT=8'hCA;
  LUT3 n1198_s5 (
    .F(n582_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1198_s5.INIT=8'hCA;
  LUT3 n1198_s6 (
    .F(n582_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1198_s6.INIT=8'hCA;
  LUT3 n1199_s5 (
    .F(n583_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1199_s5.INIT=8'hCA;
  LUT3 n1199_s6 (
    .F(n583_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1199_s6.INIT=8'hCA;
  LUT3 n1200_s5 (
    .F(n584_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1200_s5.INIT=8'hCA;
  LUT3 n1200_s6 (
    .F(n584_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1200_s6.INIT=8'hCA;
  LUT3 n1201_s5 (
    .F(n585_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1201_s5.INIT=8'hCA;
  LUT3 n1201_s6 (
    .F(n585_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1201_s6.INIT=8'hCA;
  LUT3 n1202_s5 (
    .F(n586_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1202_s5.INIT=8'hCA;
  LUT3 n1202_s6 (
    .F(n586_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1202_s6.INIT=8'hCA;
  LUT3 n1203_s5 (
    .F(n587_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1203_s5.INIT=8'hCA;
  LUT3 n1203_s6 (
    .F(n587_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1203_s6.INIT=8'hCA;
  LUT3 n4766_s6 (
    .F(n4766_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4766_s6.INIT=8'hCA;
  LUT3 n4766_s7 (
    .F(n4766_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4766_s7.INIT=8'hCA;
  LUT3 n4767_s6 (
    .F(n4767_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4767_s6.INIT=8'hCA;
  LUT3 n4767_s7 (
    .F(n4767_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4767_s7.INIT=8'hCA;
  LUT3 n4768_s6 (
    .F(n4768_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4768_s6.INIT=8'hCA;
  LUT3 n4768_s7 (
    .F(n4768_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4768_s7.INIT=8'hCA;
  LUT3 n4769_s6 (
    .F(n4769_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4769_s6.INIT=8'hCA;
  LUT3 n4769_s7 (
    .F(n4769_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4769_s7.INIT=8'hCA;
  LUT3 n4770_s6 (
    .F(n4770_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4770_s6.INIT=8'hCA;
  LUT3 n4770_s7 (
    .F(n4770_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4770_s7.INIT=8'hCA;
  LUT3 n4771_s6 (
    .F(n4771_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4771_s6.INIT=8'hCA;
  LUT3 n4771_s7 (
    .F(n4771_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4771_s7.INIT=8'hCA;
  LUT3 n4772_s6 (
    .F(n4772_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4772_s6.INIT=8'hCA;
  LUT3 n4772_s7 (
    .F(n4772_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4772_s7.INIT=8'hCA;
  LUT3 n4773_s6 (
    .F(n4773_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4773_s6.INIT=8'hCA;
  LUT3 n4773_s7 (
    .F(n4773_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4773_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n132_s0 (
    .F(n132_3),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n132_s0.INIT=8'hFE;
  LUT3 n5837_s17 (
    .F(n4158_10),
    .I0(n81_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n4158_11) 
);
defparam n5837_s17.INIT=8'hCA;
  LUT3 n5838_s16 (
    .F(n4159_9),
    .I0(n82_9),
    .I1(ff_cache_vram_address[15]),
    .I2(n4158_11) 
);
defparam n5838_s16.INIT=8'hCA;
  LUT3 n5839_s16 (
    .F(n4160_9),
    .I0(n83_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n4158_11) 
);
defparam n5839_s16.INIT=8'hCA;
  LUT3 n5840_s16 (
    .F(n4161_9),
    .I0(n84_9),
    .I1(ff_cache_vram_address[13]),
    .I2(n4158_11) 
);
defparam n5840_s16.INIT=8'hCA;
  LUT3 n5841_s16 (
    .F(n4162_9),
    .I0(n85_9),
    .I1(ff_cache_vram_address[12]),
    .I2(n4158_11) 
);
defparam n5841_s16.INIT=8'hCA;
  LUT3 n5842_s16 (
    .F(n4163_9),
    .I0(n86_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n4158_11) 
);
defparam n5842_s16.INIT=8'hCA;
  LUT3 n5843_s16 (
    .F(n4164_9),
    .I0(n87_9),
    .I1(ff_cache_vram_address[10]),
    .I2(n4158_11) 
);
defparam n5843_s16.INIT=8'hCA;
  LUT3 n5844_s16 (
    .F(n4165_9),
    .I0(n88_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n4158_11) 
);
defparam n5844_s16.INIT=8'hCA;
  LUT3 n5845_s16 (
    .F(n4166_9),
    .I0(n89_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n4158_11) 
);
defparam n5845_s16.INIT=8'hCA;
  LUT3 n5846_s16 (
    .F(n4167_9),
    .I0(n90_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n4158_11) 
);
defparam n5846_s16.INIT=8'hCA;
  LUT3 n5847_s16 (
    .F(n4168_9),
    .I0(n91_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n4158_11) 
);
defparam n5847_s16.INIT=8'hCA;
  LUT3 n5848_s16 (
    .F(n4169_9),
    .I0(n92_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n4158_11) 
);
defparam n5848_s16.INIT=8'hCA;
  LUT3 n5849_s16 (
    .F(n4170_9),
    .I0(n93_9),
    .I1(ff_cache_vram_address[4]),
    .I2(n4158_11) 
);
defparam n5849_s16.INIT=8'hCA;
  LUT3 n5850_s16 (
    .F(n4171_9),
    .I0(n94_9),
    .I1(ff_cache_vram_address[3]),
    .I2(n4158_11) 
);
defparam n5850_s16.INIT=8'hCA;
  LUT3 n5851_s17 (
    .F(n4172_9),
    .I0(n95_9),
    .I1(ff_cache_vram_address[2]),
    .I2(n4158_11) 
);
defparam n5851_s17.INIT=8'hCA;
  LUT3 n5070_s2 (
    .F(n5070_5),
    .I0(w_command_vram_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I2(n5270_7) 
);
defparam n5070_s2.INIT=8'hAC;
  LUT3 n5071_s1 (
    .F(n5071_4),
    .I0(w_command_vram_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I2(n5270_7) 
);
defparam n5071_s1.INIT=8'hAC;
  LUT3 n5072_s1 (
    .F(n5072_4),
    .I0(w_command_vram_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I2(n5270_7) 
);
defparam n5072_s1.INIT=8'hAC;
  LUT3 n5073_s1 (
    .F(n5073_4),
    .I0(w_command_vram_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I2(n5270_7) 
);
defparam n5073_s1.INIT=8'hAC;
  LUT3 n5074_s1 (
    .F(n5074_4),
    .I0(w_command_vram_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I2(n5270_7) 
);
defparam n5074_s1.INIT=8'hAC;
  LUT3 n5075_s1 (
    .F(n5075_4),
    .I0(w_command_vram_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I2(n5270_7) 
);
defparam n5075_s1.INIT=8'hAC;
  LUT3 n5076_s1 (
    .F(n5076_4),
    .I0(w_command_vram_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I2(n5270_7) 
);
defparam n5076_s1.INIT=8'hAC;
  LUT3 n5077_s1 (
    .F(n5077_4),
    .I0(w_command_vram_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I2(n5270_7) 
);
defparam n5077_s1.INIT=8'hAC;
  LUT3 n5078_s1 (
    .F(n5078_4),
    .I0(w_command_vram_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I2(n5270_7) 
);
defparam n5078_s1.INIT=8'hAC;
  LUT3 n5079_s1 (
    .F(n5079_4),
    .I0(w_command_vram_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I2(n5270_7) 
);
defparam n5079_s1.INIT=8'hAC;
  LUT3 n5080_s1 (
    .F(n5080_4),
    .I0(w_command_vram_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I2(n5270_7) 
);
defparam n5080_s1.INIT=8'hAC;
  LUT3 n5081_s1 (
    .F(n5081_4),
    .I0(w_command_vram_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I2(n5270_7) 
);
defparam n5081_s1.INIT=8'hAC;
  LUT3 n5082_s1 (
    .F(n5082_4),
    .I0(w_command_vram_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I2(n5270_7) 
);
defparam n5082_s1.INIT=8'hAC;
  LUT3 n5083_s1 (
    .F(n5083_4),
    .I0(w_command_vram_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I2(n5270_7) 
);
defparam n5083_s1.INIT=8'hAC;
  LUT3 n5084_s1 (
    .F(n5084_4),
    .I0(w_command_vram_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I2(n5270_7) 
);
defparam n5084_s1.INIT=8'hAC;
  LUT3 n5142_s2 (
    .F(n5142_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5270_7) 
);
defparam n5142_s2.INIT=8'hCA;
  LUT3 n5143_s1 (
    .F(n5143_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5270_7) 
);
defparam n5143_s1.INIT=8'hCA;
  LUT3 n5144_s1 (
    .F(n5144_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5270_7) 
);
defparam n5144_s1.INIT=8'hCA;
  LUT3 n5145_s1 (
    .F(n5145_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5270_7) 
);
defparam n5145_s1.INIT=8'hCA;
  LUT3 n5146_s1 (
    .F(n5146_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5270_7) 
);
defparam n5146_s1.INIT=8'hCA;
  LUT3 n5147_s1 (
    .F(n5147_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5270_7) 
);
defparam n5147_s1.INIT=8'hCA;
  LUT3 n5148_s1 (
    .F(n5148_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5270_7) 
);
defparam n5148_s1.INIT=8'hCA;
  LUT3 n5149_s1 (
    .F(n5149_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5270_7) 
);
defparam n5149_s1.INIT=8'hCA;
  LUT3 n5150_s2 (
    .F(n5150_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5270_7) 
);
defparam n5150_s2.INIT=8'hAC;
  LUT3 n5151_s1 (
    .F(n5151_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5270_7) 
);
defparam n5151_s1.INIT=8'hAC;
  LUT3 n5152_s1 (
    .F(n5152_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5270_7) 
);
defparam n5152_s1.INIT=8'hAC;
  LUT3 n5153_s1 (
    .F(n5153_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5270_7) 
);
defparam n5153_s1.INIT=8'hAC;
  LUT3 n5154_s1 (
    .F(n5154_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5270_7) 
);
defparam n5154_s1.INIT=8'hAC;
  LUT3 n5155_s1 (
    .F(n5155_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5270_7) 
);
defparam n5155_s1.INIT=8'hAC;
  LUT3 n5156_s1 (
    .F(n5156_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5270_7) 
);
defparam n5156_s1.INIT=8'hAC;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5270_7) 
);
defparam n5157_s1.INIT=8'hAC;
  LUT3 n5158_s2 (
    .F(n5158_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5270_7) 
);
defparam n5158_s2.INIT=8'hAC;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5270_7) 
);
defparam n5159_s1.INIT=8'hAC;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5270_7) 
);
defparam n5160_s1.INIT=8'hAC;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5270_7) 
);
defparam n5161_s1.INIT=8'hAC;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5270_7) 
);
defparam n5162_s1.INIT=8'hAC;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5270_7) 
);
defparam n5163_s1.INIT=8'hAC;
  LUT3 n5164_s1 (
    .F(n5164_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5270_7) 
);
defparam n5164_s1.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5270_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s2 (
    .F(n5166_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5270_7) 
);
defparam n5166_s2.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5270_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5270_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5270_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5270_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5270_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s1 (
    .F(n5172_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5270_7) 
);
defparam n5172_s1.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5270_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT4 n5852_s2 (
    .F(n5852_5),
    .I0(n5852_6),
    .I1(n5852_23),
    .I2(n5852_8),
    .I3(n5852_9) 
);
defparam n5852_s2.INIT=16'h0B00;
  LUT4 n5853_s2 (
    .F(n5853_5),
    .I0(n5853_6),
    .I1(n5852_23),
    .I2(n5853_7),
    .I3(n5853_8) 
);
defparam n5853_s2.INIT=16'h0B00;
  LUT3 n5854_s2 (
    .F(n5854_5),
    .I0(n5854_6),
    .I1(n5852_23),
    .I2(n5854_7) 
);
defparam n5854_s2.INIT=8'h70;
  LUT3 n5855_s2 (
    .F(n5855_5),
    .I0(n5855_6),
    .I1(n5852_23),
    .I2(n5855_7) 
);
defparam n5855_s2.INIT=8'h70;
  LUT4 n5856_s2 (
    .F(n5856_5),
    .I0(n5856_20),
    .I1(n100_9),
    .I2(n5856_7),
    .I3(n5856_8) 
);
defparam n5856_s2.INIT=16'h000E;
  LUT4 n5857_s2 (
    .F(n5857_5),
    .I0(n5857_6),
    .I1(n5857_20),
    .I2(n5857_8),
    .I3(n5857_9) 
);
defparam n5857_s2.INIT=16'h0B00;
  LUT4 n5858_s2 (
    .F(n5858_5),
    .I0(n5858_6),
    .I1(n5857_20),
    .I2(n5858_7),
    .I3(n5858_8) 
);
defparam n5858_s2.INIT=16'h0B00;
  LUT4 n5859_s2 (
    .F(n5859_5),
    .I0(n5859_6),
    .I1(n5859_7),
    .I2(n103_9),
    .I3(n5859_8) 
);
defparam n5859_s2.INIT=16'hF444;
  LUT4 n5860_s2 (
    .F(n5860_5),
    .I0(n5860_6),
    .I1(n5852_23),
    .I2(n5860_7),
    .I3(n5860_8) 
);
defparam n5860_s2.INIT=16'h0B00;
  LUT3 n5861_s2 (
    .F(n5861_5),
    .I0(n5861_6),
    .I1(n5852_23),
    .I2(n5861_7) 
);
defparam n5861_s2.INIT=8'h70;
  LUT4 n5862_s2 (
    .F(n5862_5),
    .I0(n5862_6),
    .I1(n5857_20),
    .I2(n5862_7),
    .I3(n5862_8) 
);
defparam n5862_s2.INIT=16'h0B00;
  LUT4 n5863_s2 (
    .F(n5863_5),
    .I0(n5863_6),
    .I1(n5852_23),
    .I2(n5863_7),
    .I3(n5863_8) 
);
defparam n5863_s2.INIT=16'h0B00;
  LUT4 n5864_s2 (
    .F(n5864_5),
    .I0(n5864_6),
    .I1(n5852_23),
    .I2(n5864_7),
    .I3(n5864_8) 
);
defparam n5864_s2.INIT=16'h0B00;
  LUT3 n5865_s2 (
    .F(n5865_5),
    .I0(n5865_6),
    .I1(n5852_23),
    .I2(n5865_7) 
);
defparam n5865_s2.INIT=8'h70;
  LUT3 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_6),
    .I1(n5852_23),
    .I2(n5866_7) 
);
defparam n5866_s2.INIT=8'h70;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_6),
    .I1(n5852_23),
    .I2(n5867_7),
    .I3(n5867_8) 
);
defparam n5867_s2.INIT=16'h0B00;
  LUT3 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_6),
    .I1(n5852_23),
    .I2(n5868_7) 
);
defparam n5868_s2.INIT=8'h70;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_6),
    .I1(n5852_23),
    .I2(n5869_7),
    .I3(n5869_8) 
);
defparam n5869_s2.INIT=16'h0700;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_6),
    .I1(n5870_7),
    .I2(n5859_8),
    .I3(n5870_20) 
);
defparam n5870_s2.INIT=16'h00F8;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5856_20),
    .I1(n115_9),
    .I2(n5871_6),
    .I3(n5871_7) 
);
defparam n5871_s2.INIT=16'h000E;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_6),
    .I1(n5852_23),
    .I2(n5872_7),
    .I3(n5872_8) 
);
defparam n5872_s2.INIT=16'h0700;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5856_20),
    .I1(n117_9),
    .I2(n5873_6),
    .I3(n5873_7) 
);
defparam n5873_s2.INIT=16'h000E;
  LUT3 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_6),
    .I1(n5852_23),
    .I2(n5874_7) 
);
defparam n5874_s2.INIT=8'hB0;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_6),
    .I1(n5875_7),
    .I2(n119_9),
    .I3(n5859_8) 
);
defparam n5875_s2.INIT=16'hF444;
  LUT3 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_6),
    .I1(n5852_23),
    .I2(n5876_7) 
);
defparam n5876_s2.INIT=8'hB0;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_6),
    .I1(n5877_7),
    .I2(n121_9),
    .I3(n5859_8) 
);
defparam n5877_s2.INIT=16'hF444;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5856_20),
    .I1(n122_9),
    .I2(n5878_6),
    .I3(n5878_7) 
);
defparam n5878_s2.INIT=16'h000E;
  LUT3 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_6),
    .I1(n5852_23),
    .I2(n5879_7) 
);
defparam n5879_s2.INIT=8'hB0;
  LUT3 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_6),
    .I1(n5852_23),
    .I2(n5880_7) 
);
defparam n5880_s2.INIT=8'hB0;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_6),
    .I1(n5852_23),
    .I2(n5881_7),
    .I3(n5881_8) 
);
defparam n5881_s2.INIT=16'h0B00;
  LUT3 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_6),
    .I1(n5852_23),
    .I2(n5882_7) 
);
defparam n5882_s2.INIT=8'hB0;
  LUT3 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_6),
    .I1(n5852_23),
    .I2(n5883_7) 
);
defparam n5883_s2.INIT=8'hB0;
  LUT2 n5607_s15 (
    .F(n128_7),
    .I0(n128_8),
    .I1(n128_9) 
);
defparam n5607_s15.INIT=4'h1;
  LUT2 n5608_s15 (
    .F(n129_7),
    .I0(n129_8),
    .I1(n129_9) 
);
defparam n5608_s15.INIT=4'h1;
  LUT2 n5609_s15 (
    .F(n130_7),
    .I0(n130_8),
    .I1(n130_9) 
);
defparam n5609_s15.INIT=4'h1;
  LUT2 n5610_s15 (
    .F(n131_7),
    .I0(n131_8),
    .I1(n131_9) 
);
defparam n5610_s15.INIT=4'h1;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_already_read_10),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_17),
    .I1(ff_cache1_already_read_10),
    .I2(ff_cache1_already_read_15),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_14),
    .I1(ff_cache2_already_read_10),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT2 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache0_already_read_17),
    .I1(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s5.INIT=4'h8;
  LUT4 n6679_s3 (
    .F(n6680_7),
    .I0(n5270_7),
    .I1(n6679_11),
    .I2(n6679_12),
    .I3(ff_start) 
);
defparam n6679_s3.INIT=16'hFFB0;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_address_15_18),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_23_11),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_15_11),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_7_11),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_11),
    .I1(ff_cache0_address_15_18),
    .I2(ff_cache1_already_read_15),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache1_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_already_read_15),
    .I2(ff_cache1_data_31_16),
    .I3(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_already_read_15),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_already_read_15),
    .I2(ff_cache1_data_15_13),
    .I3(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_already_read_15),
    .I2(ff_cache1_data_7_13),
    .I3(ff_cache1_data_31_12) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache2_address_16_17),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache2_address_16_s5.INIT=16'h0B00;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_data_31_15),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_18),
    .I2(ff_cache1_already_read_17),
    .I3(ff_cache3_address_16_13) 
);
defparam ff_cache3_address_16_s5.INIT=16'h4F00;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_data_31_16),
    .I2(ff_cache3_data_31_18),
    .I3(ff_cache3_data_31_20) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_31_16),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache3_data_31_20) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_data_31_16),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache3_data_31_20) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_31_16),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache3_data_31_20) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(n5857_20),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_vram_wdata_31_9) 
);
defparam ff_vram_wdata_31_s5.INIT=16'h7D00;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(n5270_7),
    .I2(ff_cache_vram_rdata_en_25),
    .I3(n5009_8) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'hE000;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en_14),
    .I2(ff_cache0_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_cache1_data_en_10),
    .I2(ff_cache1_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(n132_3),
    .I1(ff_cache2_data_en_9),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(n132_3),
    .I1(ff_cache3_already_read_10),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_busy_9),
    .I2(ff_busy_10),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'hE0FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(n5270_7),
    .I1(ff_cache0_data_mask_2_12),
    .I2(ff_cache0_data_en_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(n5270_7),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_en_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(n5270_7),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_en_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h4F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache3_data_mask_3_17),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache0_data_23_11),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache3_data_mask_3_17),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache0_data_15_11),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache3_data_mask_3_17),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache0_data_7_11),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache3_data_mask_3_17),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(n5270_7),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_en_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h4F00;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_19),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_14),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_14),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_14),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0D00;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_10),
    .I0(ff_cache_flush_start),
    .I1(ff_vram_valid_11),
    .I2(ff_vram_valid_12),
    .I3(ff_start) 
);
defparam ff_vram_valid_s7.INIT=16'hFF10;
  LUT4 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_15),
    .I0(ff_vram_address_16_16),
    .I1(ff_cache_vram_rdata_en_23),
    .I2(n5851_19),
    .I3(ff_vram_address_16_17) 
);
defparam ff_vram_address_16_s12.INIT=16'h8F00;
  LUT4 n6397_s3 (
    .F(n6397_8),
    .I0(ff_flush_state[0]),
    .I1(n6397_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6397_s3.INIT=16'h00F1;
  LUT3 n6395_s5 (
    .F(n6395_10),
    .I0(ff_cache_flush_start),
    .I1(n6395_11),
    .I2(ff_start) 
);
defparam n6395_s5.INIT=8'h0E;
  LUT3 n5009_s3 (
    .F(n5009_8),
    .I0(n5270_7),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en) 
);
defparam n5009_s3.INIT=8'h0D;
  LUT3 n6683_s4 (
    .F(n6683_9),
    .I0(ff_cache_vram_rdata_en_23),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6683_s4.INIT=8'h0E;
  LUT4 n6681_s9 (
    .F(n6681_14),
    .I0(n6681_21),
    .I1(n6681_16),
    .I2(w_command_vram_valid),
    .I3(ff_start) 
);
defparam n6681_s9.INIT=16'h0007;
  LUT4 n6680_s3 (
    .F(n6680_9),
    .I0(ff_priority[0]),
    .I1(n6680_13),
    .I2(ff_start),
    .I3(n6680_15) 
);
defparam n6680_s3.INIT=16'h0C05;
  LUT4 n6679_s4 (
    .F(n6679_10),
    .I0(n6679_19),
    .I1(n6679_14),
    .I2(ff_start),
    .I3(n6680_15) 
);
defparam n6679_s4.INIT=16'h0A0C;
  LUT3 n5270_s2 (
    .F(n5270_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5270_s2.INIT=8'hEF;
  LUT4 n5610_s14 (
    .F(n1505_10),
    .I0(n1505_17),
    .I1(n131_8),
    .I2(n1505_12),
    .I3(n1505_19) 
);
defparam n5610_s14.INIT=16'h0BFF;
  LUT4 n5609_s14 (
    .F(n1504_10),
    .I0(n1505_17),
    .I1(n130_8),
    .I2(n1504_11),
    .I3(n1505_19) 
);
defparam n5609_s14.INIT=16'h0BFF;
  LUT4 n5608_s14 (
    .F(n1503_10),
    .I0(n1505_17),
    .I1(n129_8),
    .I2(n1503_11),
    .I3(n1505_19) 
);
defparam n5608_s14.INIT=16'h0BFF;
  LUT4 n5607_s14 (
    .F(n1502_10),
    .I0(n1505_17),
    .I1(n128_8),
    .I2(n1502_11),
    .I3(n1505_19) 
);
defparam n5607_s14.INIT=16'h0BFF;
  LUT4 n5623_s4 (
    .F(n5623_9),
    .I0(ff_cache0_data_15_11),
    .I1(w_cache2_hit),
    .I2(n5270_7),
    .I3(n5623_12) 
);
defparam n5623_s4.INIT=16'hF1FF;
  LUT4 n5621_s4 (
    .F(n5621_9),
    .I0(ff_cache0_data_31_11),
    .I1(w_cache2_hit),
    .I2(n5270_7),
    .I3(n5623_12) 
);
defparam n5621_s4.INIT=16'hF1FF;
  LUT3 n5001_s7 (
    .F(n5001_8),
    .I0(n451_9),
    .I1(n4766_9),
    .I2(n5270_7) 
);
defparam n5001_s7.INIT=8'hCA;
  LUT3 n5002_s5 (
    .F(n5002_7),
    .I0(n452_9),
    .I1(n4767_9),
    .I2(n5270_7) 
);
defparam n5002_s5.INIT=8'hCA;
  LUT3 n5003_s5 (
    .F(n5003_7),
    .I0(n453_9),
    .I1(n4768_9),
    .I2(n5270_7) 
);
defparam n5003_s5.INIT=8'hCA;
  LUT3 n5004_s5 (
    .F(n5004_7),
    .I0(n454_9),
    .I1(n4769_9),
    .I2(n5270_7) 
);
defparam n5004_s5.INIT=8'hCA;
  LUT3 n5005_s5 (
    .F(n5005_7),
    .I0(n455_9),
    .I1(n4770_9),
    .I2(n5270_7) 
);
defparam n5005_s5.INIT=8'hCA;
  LUT3 n5006_s5 (
    .F(n5006_7),
    .I0(n456_9),
    .I1(n4771_9),
    .I2(n5270_7) 
);
defparam n5006_s5.INIT=8'hCA;
  LUT3 n5007_s5 (
    .F(n5007_7),
    .I0(n457_9),
    .I1(n4772_9),
    .I2(n5270_7) 
);
defparam n5007_s5.INIT=8'hCA;
  LUT3 n5008_s6 (
    .F(n5008_7),
    .I0(n458_9),
    .I1(n4773_9),
    .I2(n5270_7) 
);
defparam n5008_s6.INIT=8'hCA;
  LUT2 n1336_s1 (
    .F(n1336_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1336_s1.INIT=4'h4;
  LUT4 n4158_s8 (
    .F(n4158_11),
    .I0(n4158_12),
    .I1(n4158_13),
    .I2(n1505_19),
    .I3(ff_cache_vram_write) 
);
defparam n4158_s8.INIT=16'h001F;
  LUT4 n5852_s3 (
    .F(n5852_6),
    .I0(n5852_19),
    .I1(n5852_11),
    .I2(ff_priority[1]),
    .I3(n5852_12) 
);
defparam n5852_s3.INIT=16'h305F;
  LUT4 n5852_s5 (
    .F(n5852_8),
    .I0(n5852_19),
    .I1(n5852_13),
    .I2(ff_flush_state[2]),
    .I3(n5852_21) 
);
defparam n5852_s5.INIT=16'hCA00;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5857_20),
    .I1(n5852_15),
    .I2(n96_9),
    .I3(n5856_20) 
);
defparam n5852_s6.INIT=16'h7770;
  LUT4 n5853_s3 (
    .F(n5853_6),
    .I0(n5853_16),
    .I1(n5853_10),
    .I2(ff_priority[1]),
    .I3(n5853_11) 
);
defparam n5853_s3.INIT=16'h305F;
  LUT4 n5853_s4 (
    .F(n5853_7),
    .I0(n5853_16),
    .I1(n5853_12),
    .I2(ff_flush_state[2]),
    .I3(n5852_21) 
);
defparam n5853_s4.INIT=16'hCA00;
  LUT4 n5853_s5 (
    .F(n5853_8),
    .I0(n5857_20),
    .I1(n5853_13),
    .I2(n97_9),
    .I3(n5856_20) 
);
defparam n5853_s5.INIT=16'h7770;
  LUT4 n5854_s3 (
    .F(n5854_6),
    .I0(n5854_8),
    .I1(n5854_9),
    .I2(ff_priority[1]),
    .I3(n5854_10) 
);
defparam n5854_s3.INIT=16'hAFC0;
  LUT4 n5854_s4 (
    .F(n5854_7),
    .I0(n5856_20),
    .I1(n98_9),
    .I2(n5854_11),
    .I3(n5854_12) 
);
defparam n5854_s4.INIT=16'h000E;
  LUT4 n5855_s3 (
    .F(n5855_6),
    .I0(n5855_8),
    .I1(n5855_9),
    .I2(ff_priority[0]),
    .I3(n5855_10) 
);
defparam n5855_s3.INIT=16'hAFC0;
  LUT4 n5855_s4 (
    .F(n5855_7),
    .I0(n5856_20),
    .I1(n99_9),
    .I2(n5855_11),
    .I3(n5855_12) 
);
defparam n5855_s4.INIT=16'h000E;
  LUT4 n5856_s4 (
    .F(n5856_7),
    .I0(n5856_9),
    .I1(n5856_10),
    .I2(n5856_11),
    .I3(n5852_23) 
);
defparam n5856_s4.INIT=16'hA300;
  LUT4 n5856_s5 (
    .F(n5856_8),
    .I0(n5856_12),
    .I1(n5856_13),
    .I2(n5856_14),
    .I3(n5859_8) 
);
defparam n5856_s5.INIT=16'h00FE;
  LUT4 n5857_s3 (
    .F(n5857_6),
    .I0(n5857_18),
    .I1(n5857_11),
    .I2(ff_flush_state[2]),
    .I3(n5857_12) 
);
defparam n5857_s3.INIT=16'h305F;
  LUT4 n5857_s5 (
    .F(n5857_8),
    .I0(n5857_18),
    .I1(n5857_13),
    .I2(ff_priority[1]),
    .I3(n5857_14) 
);
defparam n5857_s5.INIT=16'hCA00;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5852_23),
    .I1(n5857_15),
    .I2(n101_9),
    .I3(n5856_20) 
);
defparam n5857_s6.INIT=16'h7770;
  LUT4 n5858_s3 (
    .F(n5858_6),
    .I0(n5858_16),
    .I1(n5858_10),
    .I2(ff_flush_state[2]),
    .I3(n5858_11) 
);
defparam n5858_s3.INIT=16'h305F;
  LUT4 n5858_s4 (
    .F(n5858_7),
    .I0(n5858_16),
    .I1(n5858_12),
    .I2(ff_priority[1]),
    .I3(n5857_14) 
);
defparam n5858_s4.INIT=16'hCA00;
  LUT4 n5858_s5 (
    .F(n5858_8),
    .I0(n102_9),
    .I1(n5856_20),
    .I2(n5858_13),
    .I3(ff_priority[0]) 
);
defparam n5858_s5.INIT=16'h0EEE;
  LUT4 n5859_s3 (
    .F(n5859_6),
    .I0(ff_cache_vram_write),
    .I1(n5859_9),
    .I2(n5859_10),
    .I3(n5859_11) 
);
defparam n5859_s3.INIT=16'hFE00;
  LUT4 n5859_s4 (
    .F(n5859_7),
    .I0(n5859_12),
    .I1(n5859_13),
    .I2(n5859_8),
    .I3(ff_flush_state[2]) 
);
defparam n5859_s4.INIT=16'h050C;
  LUT2 n5859_s5 (
    .F(n5859_8),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5859_s5.INIT=4'h8;
  LUT4 n5860_s3 (
    .F(n5860_6),
    .I0(n5860_9),
    .I1(n5860_16),
    .I2(ff_priority[1]),
    .I3(n5860_11) 
);
defparam n5860_s3.INIT=16'h305F;
  LUT4 n5860_s4 (
    .F(n5860_7),
    .I0(n5860_16),
    .I1(n5860_12),
    .I2(ff_flush_state[2]),
    .I3(n5852_21) 
);
defparam n5860_s4.INIT=16'hCA00;
  LUT4 n5860_s5 (
    .F(n5860_8),
    .I0(n5857_20),
    .I1(n5860_13),
    .I2(n104_9),
    .I3(n5856_20) 
);
defparam n5860_s5.INIT=16'h7770;
  LUT4 n5861_s3 (
    .F(n5861_6),
    .I0(n5861_8),
    .I1(n5861_9),
    .I2(ff_priority[1]),
    .I3(n5861_10) 
);
defparam n5861_s3.INIT=16'hAFC0;
  LUT4 n5861_s4 (
    .F(n5861_7),
    .I0(n5856_20),
    .I1(n105_9),
    .I2(n5861_11),
    .I3(n5861_12) 
);
defparam n5861_s4.INIT=16'h000E;
  LUT4 n5862_s3 (
    .F(n5862_6),
    .I0(n5862_16),
    .I1(n5862_18),
    .I2(ff_flush_state[0]),
    .I3(n5862_11) 
);
defparam n5862_s3.INIT=16'h305F;
  LUT4 n5862_s4 (
    .F(n5862_7),
    .I0(n5862_16),
    .I1(n5862_18),
    .I2(ff_priority[1]),
    .I3(n5857_14) 
);
defparam n5862_s4.INIT=16'hCA00;
  LUT4 n5862_s5 (
    .F(n5862_8),
    .I0(n5852_23),
    .I1(n5862_12),
    .I2(n106_9),
    .I3(n5856_20) 
);
defparam n5862_s5.INIT=16'h7770;
  LUT4 n5863_s3 (
    .F(n5863_6),
    .I0(n5863_9),
    .I1(n5863_16),
    .I2(ff_priority[1]),
    .I3(n5863_11) 
);
defparam n5863_s3.INIT=16'h305F;
  LUT4 n5863_s4 (
    .F(n5863_7),
    .I0(n5863_16),
    .I1(n5863_12),
    .I2(ff_flush_state[2]),
    .I3(n5852_21) 
);
defparam n5863_s4.INIT=16'hCA00;
  LUT4 n5863_s5 (
    .F(n5863_8),
    .I0(n107_9),
    .I1(n5856_20),
    .I2(ff_flush_state[0]),
    .I3(n5863_13) 
);
defparam n5863_s5.INIT=16'hE0EE;
  LUT4 n5864_s3 (
    .F(n5864_6),
    .I0(n5864_9),
    .I1(n5864_16),
    .I2(ff_priority[1]),
    .I3(n5864_11) 
);
defparam n5864_s3.INIT=16'h305F;
  LUT4 n5864_s4 (
    .F(n5864_7),
    .I0(n5864_16),
    .I1(n5864_12),
    .I2(ff_flush_state[2]),
    .I3(n5852_21) 
);
defparam n5864_s4.INIT=16'hCA00;
  LUT4 n5864_s5 (
    .F(n5864_8),
    .I0(n5857_20),
    .I1(n5864_13),
    .I2(n108_9),
    .I3(n5856_20) 
);
defparam n5864_s5.INIT=16'h7770;
  LUT4 n5865_s3 (
    .F(n5865_6),
    .I0(n5865_8),
    .I1(n5865_9),
    .I2(ff_priority[1]),
    .I3(n5865_10) 
);
defparam n5865_s3.INIT=16'hAFC0;
  LUT4 n5865_s4 (
    .F(n5865_7),
    .I0(n5856_20),
    .I1(n109_9),
    .I2(n5865_11),
    .I3(n5865_12) 
);
defparam n5865_s4.INIT=16'h000E;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_8),
    .I1(n5866_9),
    .I2(ff_priority[1]),
    .I3(n5866_10) 
);
defparam n5866_s3.INIT=16'hAFC0;
  LUT4 n5866_s4 (
    .F(n5866_7),
    .I0(n5856_20),
    .I1(n110_9),
    .I2(n5866_11),
    .I3(n5866_12) 
);
defparam n5866_s4.INIT=16'h000E;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_9),
    .I1(n5867_16),
    .I2(ff_priority[1]),
    .I3(n5867_11) 
);
defparam n5867_s3.INIT=16'h305F;
  LUT4 n5867_s4 (
    .F(n5867_7),
    .I0(n5867_16),
    .I1(n5867_12),
    .I2(ff_flush_state[2]),
    .I3(n5852_21) 
);
defparam n5867_s4.INIT=16'hCA00;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(n5857_20),
    .I1(n5867_13),
    .I2(n111_9),
    .I3(n5856_20) 
);
defparam n5867_s5.INIT=16'h7770;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_8),
    .I1(n5868_9),
    .I2(ff_priority[1]),
    .I3(n5868_10) 
);
defparam n5868_s3.INIT=16'hAFC0;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(n5856_20),
    .I1(n112_9),
    .I2(n5868_11),
    .I3(n5868_12) 
);
defparam n5868_s4.INIT=16'h000E;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_16),
    .I1(n5869_10),
    .I2(ff_priority[1]),
    .I3(n5869_11) 
);
defparam n5869_s3.INIT=16'hAFC0;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_16),
    .I1(n5869_12),
    .I2(ff_flush_state[2]),
    .I3(n5852_21) 
);
defparam n5869_s4.INIT=16'hCA00;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(n113_9),
    .I1(n5856_20),
    .I2(ff_flush_state[0]),
    .I3(n5869_13) 
);
defparam n5869_s5.INIT=16'hE0EE;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_9),
    .I1(n5870_10),
    .I2(ff_flush_state[0]),
    .I3(n5870_11) 
);
defparam n5870_s3.INIT=16'hF503;
  LUT4 n5870_s4 (
    .F(n5870_7),
    .I0(ff_priority[1]),
    .I1(n5870_12),
    .I2(n5870_13),
    .I3(n5870_14) 
);
defparam n5870_s4.INIT=16'h00EF;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_8),
    .I1(n5871_9),
    .I2(n5859_8),
    .I3(n5871_10) 
);
defparam n5871_s3.INIT=16'h000E;
  LUT4 n5871_s4 (
    .F(n5871_7),
    .I0(n5871_11),
    .I1(n5871_12),
    .I2(n5871_13),
    .I3(n5852_23) 
);
defparam n5871_s4.INIT=16'hFE00;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_9),
    .I1(n5872_10),
    .I2(ff_priority[0]),
    .I3(n5872_11) 
);
defparam n5872_s3.INIT=16'hAFC0;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_12),
    .I1(n5872_13),
    .I2(ff_flush_state[2]),
    .I3(n5852_21) 
);
defparam n5872_s4.INIT=16'hCA00;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n116_9),
    .I1(n5856_20),
    .I2(ff_flush_state[0]),
    .I3(n5872_14) 
);
defparam n5872_s5.INIT=16'hE0EE;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_8),
    .I1(n5873_9),
    .I2(n5873_10),
    .I3(n5859_8) 
);
defparam n5873_s3.INIT=16'h00FE;
  LUT4 n5873_s4 (
    .F(n5873_7),
    .I0(n5873_11),
    .I1(n5873_12),
    .I2(n5873_13),
    .I3(n5852_23) 
);
defparam n5873_s4.INIT=16'hFE00;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_8),
    .I1(n5874_9),
    .I2(ff_priority[1]),
    .I3(n5874_10) 
);
defparam n5874_s3.INIT=16'h305F;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(n5856_20),
    .I1(n118_9),
    .I2(n5874_11),
    .I3(n5874_12) 
);
defparam n5874_s4.INIT=16'h000E;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(ff_cache_vram_write),
    .I1(n5875_8),
    .I2(n5875_9),
    .I3(n5875_10) 
);
defparam n5875_s3.INIT=16'hFE00;
  LUT4 n5875_s4 (
    .F(n5875_7),
    .I0(n5875_11),
    .I1(n5875_12),
    .I2(n5859_8),
    .I3(ff_flush_state[2]) 
);
defparam n5875_s4.INIT=16'h050C;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_8),
    .I1(n5876_9),
    .I2(ff_priority[0]),
    .I3(n5876_10) 
);
defparam n5876_s3.INIT=16'h305F;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(n5856_20),
    .I1(n120_9),
    .I2(n5876_11),
    .I3(n5876_12) 
);
defparam n5876_s4.INIT=16'h000E;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(ff_cache_vram_write),
    .I1(n5877_8),
    .I2(n5877_9),
    .I3(n5877_10) 
);
defparam n5877_s3.INIT=16'hEF00;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(n5859_8),
    .I1(n5877_11),
    .I2(n5877_12),
    .I3(n5877_13) 
);
defparam n5877_s4.INIT=16'h0100;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_18),
    .I1(n5878_9),
    .I2(n5878_10),
    .I3(n5857_20) 
);
defparam n5878_s3.INIT=16'hEF00;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(n5878_11),
    .I1(n5878_12),
    .I2(n5878_13),
    .I3(n5852_23) 
);
defparam n5878_s4.INIT=16'hFE00;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_8),
    .I1(n5879_9),
    .I2(ff_priority[1]),
    .I3(n5879_10) 
);
defparam n5879_s3.INIT=16'h305F;
  LUT4 n5879_s4 (
    .F(n5879_7),
    .I0(n5856_20),
    .I1(n123_9),
    .I2(n5879_11),
    .I3(n5879_12) 
);
defparam n5879_s4.INIT=16'h000E;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_8),
    .I1(n5880_9),
    .I2(ff_priority[1]),
    .I3(n5880_10) 
);
defparam n5880_s3.INIT=16'h305F;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(n5856_20),
    .I1(n124_9),
    .I2(n5880_11),
    .I3(n5880_12) 
);
defparam n5880_s4.INIT=16'h000E;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_9),
    .I1(n5881_10),
    .I2(ff_priority[0]),
    .I3(n5881_11) 
);
defparam n5881_s3.INIT=16'h305F;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(n5881_12),
    .I1(n5881_13),
    .I2(ff_flush_state[2]),
    .I3(n5852_21) 
);
defparam n5881_s4.INIT=16'hCA00;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(n5857_20),
    .I1(n5881_14),
    .I2(n125_9),
    .I3(n5856_20) 
);
defparam n5881_s5.INIT=16'h7770;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_8),
    .I1(n5882_9),
    .I2(ff_priority[1]),
    .I3(n5882_10) 
);
defparam n5882_s3.INIT=16'h305F;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5856_20),
    .I1(n126_9),
    .I2(n5882_11),
    .I3(n5882_12) 
);
defparam n5882_s4.INIT=16'h000E;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_8),
    .I1(n5883_9),
    .I2(ff_priority[1]),
    .I3(n5883_10) 
);
defparam n5883_s3.INIT=16'h305F;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(n5856_20),
    .I1(n127_9),
    .I2(n5883_11),
    .I3(n5883_12) 
);
defparam n5883_s4.INIT=16'h000E;
  LUT4 n128_s4 (
    .F(n128_8),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n128_s4.INIT=16'h5300;
  LUT4 n128_s5 (
    .F(n128_9),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n128_s5.INIT=16'h0503;
  LUT4 n129_s4 (
    .F(n129_8),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n129_s4.INIT=16'h5300;
  LUT4 n129_s5 (
    .F(n129_9),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n129_s5.INIT=16'h0503;
  LUT4 n130_s4 (
    .F(n130_8),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n130_s4.INIT=16'h5300;
  LUT4 n130_s5 (
    .F(n130_9),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n130_s5.INIT=16'h0503;
  LUT4 n131_s4 (
    .F(n131_8),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n131_s4.INIT=16'h5300;
  LUT4 n131_s5 (
    .F(n131_9),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n131_s5.INIT=16'h0503;
  LUT3 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(ff_cache0_already_read_19),
    .I2(ff_cache1_already_read_17) 
);
defparam ff_cache0_already_read_s6.INIT=8'h40;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(n18_3),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(ff_cache2_data_en),
    .I1(n1505_19),
    .I2(ff_cache1_already_read_17),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5270_7),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache3_data_31_16),
    .I3(ff_cache3_already_read_12) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F4;
  LUT2 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=4'h4;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6679_s5 (
    .F(n6679_11),
    .I0(n1505_19),
    .I1(n6679_15),
    .I2(ff_cache_vram_write),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam n6679_s5.INIT=16'h7F7A;
  LUT3 n6679_s6 (
    .F(n6679_12),
    .I0(n132_3),
    .I1(ff_cache1_data_en_11),
    .I2(n5009_8) 
);
defparam n6679_s6.INIT=8'h40;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache0_already_read_12),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s6.INIT=16'hF077;
  LUT2 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s6.INIT=4'h8;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache0_already_read_19),
    .I2(n5614_9),
    .I3(ff_cache1_already_read_17) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s6 (
    .F(ff_cache0_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s6.INIT=4'h4;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s6 (
    .F(ff_cache0_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s6.INIT=4'h4;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s6 (
    .F(ff_cache0_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s6.INIT=4'h1;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT3 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s6.INIT=8'h0B;
  LUT3 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(ff_cache1_data_31_18),
    .I1(n5270_7),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache1_data_31_s7.INIT=8'hE0;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache_vram_write),
    .I1(n1505_19),
    .I2(ff_cache2_address_16_14),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_address_16_s6.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(n1505_19),
    .I1(ff_cache_vram_write),
    .I2(ff_cache2_address_16_15),
    .I3(n5270_7) 
);
defparam ff_cache2_address_16_s7.INIT=16'h007F;
  LUT4 ff_cache2_data_31_s7 (
    .F(ff_cache2_data_31_12),
    .I0(n6679_19),
    .I1(ff_cache_vram_write),
    .I2(n5270_7),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache2_data_31_s7.INIT=16'hF800;
  LUT2 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache3_address_16_s6.INIT=4'h4;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(ff_cache3_address_16_15),
    .I1(ff_cache3_address_16_20),
    .I2(ff_cache3_data_31_16),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache3_address_16_s8.INIT=16'hF400;
  LUT3 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(n5851_19),
    .I1(ff_vram_wdata_31_10),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam ff_vram_wdata_31_s6.INIT=8'hD0;
  LUT3 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(n6679_15),
    .I1(ff_cache_vram_write),
    .I2(ff_cache0_address_15_18) 
);
defparam ff_cache0_data_en_s4.INIT=8'h40;
  LUT3 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_11),
    .I0(ff_cache0_data_en_12),
    .I1(ff_flush_state[1]),
    .I2(ff_cache1_data_en_11) 
);
defparam ff_cache0_data_en_s6.INIT=8'h10;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache1_already_read_15),
    .I1(ff_cache1_data_en_14),
    .I2(ff_cache3_already_read_12),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00F1;
  LUT4 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[2]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam ff_cache1_data_en_s5.INIT=16'h000B;
  LUT4 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(w_command_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache1_data_en_s6.INIT=16'h0007;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(n5270_7),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_already_read_14),
    .I3(ff_cache3_already_read_12) 
);
defparam ff_cache2_data_en_s4.INIT=16'h00F4;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(ff_cache2_data_en_11),
    .I1(ff_flush_state[2]),
    .I2(ff_cache1_data_en_11) 
);
defparam ff_cache2_data_en_s5.INIT=8'h10;
  LUT4 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(ff_cache3_data_en_10),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_11) 
);
defparam ff_cache3_data_en_s4.INIT=16'h0100;
  LUT3 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(n5270_7) 
);
defparam ff_busy_s4.INIT=8'hC5;
  LUT2 ff_busy_s5 (
    .F(ff_busy_10),
    .I0(w_command_vram_valid),
    .I1(n5851_19) 
);
defparam ff_busy_s5.INIT=4'h4;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(n5614_9),
    .I1(ff_cache0_data_23_11),
    .I2(n1505_19),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h00F8;
  LUT3 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_cache0_data_mask_2_15),
    .I1(ff_start),
    .I2(ff_cache0_data_en_11) 
);
defparam ff_cache0_data_mask_2_s8.INIT=8'h10;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(n5614_9),
    .I1(ff_cache0_data_15_11),
    .I2(n1505_19),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h00F8;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(n5614_9),
    .I1(ff_cache0_data_7_11),
    .I2(n1505_19),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h00F8;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(ff_cache3_address_16_15),
    .I1(ff_cache3_address_16_20),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5614_9),
    .I1(ff_cache0_data_31_11),
    .I2(n1505_19),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h00F8;
  LUT3 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(n132_3),
    .I1(n5270_7),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache1_data_mask_3_s8.INIT=8'h10;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_12),
    .I2(ff_cache0_data_31_11),
    .I3(n1336_4) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h0FBB;
  LUT4 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_cache1_data_31_18),
    .I1(ff_cache1_address_16_13),
    .I2(n5270_7),
    .I3(ff_cache1_data_mask_3_19) 
);
defparam ff_cache1_data_mask_3_s10.INIT=16'hF100;
  LUT3 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(ff_start),
    .I1(ff_cache1_data_en_11),
    .I2(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_3_s11.INIT=8'h40;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_12),
    .I2(ff_cache0_data_23_11),
    .I3(n1336_4) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h0FBB;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_12),
    .I2(ff_cache0_data_15_11),
    .I3(n1336_4) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h0FBB;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_12),
    .I2(ff_cache0_data_7_11),
    .I3(n1336_4) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h0FBB;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_data_mask_3_23),
    .I2(ff_cache2_address_16_17),
    .I3(n132_3) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h00F4;
  LUT3 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_cache2_data_mask_3_21),
    .I1(ff_start),
    .I2(ff_cache2_data_en_10) 
);
defparam ff_cache2_data_mask_3_s10.INIT=8'h10;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_11),
    .I0(ff_vram_valid_13),
    .I1(ff_vram_valid_14),
    .I2(n5859_8),
    .I3(w_command_vram_valid) 
);
defparam ff_vram_valid_s8.INIT=16'h000B;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_12),
    .I0(ff_cache_vram_rdata_en_10),
    .I1(ff_vram_valid_15),
    .I2(ff_busy_10),
    .I3(ff_vram_valid_16) 
);
defparam ff_vram_valid_s9.INIT=16'h004F;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_16),
    .I0(n1505_19),
    .I1(n6679_15),
    .I2(ff_cache_vram_write),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_vram_address_16_s13.INIT=16'h008F;
  LUT4 ff_vram_address_16_s14 (
    .F(ff_vram_address_16_17),
    .I0(ff_vram_valid_13),
    .I1(ff_vram_valid_14),
    .I2(n5859_8),
    .I3(ff_cache_vram_rdata_en_19) 
);
defparam ff_vram_address_16_s14.INIT=16'hF400;
  LUT2 n6397_s4 (
    .F(n6397_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n6397_s4.INIT=4'h9;
  LUT3 n6395_s6 (
    .F(n6395_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6395_s6.INIT=8'h40;
  LUT4 n6681_s11 (
    .F(n6681_16),
    .I0(n6681_18),
    .I1(ff_priority[1]),
    .I2(n6681_19),
    .I3(n5851_19) 
);
defparam n6681_s11.INIT=16'h8F00;
  LUT2 n6679_s8 (
    .F(n6679_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6679_s8.INIT=4'h6;
  LUT4 n1505_s7 (
    .F(n1505_12),
    .I0(ff_cache0_address_15_13),
    .I1(n1505_15),
    .I2(ff_priority[0]),
    .I3(n131_9) 
);
defparam n1505_s7.INIT=16'hCA00;
  LUT4 n1504_s6 (
    .F(n1504_11),
    .I0(ff_cache0_address_15_13),
    .I1(n1505_15),
    .I2(ff_priority[0]),
    .I3(n130_9) 
);
defparam n1504_s6.INIT=16'hCA00;
  LUT4 n1503_s6 (
    .F(n1503_11),
    .I0(ff_cache0_address_15_13),
    .I1(n1505_15),
    .I2(ff_priority[0]),
    .I3(n129_9) 
);
defparam n1503_s6.INIT=16'hCA00;
  LUT4 n1502_s6 (
    .F(n1502_11),
    .I0(ff_cache0_address_15_13),
    .I1(n1505_15),
    .I2(ff_priority[0]),
    .I3(n128_9) 
);
defparam n1502_s6.INIT=16'hCA00;
  LUT2 n5614_s4 (
    .F(n5614_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5614_s4.INIT=4'h4;
  LUT2 ff_flush_state_1_s5 (
    .F(ff_flush_state_1_10),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]) 
);
defparam ff_flush_state_1_s5.INIT=4'h4;
  LUT2 n370_s18 (
    .F(n370_38),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]) 
);
defparam n370_s18.INIT=4'h4;
  LUT4 n4158_s9 (
    .F(n4158_12),
    .I0(ff_cache2_address_16_14),
    .I1(n1505_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n4158_s9.INIT=16'hCA00;
  LUT4 n4158_s10 (
    .F(n4158_13),
    .I0(ff_cache0_address_15_13),
    .I1(n1505_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n4158_s10.INIT=16'h0C0A;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5852_s8.INIT=16'h3533;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(n5852_16),
    .I1(n5852_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5852_s9.INIT=16'hFA0C;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5852_s10.INIT=16'h3533;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(n5852_11),
    .I1(n5852_16),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5852_s12.INIT=16'h0C0A;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5853_s7.INIT=16'h3533;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(n5853_14),
    .I1(n5853_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5853_s8.INIT=16'hFA0C;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5853_s9.INIT=16'h3533;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(n5853_10),
    .I1(n5853_14),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5853_s10.INIT=16'h0C0A;
  LUT4 n5854_s5 (
    .F(n5854_8),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5854_s5.INIT=16'h3533;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5854_s6.INIT=16'h3533;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(n5854_13),
    .I1(n5854_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5854_s7.INIT=16'hFA0C;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(n5854_9),
    .I1(n5854_14),
    .I2(ff_flush_state[2]),
    .I3(n5852_21) 
);
defparam n5854_s8.INIT=16'hCA00;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(n5854_8),
    .I1(n5854_13),
    .I2(ff_flush_state[2]),
    .I3(n5854_17) 
);
defparam n5854_s9.INIT=16'hCA00;
  LUT4 n5855_s5 (
    .F(n5855_8),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5855_s5.INIT=16'h3533;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5855_s6.INIT=16'h3533;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(n5855_14),
    .I1(n5855_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5855_s7.INIT=16'hFA0C;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5855_8),
    .I1(n5855_14),
    .I2(ff_flush_state[0]),
    .I3(n5855_16) 
);
defparam n5855_s8.INIT=16'hCA00;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(n5855_9),
    .I1(n5855_15),
    .I2(ff_flush_state[0]),
    .I3(n5855_19) 
);
defparam n5855_s9.INIT=16'hCA00;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n1505_14),
    .I3(ff_priority[0]) 
);
defparam n5856_s6.INIT=16'h5300;
  LUT2 n5856_s7 (
    .F(n5856_10),
    .I0(ff_priority[0]),
    .I1(n5856_15) 
);
defparam n5856_s7.INIT=4'h2;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5856_16),
    .I1(n5856_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5856_s8.INIT=16'hFA03;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache2_address_16_14),
    .I3(ff_flush_state_1_10) 
);
defparam n5856_s9.INIT=16'h5300;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(n5856_15),
    .I1(n5856_17),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5856_s10.INIT=16'hCA00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n1505_14),
    .I3(n5856_18) 
);
defparam n5856_s11.INIT=16'h5300;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5857_s8.INIT=16'h3533;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(n5857_16),
    .I1(n5857_13),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5857_s9.INIT=16'h0CFA;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5857_s10.INIT=16'h3533;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_priority[0]),
    .I1(ff_cache_vram_write),
    .I2(n132_3),
    .I3(n5859_8) 
);
defparam n5857_s11.INIT=16'h0001;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(n5857_11),
    .I1(n5857_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5857_s12.INIT=16'hCA00;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5858_s7.INIT=16'h3533;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5858_14),
    .I1(n5858_12),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5858_s8.INIT=16'h0CFA;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5858_s9.INIT=16'h3533;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(n5858_10),
    .I1(n5858_14),
    .I2(ff_priority[1]),
    .I3(n5852_23) 
);
defparam n5858_s10.INIT=16'hCA00;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_14),
    .I1(n5859_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5859_s6.INIT=16'h0C0A;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(n5859_16),
    .I1(n5859_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5859_s7.INIT=16'hCA00;
  LUT3 n5859_s8 (
    .F(n5859_11),
    .I0(n103_9),
    .I1(ff_cache_vram_write),
    .I2(n132_3) 
);
defparam n5859_s8.INIT=8'h07;
  LUT3 n5859_s9 (
    .F(n5859_12),
    .I0(n5859_16),
    .I1(n5859_14),
    .I2(ff_flush_state[0]) 
);
defparam n5859_s9.INIT=8'hCA;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(n5859_17),
    .I1(ff_flush_state[1]),
    .I2(n5859_15),
    .I3(ff_flush_state[0]) 
);
defparam n5859_s10.INIT=16'h0F77;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5860_s6.INIT=16'h3533;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5860_12),
    .I1(n5860_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5860_s8.INIT=16'h0CFA;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5860_s9.INIT=16'h3533;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(n5860_9),
    .I1(n5860_14),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5860_s10.INIT=16'h0C0A;
  LUT4 n5861_s5 (
    .F(n5861_8),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5861_s5.INIT=16'h3533;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5861_s6.INIT=16'h3533;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(n5861_13),
    .I1(n5861_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5861_s7.INIT=16'h0CFA;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n5861_9),
    .I1(n5861_8),
    .I2(ff_flush_state[0]),
    .I3(n5855_16) 
);
defparam n5861_s8.INIT=16'hCA00;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(n5861_14),
    .I1(n5861_13),
    .I2(ff_flush_state[0]),
    .I3(n5855_19) 
);
defparam n5861_s9.INIT=16'hCA00;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5862_13),
    .I1(n5862_14),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5862_s8.INIT=16'h0CFA;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(n5862_14),
    .I1(n5862_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5862_s9.INIT=16'hCA00;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5863_s6.INIT=16'h3533;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5863_12),
    .I1(n5863_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5863_s8.INIT=16'h0CFA;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5863_s9.INIT=16'h3533;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(n5863_9),
    .I1(n5863_14),
    .I2(ff_flush_state[2]),
    .I3(n5857_20) 
);
defparam n5863_s10.INIT=16'hCA00;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5864_s6.INIT=16'h3533;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5864_12),
    .I1(n5864_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5864_s8.INIT=16'h0CFA;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5864_s9.INIT=16'h3533;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(n5864_9),
    .I1(n5864_14),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5864_s10.INIT=16'h0C0A;
  LUT4 n5865_s5 (
    .F(n5865_8),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5865_s5.INIT=16'h3533;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5865_s6.INIT=16'h3533;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(n5865_13),
    .I1(n5865_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5865_s7.INIT=16'h0CFA;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5865_9),
    .I1(n5865_8),
    .I2(ff_flush_state[0]),
    .I3(n5855_16) 
);
defparam n5865_s8.INIT=16'hCA00;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(n5865_14),
    .I1(n5865_13),
    .I2(ff_flush_state[0]),
    .I3(n5855_19) 
);
defparam n5865_s9.INIT=16'hCA00;
  LUT4 n5866_s5 (
    .F(n5866_8),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s5.INIT=16'h3533;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s6.INIT=16'h3533;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(n5866_13),
    .I1(n5866_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s7.INIT=16'h0CFA;
  LUT4 n5866_s8 (
    .F(n5866_11),
    .I0(n5866_9),
    .I1(n5866_8),
    .I2(ff_flush_state[0]),
    .I3(n5855_16) 
);
defparam n5866_s8.INIT=16'hCA00;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(n5866_14),
    .I1(n5866_13),
    .I2(ff_flush_state[0]),
    .I3(n5855_19) 
);
defparam n5866_s9.INIT=16'hCA00;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s6.INIT=16'h3533;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(n5867_12),
    .I1(n5867_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5867_s8.INIT=16'h0CFA;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s9.INIT=16'h3533;
  LUT4 n5867_s10 (
    .F(n5867_13),
    .I0(n5867_9),
    .I1(n5867_14),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5867_s10.INIT=16'h0C0A;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s5.INIT=16'h3533;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s6.INIT=16'h3533;
  LUT4 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_13),
    .I1(n5868_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5868_s7.INIT=16'h0CFA;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(n5868_8),
    .I1(n5868_13),
    .I2(ff_flush_state[2]),
    .I3(n5852_21) 
);
defparam n5868_s8.INIT=16'hCA00;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(n5868_9),
    .I1(n5868_14),
    .I2(ff_flush_state[2]),
    .I3(n5854_17) 
);
defparam n5868_s9.INIT=16'hCA00;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s7.INIT=16'h3533;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(n5869_12),
    .I1(n5869_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5869_s8.INIT=16'h0CFA;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s9.INIT=16'h3533;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(n5869_10),
    .I1(n5869_14),
    .I2(ff_flush_state[2]),
    .I3(n5857_20) 
);
defparam n5869_s10.INIT=16'hCA00;
  LUT2 n5870_s6 (
    .F(n5870_9),
    .I0(n5870_15),
    .I1(ff_flush_state[1]) 
);
defparam n5870_s6.INIT=4'h8;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s7.INIT=16'h3533;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_16),
    .I1(n5870_17),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5870_s8.INIT=16'hC05F;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_priority[0]),
    .I3(ff_cache0_address_15_13) 
);
defparam n5870_s9.INIT=16'h0A0C;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(n5870_10),
    .I1(ff_priority[0]),
    .I2(n132_3),
    .I3(ff_cache_vram_write) 
);
defparam n5870_s10.INIT=16'h000B;
  LUT4 n5870_s11 (
    .F(n5870_14),
    .I0(n5870_16),
    .I1(n5870_15),
    .I2(ff_priority[0]),
    .I3(n5870_18) 
);
defparam n5870_s11.INIT=16'hCA00;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n1505_14),
    .I3(n5871_14) 
);
defparam n5871_s5.INIT=16'h5300;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(n5871_15),
    .I1(n5871_16),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5871_s6.INIT=16'hAFC0;
  LUT4 n5871_s7 (
    .F(n5871_10),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n1505_15),
    .I3(n370_38) 
);
defparam n5871_s7.INIT=16'hAC00;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_15),
    .I1(n5871_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5871_s8.INIT=16'h0C0A;
  LUT4 n5871_s9 (
    .F(n5871_12),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n1505_15),
    .I3(ff_cache1_already_read_13) 
);
defparam n5871_s9.INIT=16'h5300;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n1505_14),
    .I3(ff_cache3_address_16_14) 
);
defparam n5871_s10.INIT=16'h5300;
  LUT4 n5872_s6 (
    .F(n5872_9),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s6.INIT=16'h3533;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s7.INIT=16'h3533;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_12),
    .I1(n5872_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s8.INIT=16'hFA0C;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s9.INIT=16'h3533;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s10.INIT=16'h3533;
  LUT4 n5872_s11 (
    .F(n5872_14),
    .I0(n5872_9),
    .I1(n5872_10),
    .I2(ff_flush_state[2]),
    .I3(n5857_20) 
);
defparam n5872_s11.INIT=16'hCA00;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_14),
    .I1(n5873_15),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5873_s5.INIT=16'hCA00;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n1505_14),
    .I3(n5856_18) 
);
defparam n5873_s6.INIT=16'h5300;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache2_address_16_14),
    .I3(ff_flush_state_1_10) 
);
defparam n5873_s7.INIT=16'h5300;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_15),
    .I1(n5873_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5873_s8.INIT=16'h0C0A;
  LUT4 n5873_s9 (
    .F(n5873_12),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n1505_14),
    .I3(ff_cache3_address_16_14) 
);
defparam n5873_s9.INIT=16'h5300;
  LUT4 n5873_s10 (
    .F(n5873_13),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache2_address_16_14),
    .I3(ff_cache2_already_read_11) 
);
defparam n5873_s10.INIT=16'h5300;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s5.INIT=16'h3533;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s6.INIT=16'h3533;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(n5874_13),
    .I1(n5874_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5874_s7.INIT=16'hFA0C;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(n5874_9),
    .I1(n5874_8),
    .I2(ff_flush_state[0]),
    .I3(n5855_16) 
);
defparam n5874_s8.INIT=16'hCA00;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(n5874_13),
    .I1(n5874_14),
    .I2(ff_flush_state[0]),
    .I3(n5855_19) 
);
defparam n5874_s9.INIT=16'hCA00;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(n5875_13),
    .I1(n5875_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5875_s5.INIT=16'h0C0A;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(n5875_15),
    .I1(n5875_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5875_s6.INIT=16'hCA00;
  LUT3 n5875_s7 (
    .F(n5875_10),
    .I0(n119_9),
    .I1(ff_cache_vram_write),
    .I2(n132_3) 
);
defparam n5875_s7.INIT=8'h07;
  LUT3 n5875_s8 (
    .F(n5875_11),
    .I0(n5875_15),
    .I1(n5875_13),
    .I2(ff_flush_state[0]) 
);
defparam n5875_s8.INIT=8'hCA;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(n5875_16),
    .I1(ff_flush_state[1]),
    .I2(n5875_14),
    .I3(ff_flush_state[0]) 
);
defparam n5875_s9.INIT=16'h0F77;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s5.INIT=16'h3533;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s6.INIT=16'h3533;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(n5876_13),
    .I1(n5876_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s7.INIT=16'hFA0C;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(n5876_9),
    .I1(n5876_13),
    .I2(ff_flush_state[0]),
    .I3(n5855_16) 
);
defparam n5876_s8.INIT=16'hCA00;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(n5876_8),
    .I1(n5876_14),
    .I2(ff_flush_state[0]),
    .I3(n5855_19) 
);
defparam n5876_s9.INIT=16'hCA00;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n1505_14),
    .I3(ff_cache3_address_16_14) 
);
defparam n5877_s5.INIT=16'h5300;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(n5877_14),
    .I1(n5877_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5877_s6.INIT=16'hF53F;
  LUT3 n5877_s7 (
    .F(n5877_10),
    .I0(n121_9),
    .I1(ff_cache_vram_write),
    .I2(n132_3) 
);
defparam n5877_s7.INIT=8'h07;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5877_16),
    .I3(ff_cache0_address_15_13) 
);
defparam n5877_s8.INIT=16'h0503;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n1505_14),
    .I3(n5856_18) 
);
defparam n5877_s9.INIT=16'h5300;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(n5877_15),
    .I1(n5877_14),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5877_s10.INIT=16'hF53F;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache2_address_16_14),
    .I3(ff_flush_state_1_10) 
);
defparam n5878_s6.INIT=16'h5300;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(n5878_15),
    .I1(n5878_16),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5878_s7.INIT=16'h3FF5;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache2_address_16_14),
    .I3(ff_cache2_already_read_11) 
);
defparam n5878_s8.INIT=16'h5300;
  LUT4 n5878_s9 (
    .F(n5878_12),
    .I0(n5878_14),
    .I1(n5878_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5878_s9.INIT=16'hCA00;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_already_read_12) 
);
defparam n5878_s10.INIT=16'h5300;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s5.INIT=16'h3533;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s6.INIT=16'h3533;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(n5879_13),
    .I1(n5879_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5879_s7.INIT=16'hFA0C;
  LUT4 n5879_s8 (
    .F(n5879_11),
    .I0(n5879_9),
    .I1(n5879_8),
    .I2(ff_flush_state[0]),
    .I3(n5855_16) 
);
defparam n5879_s8.INIT=16'hCA00;
  LUT4 n5879_s9 (
    .F(n5879_12),
    .I0(n5879_13),
    .I1(n5879_14),
    .I2(ff_flush_state[0]),
    .I3(n5855_19) 
);
defparam n5879_s9.INIT=16'hCA00;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s5.INIT=16'h3533;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s6.INIT=16'h3533;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(n5880_13),
    .I1(n5880_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s7.INIT=16'hFA0C;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(n5880_9),
    .I1(n5880_13),
    .I2(ff_flush_state[2]),
    .I3(n5854_17) 
);
defparam n5880_s8.INIT=16'hCA00;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(n5880_8),
    .I1(n5880_14),
    .I2(ff_flush_state[2]),
    .I3(n5852_21) 
);
defparam n5880_s9.INIT=16'hCA00;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s6.INIT=16'h3533;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s7.INIT=16'h3533;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(n5881_12),
    .I1(n5881_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s8.INIT=16'hFA0C;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s9.INIT=16'h3533;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s10.INIT=16'h3533;
  LUT4 n5881_s11 (
    .F(n5881_14),
    .I0(n5881_10),
    .I1(n5881_9),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5881_s11.INIT=16'h0C0A;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s5.INIT=16'h3533;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s6.INIT=16'h3533;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(n5882_13),
    .I1(n5882_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5882_s7.INIT=16'hFA0C;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(n5882_9),
    .I1(n5882_8),
    .I2(ff_flush_state[0]),
    .I3(n5855_16) 
);
defparam n5882_s8.INIT=16'hCA00;
  LUT4 n5882_s9 (
    .F(n5882_12),
    .I0(n5882_13),
    .I1(n5882_14),
    .I2(ff_flush_state[0]),
    .I3(n5855_19) 
);
defparam n5882_s9.INIT=16'hCA00;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s5.INIT=16'h3533;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s6.INIT=16'h3533;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(n5883_13),
    .I1(n5883_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5883_s7.INIT=16'hFA0C;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_9),
    .I1(n5883_8),
    .I2(ff_flush_state[0]),
    .I3(n5855_16) 
);
defparam n5883_s8.INIT=16'hCA00;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(n5883_13),
    .I1(n5883_14),
    .I2(ff_flush_state[0]),
    .I3(n5855_19) 
);
defparam n5883_s9.INIT=16'hCA00;
  LUT2 ff_cache0_already_read_s8 (
    .F(ff_cache0_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s8.INIT=4'h1;
  LUT4 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s8.INIT=16'hB0BB;
  LUT2 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_13),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_already_read_s9.INIT=4'h4;
  LUT2 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s7.INIT=4'h4;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT4 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_12),
    .I0(n6679_15),
    .I1(ff_cache_vram_write),
    .I2(n1505_19),
    .I3(n5270_7) 
);
defparam ff_cache3_already_read_s8.INIT=16'h00BF;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache_vram_rdata_en_12),
    .I1(ff_cache_vram_rdata_en_13),
    .I2(ff_cache_vram_rdata_en_14),
    .I3(ff_cache_vram_rdata_en_21) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h004F;
  LUT4 n6679_s9 (
    .F(n6679_15),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam n6679_s9.INIT=16'h8000;
  LUT2 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_13),
    .I0(n5852_17),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s8.INIT=4'h4;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_cache1_already_read_13),
    .I1(n6679_15),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s7.INIT=16'h7077;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(n1505_19),
    .I2(n1505_15),
    .I3(ff_cache1_already_read_13) 
);
defparam ff_cache1_address_16_s8.INIT=16'h4000;
  LUT2 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(n6681_18),
    .I1(ff_cache2_data_en) 
);
defparam ff_cache2_address_16_s9.INIT=4'h4;
  LUT4 ff_cache2_address_16_s10 (
    .F(ff_cache2_address_16_15),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_11),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s10.INIT=16'h8F00;
  LUT2 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_address_16_s9.INIT=4'h8;
  LUT4 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_15),
    .I0(n69_3),
    .I1(n1505_14),
    .I2(ff_cache3_address_16_14),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_address_16_s10.INIT=16'h007F;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_14),
    .I0(ff_cache3_address_16_14),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache3_data_en),
    .I3(n69_3) 
);
defparam ff_cache3_data_31_s9.INIT=16'h7303;
  LUT4 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_10),
    .I0(n6679_15),
    .I1(ff_cache_vram_write),
    .I2(n1505_19),
    .I3(ff_cache_vram_rdata_en_23) 
);
defparam ff_vram_wdata_31_s7.INIT=16'hB000;
  LUT3 ff_cache0_data_en_s7 (
    .F(ff_cache0_data_en_12),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache0_data_en_s7.INIT=8'h3E;
  LUT3 ff_cache2_data_en_s6 (
    .F(ff_cache2_data_en_11),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam ff_cache2_data_en_s6.INIT=8'h3E;
  LUT2 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_10),
    .I0(ff_flush_state[1]),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_cache3_data_en_s5.INIT=4'h4;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(n1505_19),
    .I1(ff_cache0_address_15_13),
    .I2(ff_cache0_already_read_12),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'h007F;
  LUT3 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(n18_3),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache1_data_mask_3_13) 
);
defparam ff_cache0_data_mask_2_s10.INIT=8'h80;
  LUT2 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(ff_start),
    .I1(ff_cache3_data_en_9) 
);
defparam ff_cache3_data_mask_3_s10.INIT=4'h4;
  LUT4 ff_vram_valid_s10 (
    .F(ff_vram_valid_13),
    .I0(n1505_14),
    .I1(ff_vram_valid_17),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_vram_valid_s10.INIT=16'hCDC0;
  LUT4 ff_vram_valid_s11 (
    .F(ff_vram_valid_14),
    .I0(n1505_15),
    .I1(ff_cache2_address_16_14),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam ff_vram_valid_s11.INIT=16'hFACF;
  LUT4 ff_vram_valid_s12 (
    .F(ff_vram_valid_15),
    .I0(n1505_19),
    .I1(n6679_15),
    .I2(ff_cache_vram_write),
    .I3(ff_cache_vram_rdata_en_23) 
);
defparam ff_vram_valid_s12.INIT=16'h8F00;
  LUT4 ff_vram_valid_s13 (
    .F(ff_vram_valid_16),
    .I0(ff_vram_valid_21),
    .I1(n1477_4),
    .I2(ff_vram_valid_19),
    .I3(w_command_vram_valid) 
);
defparam ff_vram_valid_s13.INIT=16'h0700;
  LUT4 n6681_s12 (
    .F(n6681_17),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n6681_s12.INIT=16'h8000;
  LUT4 n6681_s13 (
    .F(n6681_18),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n6681_s13.INIT=16'h8000;
  LUT4 n6681_s14 (
    .F(n6681_19),
    .I0(n5852_17),
    .I1(n5855_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6681_s14.INIT=16'h03F5;
  LUT2 n1505_s9 (
    .F(n1505_14),
    .I0(n6681_17),
    .I1(ff_cache3_data_en) 
);
defparam n1505_s9.INIT=4'h4;
  LUT2 n1505_s10 (
    .F(n1505_15),
    .I0(n5855_13),
    .I1(ff_cache1_data_en) 
);
defparam n1505_s10.INIT=4'h4;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5852_s13.INIT=16'h3533;
  LUT4 n5852_s14 (
    .F(n5852_17),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5852_s14.INIT=16'h8000;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5853_s11.INIT=16'h3533;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5854_s10.INIT=16'h3533;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5854_s11.INIT=16'h3533;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5855_s10.INIT=16'h8000;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5855_s11.INIT=16'h3533;
  LUT4 n5855_s12 (
    .F(n5855_15),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5855_s12.INIT=16'h3533;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n5859_8) 
);
defparam n5855_s13.INIT=16'h000E;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5856_s12.INIT=16'h3533;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5856_s13.INIT=16'hCACC;
  LUT4 n5856_s14 (
    .F(n5856_17),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5856_s14.INIT=16'h3533;
  LUT3 n5856_s15 (
    .F(n5856_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n5856_s15.INIT=8'h10;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5857_s13.INIT=16'h3533;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5858_s11.INIT=16'h3533;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5859_s11.INIT=16'h3533;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5859_s12.INIT=16'h3533;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5859_s13.INIT=16'h3533;
  LUT4 n5859_s14 (
    .F(n5859_17),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5859_s14.INIT=16'h3533;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5860_s11.INIT=16'h3533;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5861_s10.INIT=16'h3533;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5861_s11.INIT=16'h3533;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5862_s10.INIT=16'h3533;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5862_s11.INIT=16'h3533;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5863_s11.INIT=16'h3533;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5864_s11.INIT=16'h3533;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5865_s10.INIT=16'h3533;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5865_s11.INIT=16'h3533;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s10.INIT=16'h3533;
  LUT4 n5866_s11 (
    .F(n5866_14),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s11.INIT=16'h3533;
  LUT4 n5867_s11 (
    .F(n5867_14),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s11.INIT=16'h3533;
  LUT4 n5868_s10 (
    .F(n5868_13),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s10.INIT=16'h3533;
  LUT4 n5868_s11 (
    .F(n5868_14),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s11.INIT=16'h3533;
  LUT4 n5869_s11 (
    .F(n5869_14),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s11.INIT=16'h3533;
  LUT4 n5870_s12 (
    .F(n5870_15),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s12.INIT=16'h3533;
  LUT4 n5870_s13 (
    .F(n5870_16),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s13.INIT=16'h3533;
  LUT4 n5870_s14 (
    .F(n5870_17),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s14.INIT=16'hCACC;
  LUT3 n5870_s15 (
    .F(n5870_18),
    .I0(ff_cache_vram_write),
    .I1(n132_3),
    .I2(ff_priority[1]) 
);
defparam n5870_s15.INIT=8'h10;
  LUT2 n5871_s11 (
    .F(n5871_14),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam n5871_s11.INIT=4'h4;
  LUT4 n5871_s12 (
    .F(n5871_15),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s12.INIT=16'h3533;
  LUT4 n5871_s13 (
    .F(n5871_16),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s13.INIT=16'h3533;
  LUT4 n5873_s11 (
    .F(n5873_14),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s11.INIT=16'h3533;
  LUT4 n5873_s12 (
    .F(n5873_15),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s12.INIT=16'h3533;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s10.INIT=16'h3533;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s11.INIT=16'h3533;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s10.INIT=16'h3533;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s11.INIT=16'h3533;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s12.INIT=16'h3533;
  LUT4 n5875_s13 (
    .F(n5875_16),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s13.INIT=16'h3533;
  LUT4 n5876_s10 (
    .F(n5876_13),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s10.INIT=16'h3533;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s11.INIT=16'h3533;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s11.INIT=16'h3533;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s12.INIT=16'h3533;
  LUT4 n5877_s13 (
    .F(n5877_16),
    .I0(ff_flush_state[1]),
    .I1(n5877_17),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5877_s13.INIT=16'h0FFB;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s11.INIT=16'h3533;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6681_17),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s12.INIT=16'h3533;
  LUT4 n5878_s13 (
    .F(n5878_16),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s13.INIT=16'h3533;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s10.INIT=16'h3533;
  LUT4 n5879_s11 (
    .F(n5879_14),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s11.INIT=16'h3533;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s10.INIT=16'h3533;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s11.INIT=16'h3533;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s10.INIT=16'h3533;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s11.INIT=16'h3533;
  LUT4 n5883_s10 (
    .F(n5883_13),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5855_13),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s10.INIT=16'h3533;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s11.INIT=16'h3533;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache3_already_read),
    .I1(n577_9),
    .I2(ff_cache3_address_16_11),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h004F;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache2_already_read),
    .I1(w_cache2_hit),
    .I2(n534_9),
    .I3(n1336_4) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'h00BF;
  LUT4 ff_cache_vram_rdata_en_s11 (
    .F(ff_cache_vram_rdata_en_14),
    .I0(ff_cache1_already_read),
    .I1(n491_9),
    .I2(n1336_4),
    .I3(n5614_9) 
);
defparam ff_cache_vram_rdata_en_s11.INIT=16'h004F;
  LUT4 ff_vram_valid_s14 (
    .F(ff_vram_valid_17),
    .I0(n5852_17),
    .I1(ff_cache0_data_en),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_vram_valid_s14.INIT=16'hFB0F;
  LUT4 ff_vram_valid_s16 (
    .F(ff_vram_valid_19),
    .I0(w_cpu_vram_valid),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n558_3),
    .I3(n1477_6) 
);
defparam ff_vram_valid_s16.INIT=16'h4000;
  LUT3 n5877_s14 (
    .F(n5877_17),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]) 
);
defparam n5877_s14.INIT=8'h01;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_17),
    .I0(ff_cache_vram_rdata_en_23),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(ff_cache_vram_rdata_en_25) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h7500;
  LUT4 n5884_s10 (
    .F(n5884_14),
    .I0(n128_8),
    .I1(n128_9),
    .I2(n5607_12),
    .I3(n5859_8) 
);
defparam n5884_s10.INIT=16'h11F0;
  LUT4 n5885_s10 (
    .F(n5885_14),
    .I0(n129_8),
    .I1(n129_9),
    .I2(n5608_12),
    .I3(n5859_8) 
);
defparam n5885_s10.INIT=16'h11F0;
  LUT4 n5886_s10 (
    .F(n5886_14),
    .I0(n130_8),
    .I1(n130_9),
    .I2(n5609_12),
    .I3(n5859_8) 
);
defparam n5886_s10.INIT=16'h11F0;
  LUT4 n5887_s10 (
    .F(n5887_14),
    .I0(n131_8),
    .I1(n131_9),
    .I2(n5610_12),
    .I3(n5859_8) 
);
defparam n5887_s10.INIT=16'h11F0;
  LUT3 n5878_s14 (
    .F(n5878_18),
    .I0(n5878_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n5878_s14.INIT=8'h20;
  LUT4 n370_s19 (
    .F(n370_40),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state_2_9) 
);
defparam n370_s19.INIT=16'h1000;
  LUT4 ff_vram_valid_s17 (
    .F(ff_vram_valid_21),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n558_3),
    .I2(w_sdram_refresh),
    .I3(ff_vram_refresh) 
);
defparam ff_vram_valid_s17.INIT=16'h0004;
  LUT4 ff_cache1_already_read_s10 (
    .F(ff_cache1_already_read_15),
    .I0(w_command_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_already_read_s10.INIT=16'h0800;
  LUT3 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s9.INIT=8'h80;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_16),
    .I0(n6679_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s10.INIT=16'hFD00;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(w_command_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s10.INIT=16'h0008;
  LUT4 ff_flush_state_1_s6 (
    .F(ff_flush_state_1_12),
    .I0(ff_flush_state_2_9),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state_2_11) 
);
defparam ff_flush_state_1_s6.INIT=16'hDF00;
  LUT3 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_19),
    .I0(w_command_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=8'h01;
  LUT4 ff_flush_state_2_s5 (
    .F(ff_flush_state_2_11),
    .I0(w_command_vram_valid),
    .I1(n5857_20),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s5.INIT=16'hFFF4;
  LUT4 ff_cache2_address_16_s11 (
    .F(ff_cache2_address_16_17),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5270_7) 
);
defparam ff_cache2_address_16_s11.INIT=16'hBF00;
  LUT4 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_14),
    .I0(w_command_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s9.INIT=16'h0800;
  LUT4 n6681_s15 (
    .F(n6681_21),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6681_17),
    .I3(ff_cache_vram_write) 
);
defparam n6681_s15.INIT=16'hF700;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_data_31_s10.INIT=16'h8000;
  LUT4 ff_cache3_address_16_s12 (
    .F(ff_cache3_address_16_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache3_address_16_s12.INIT=16'h8F00;
  LUT4 ff_cache2_data_mask_1_s8 (
    .F(ff_cache2_data_mask_1_14),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_1_s8.INIT=16'h3055;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(n5270_7),
    .I1(ff_cache3_data_31_14),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(n5270_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_13),
    .I0(n5270_7),
    .I1(ff_cache1_data_31_20),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s7.INIT=16'h0100;
  LUT4 n5613_s4 (
    .F(n5613_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5614_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5613_s4.INIT=16'h0BFF;
  LUT4 n5618_s5 (
    .F(n5618_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1336_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5618_s5.INIT=16'h0BFF;
  LUT4 n5628_s4 (
    .F(n5628_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache3_address_16_11),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5628_s4.INIT=16'h0BFF;
  LUT4 ff_cache2_data_mask_2_s8 (
    .F(ff_cache2_data_mask_2_14),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_2_s8.INIT=16'h3055;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(n5270_7),
    .I1(ff_cache3_data_31_14),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(n5270_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(n5270_7),
    .I1(ff_cache1_data_31_20),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s7.INIT=16'h0100;
  LUT4 n5612_s4 (
    .F(n5612_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5614_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5612_s4.INIT=16'h0BFF;
  LUT4 n5617_s5 (
    .F(n5617_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1336_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5617_s5.INIT=16'h0BFF;
  LUT4 n5622_s5 (
    .F(n5622_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5622_s5.INIT=16'h0BFF;
  LUT4 n5627_s4 (
    .F(n5627_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_address_16_11),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5627_s4.INIT=16'h0BFF;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'hC055;
  LUT4 ff_cache3_data_31_s11 (
    .F(ff_cache3_data_31_18),
    .I0(n5270_7),
    .I1(ff_cache3_data_31_14),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_31_s11.INIT=16'h1000;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_15),
    .I0(n5270_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_31_s9.INIT=16'h1000;
  LUT4 ff_cache1_data_31_s10 (
    .F(ff_cache1_data_31_16),
    .I0(n5270_7),
    .I1(ff_cache1_data_31_20),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s10.INIT=16'h1000;
  LUT4 n5611_s4 (
    .F(n5611_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5614_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5611_s4.INIT=16'h07FF;
  LUT4 n5616_s5 (
    .F(n5616_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1336_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5616_s5.INIT=16'h07FF;
  LUT4 n5626_s4 (
    .F(n5626_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_address_16_11),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5626_s4.INIT=16'h07FF;
  LUT4 ff_cache2_data_mask_0_s8 (
    .F(ff_cache2_data_mask_0_14),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_0_s8.INIT=16'h0355;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(n5270_7),
    .I1(ff_cache3_data_31_14),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(n5270_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_13),
    .I0(n5270_7),
    .I1(ff_cache1_data_31_20),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s7.INIT=16'h0001;
  LUT4 n5614_s5 (
    .F(n5614_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5614_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5614_s5.INIT=16'h0EFF;
  LUT4 n5619_s5 (
    .F(n5619_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1336_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5619_s5.INIT=16'h0EFF;
  LUT4 n5624_s5 (
    .F(n5624_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5624_s5.INIT=16'h0EFF;
  LUT4 n5629_s4 (
    .F(n5629_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_address_16_11),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5629_s4.INIT=16'h0EFF;
  LUT4 n1505_s11 (
    .F(n1505_17),
    .I0(ff_cache2_address_16_14),
    .I1(n6681_17),
    .I2(ff_cache3_data_en),
    .I3(ff_priority[0]) 
);
defparam n1505_s11.INIT=16'hCF55;
  LUT4 n5862_s12 (
    .F(n5862_16),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5862_s12.INIT=16'h3533;
  LUT4 n5858_s12 (
    .F(n5858_16),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5858_s12.INIT=16'h3533;
  LUT4 n5857_s14 (
    .F(n5857_18),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5852_17),
    .I3(ff_cache0_data_en) 
);
defparam n5857_s14.INIT=16'h3533;
  LUT4 ff_cache2_data_31_s10 (
    .F(ff_cache2_data_31_17),
    .I0(ff_cache2_address_16_15),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s10.INIT=16'h0075;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_17),
    .I0(ff_cache3_address_16_18),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'h7500;
  LUT4 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_21),
    .I0(ff_cache0_already_read),
    .I1(n448_9),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=16'h0400;
  LUT3 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_18),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache1_data_31_s11.INIT=8'hB0;
  LUT4 n1505_s12 (
    .F(n1505_19),
    .I0(n1336_4),
    .I1(n18_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_already_read_12) 
);
defparam n1505_s12.INIT=16'h4500;
  LUT4 n6680_s6 (
    .F(n6680_13),
    .I0(n1336_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6680_s6.INIT=16'hB0BB;
  LUT3 n5008_s5 (
    .F(n5008_10),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(n5270_7) 
);
defparam n5008_s5.INIT=8'h0B;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(n132_3),
    .I1(ff_start),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache1_data_en_11) 
);
defparam ff_cache0_already_read_s11.INIT=16'h0100;
  LUT4 n5869_s12 (
    .F(n5869_16),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s12.INIT=16'h3533;
  LUT4 n5867_s12 (
    .F(n5867_16),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s12.INIT=16'h3533;
  LUT4 n5864_s12 (
    .F(n5864_16),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5864_s12.INIT=16'h3533;
  LUT4 n5863_s12 (
    .F(n5863_16),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5863_s12.INIT=16'h3533;
  LUT4 n5862_s13 (
    .F(n5862_18),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5862_s13.INIT=16'h3533;
  LUT4 n5860_s12 (
    .F(n5860_16),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5860_s12.INIT=16'h3533;
  LUT4 n5853_s12 (
    .F(n5853_16),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5853_s12.INIT=16'h3533;
  LUT4 n5852_s15 (
    .F(n5852_19),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6681_18),
    .I3(ff_cache2_data_en) 
);
defparam n5852_s15.INIT=16'h3533;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_21),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_15),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'h0B00;
  LUT4 ff_cache3_address_16_s13 (
    .F(ff_cache3_address_16_20),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(n5270_7),
    .I3(n6679_19) 
);
defparam ff_cache3_address_16_s13.INIT=16'h0B00;
  LUT4 ff_cache3_data_31_s12 (
    .F(ff_cache3_data_31_20),
    .I0(n5270_7),
    .I1(n52_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache3_data_31_s12.INIT=16'hEF00;
  LUT4 n6679_s11 (
    .F(n6679_19),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6679_s11.INIT=16'hB0BB;
  LUT4 ff_cache2_data_mask_3_s15 (
    .F(ff_cache2_data_mask_3_23),
    .I0(ff_cache1_data_31_18),
    .I1(n35_3),
    .I2(ff_cache1_data_en),
    .I3(n5270_7) 
);
defparam ff_cache2_data_mask_3_s15.INIT=16'h0075;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_20),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_12),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s12.INIT=16'hB0BB;
  LUT3 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_19),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_12) 
);
defparam ff_cache0_already_read_s12.INIT=8'hB0;
  LUT4 n5008_s7 (
    .F(n1343_5),
    .I0(n501_9),
    .I1(n1203_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5008_s7.INIT=16'hCACC;
  LUT4 n5007_s6 (
    .F(n1342_5),
    .I0(n500_9),
    .I1(n1202_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5007_s6.INIT=16'hCACC;
  LUT4 n5006_s6 (
    .F(n1341_5),
    .I0(n499_9),
    .I1(n1201_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5006_s6.INIT=16'hCACC;
  LUT4 n5005_s6 (
    .F(n1340_5),
    .I0(n498_9),
    .I1(n1200_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5005_s6.INIT=16'hCACC;
  LUT4 n5004_s6 (
    .F(n1339_5),
    .I0(n497_9),
    .I1(n1199_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5004_s6.INIT=16'hCACC;
  LUT4 n5003_s6 (
    .F(n1338_5),
    .I0(n496_9),
    .I1(n1198_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5003_s6.INIT=16'hCACC;
  LUT4 n5002_s6 (
    .F(n1337_5),
    .I0(n495_9),
    .I1(n1197_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5002_s6.INIT=16'hCACC;
  LUT4 n5001_s8 (
    .F(n1336_6),
    .I0(n494_9),
    .I1(n1196_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5001_s8.INIT=16'hCACC;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_already_read_15) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'h0001;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache3_data_31_16) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h0001;
  LUT4 n5623_s6 (
    .F(n5623_12),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache_vram_write) 
);
defparam n5623_s6.INIT=16'h0100;
  LUT4 ff_cache0_data_en_s8 (
    .F(ff_cache0_data_en_14),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_en_s8.INIT=16'h0001;
  LUT4 n5857_s15 (
    .F(n5857_20),
    .I0(n5859_8),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5857_s15.INIT=16'h5554;
  LUT4 n5851_s14 (
    .F(n5851_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5859_8) 
);
defparam n5851_s14.INIT=16'h0001;
  LUT4 n6678_s6 (
    .F(n6678_12),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6678_s6.INIT=16'h0001;
  LUT3 n5855_s15 (
    .F(n5855_19),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_flush_state[2]) 
);
defparam n5855_s15.INIT=8'h70;
  LUT4 n5854_s13 (
    .F(n5854_17),
    .I0(ff_flush_state[0]),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n132_3) 
);
defparam n5854_s13.INIT=16'h1500;
  LUT3 n5852_s16 (
    .F(n5852_21),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_flush_state[0]) 
);
defparam n5852_s16.INIT=8'h70;
  LUT3 n5856_s16 (
    .F(n5856_20),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5623_12) 
);
defparam n5856_s16.INIT=8'h07;
  LUT4 n5852_s17 (
    .F(n5852_23),
    .I0(ff_cache_vram_write),
    .I1(n132_3),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5852_s17.INIT=16'h0111;
  LUT4 n5851_s16 (
    .F(n5851_21),
    .I0(n388_15),
    .I1(n95_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5851_s16.INIT=16'hCAAA;
  LUT4 n5850_s15 (
    .F(n5850_19),
    .I0(n387_15),
    .I1(n94_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5850_s15.INIT=16'hCAAA;
  LUT4 n5849_s15 (
    .F(n5849_19),
    .I0(n386_15),
    .I1(n93_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5849_s15.INIT=16'hCAAA;
  LUT4 n5848_s15 (
    .F(n5848_19),
    .I0(n385_15),
    .I1(n92_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5848_s15.INIT=16'hCAAA;
  LUT4 n5847_s15 (
    .F(n5847_19),
    .I0(n384_15),
    .I1(n91_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5847_s15.INIT=16'hCAAA;
  LUT4 n5846_s15 (
    .F(n5846_19),
    .I0(n383_15),
    .I1(n90_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5846_s15.INIT=16'hCAAA;
  LUT4 n5845_s15 (
    .F(n5845_19),
    .I0(n382_15),
    .I1(n89_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5845_s15.INIT=16'hCAAA;
  LUT4 n5844_s15 (
    .F(n5844_19),
    .I0(n381_15),
    .I1(n88_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5844_s15.INIT=16'hCAAA;
  LUT4 n5843_s15 (
    .F(n5843_19),
    .I0(n380_15),
    .I1(n87_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5843_s15.INIT=16'hCAAA;
  LUT4 n5842_s15 (
    .F(n5842_19),
    .I0(n379_15),
    .I1(n86_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5842_s15.INIT=16'hCAAA;
  LUT4 n5841_s15 (
    .F(n5841_19),
    .I0(n378_15),
    .I1(n85_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5841_s15.INIT=16'hCAAA;
  LUT4 n5840_s15 (
    .F(n5840_19),
    .I0(n377_15),
    .I1(n84_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5840_s15.INIT=16'hCAAA;
  LUT4 n5839_s15 (
    .F(n5839_19),
    .I0(n376_15),
    .I1(n83_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5839_s15.INIT=16'hCAAA;
  LUT4 n5838_s15 (
    .F(n5838_19),
    .I0(n375_15),
    .I1(n82_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5838_s15.INIT=16'hCAAA;
  LUT4 n5837_s16 (
    .F(n5837_20),
    .I0(n374_16),
    .I1(n81_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5837_s16.INIT=16'hCAAA;
  LUT4 n5836_s12 (
    .F(n5836_18),
    .I0(n4158_11),
    .I1(n132_3),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5836_s12.INIT=16'h0DDD;
  LUT4 ff_cache1_data_en_s8 (
    .F(ff_cache1_data_en_14),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_data_en_s8.INIT=16'h1000;
  LUT4 n6680_s7 (
    .F(n6680_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6680_s7.INIT=16'h0100;
  LUT4 ff_cache_vram_rdata_en_s16 (
    .F(ff_cache_vram_rdata_en_23),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_en_s16.INIT=16'h0100;
  LUT4 ff_cache1_already_read_s11 (
    .F(ff_cache1_already_read_17),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache1_already_read_s11.INIT=16'h1000;
  LUT4 n5870_s16 (
    .F(n5870_20),
    .I0(n114_6),
    .I1(n114_7),
    .I2(ff_priority[1]),
    .I3(n5856_20) 
);
defparam n5870_s16.INIT=16'h0035;
  LUT4 ff_cache0_address_15_s11 (
    .F(ff_cache0_address_15_18),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_12),
    .I3(n5008_10) 
);
defparam ff_cache0_address_15_s11.INIT=16'hB000;
  LUT4 ff_cache_vram_rdata_en_s17 (
    .F(ff_cache_vram_rdata_en_25),
    .I0(n5851_19),
    .I1(w_command_vram_valid),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s17.INIT=16'h0002;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5071_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5072_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5073_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5074_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5075_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5076_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5077_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5078_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5079_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5080_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5081_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5082_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5083_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5084_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5142_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5143_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5144_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5145_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5146_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5147_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5148_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5149_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5150_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5151_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5152_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5153_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5154_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5155_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5156_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5158_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5164_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5166_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5172_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5612_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5613_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5614_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5270_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5070_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5071_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5072_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5073_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5074_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5075_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5076_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5077_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5078_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5079_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5080_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5081_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5082_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5083_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5084_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5142_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5143_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5144_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5145_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5146_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5147_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5148_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5149_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5150_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5151_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5152_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5153_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5154_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5155_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5156_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5158_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5164_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5166_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5172_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5616_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5617_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5618_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5619_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5270_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5070_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5071_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5072_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5073_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5074_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5075_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5076_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5077_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5078_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5079_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5080_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5081_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5082_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5083_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5084_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5142_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5143_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5144_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5145_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5146_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5147_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5148_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5149_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5150_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5151_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5152_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5153_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5154_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5155_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5156_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5158_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5164_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5166_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5172_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5621_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5622_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5623_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5624_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5270_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5070_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5071_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5072_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5073_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5074_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5075_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5076_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5077_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5078_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5079_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5080_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5081_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5082_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5083_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5084_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5142_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5143_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5144_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5145_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5146_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5147_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5148_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5149_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5150_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5151_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5152_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5153_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5154_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5155_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5156_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5158_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5164_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5166_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5172_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5626_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5627_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5628_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5629_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5270_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5837_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5838_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5839_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5840_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5841_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5842_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5843_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5844_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5845_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5846_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5847_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5848_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5849_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5850_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5851_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5836_18),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5852_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5853_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5854_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5855_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5856_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5857_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5858_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5859_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5860_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5861_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5862_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5863_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5864_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5865_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5866_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5867_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5868_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5869_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5870_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5871_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5872_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5873_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5874_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5875_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5876_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5877_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5878_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5879_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5880_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5881_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5882_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5883_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5884_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5885_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5886_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5887_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5001_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5002_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5003_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5004_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5005_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5006_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5007_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5008_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5009_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5070_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5611_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6395_10),
    .CLK(clk85m),
    .CE(ff_flush_state_2_11),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n370_40),
    .CLK(clk85m),
    .CE(ff_flush_state_1_12),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6397_8),
    .CLK(clk85m),
    .CE(ff_flush_state_2_11),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6678_12),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6678_12),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6678_12),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6678_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6679_10),
    .CLK(clk85m),
    .CE(n6680_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6680_9),
    .CLK(clk85m),
    .CE(n6680_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6681_14),
    .CLK(clk85m),
    .CE(ff_vram_valid_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6683_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n374_s12 (
    .O(n374_16),
    .I0(n374_13),
    .I1(n374_14),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n375_s11 (
    .O(n375_15),
    .I0(n375_12),
    .I1(n375_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n376_s11 (
    .O(n376_15),
    .I0(n376_12),
    .I1(n376_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n377_s11 (
    .O(n377_15),
    .I0(n377_12),
    .I1(n377_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n378_s11 (
    .O(n378_15),
    .I0(n378_12),
    .I1(n378_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n379_s11 (
    .O(n379_15),
    .I0(n379_12),
    .I1(n379_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n380_s11 (
    .O(n380_15),
    .I0(n380_12),
    .I1(n380_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n381_s11 (
    .O(n381_15),
    .I0(n381_12),
    .I1(n381_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n382_s11 (
    .O(n382_15),
    .I0(n382_12),
    .I1(n382_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n383_s11 (
    .O(n383_15),
    .I0(n383_12),
    .I1(n383_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n384_s11 (
    .O(n384_15),
    .I0(n384_12),
    .I1(n384_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n385_s11 (
    .O(n385_15),
    .I0(n385_12),
    .I1(n385_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n386_s11 (
    .O(n386_15),
    .I0(n386_12),
    .I1(n386_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n387_s11 (
    .O(n387_15),
    .I0(n387_12),
    .I1(n387_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n388_s11 (
    .O(n388_15),
    .I0(n388_12),
    .I1(n388_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n5607_s11 (
    .O(n421_15),
    .I0(n421_12),
    .I1(n421_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n5608_s11 (
    .O(n422_15),
    .I0(n422_12),
    .I1(n422_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n5609_s11 (
    .O(n423_15),
    .I0(n423_12),
    .I1(n423_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n5610_s11 (
    .O(n424_15),
    .I0(n424_12),
    .I1(n424_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n448_s5 (
    .O(n448_9),
    .I0(n448_6),
    .I1(n448_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n451_s5 (
    .O(n451_9),
    .I0(n451_6),
    .I1(n451_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n452_s5 (
    .O(n452_9),
    .I0(n452_6),
    .I1(n452_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n453_s5 (
    .O(n453_9),
    .I0(n453_6),
    .I1(n453_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n454_s5 (
    .O(n454_9),
    .I0(n454_6),
    .I1(n454_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n455_s5 (
    .O(n455_9),
    .I0(n455_6),
    .I1(n455_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n456_s5 (
    .O(n456_9),
    .I0(n456_6),
    .I1(n456_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n457_s5 (
    .O(n457_9),
    .I0(n457_6),
    .I1(n457_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n458_s5 (
    .O(n458_9),
    .I0(n458_6),
    .I1(n458_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n491_s5 (
    .O(n491_9),
    .I0(n491_6),
    .I1(n491_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n494_s5 (
    .O(n494_9),
    .I0(n494_6),
    .I1(n494_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n495_s5 (
    .O(n495_9),
    .I0(n495_6),
    .I1(n495_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n496_s5 (
    .O(n496_9),
    .I0(n496_6),
    .I1(n496_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n497_s5 (
    .O(n497_9),
    .I0(n497_6),
    .I1(n497_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n498_s5 (
    .O(n498_9),
    .I0(n498_6),
    .I1(n498_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n499_s5 (
    .O(n499_9),
    .I0(n499_6),
    .I1(n499_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n500_s5 (
    .O(n500_9),
    .I0(n500_6),
    .I1(n500_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n501_s5 (
    .O(n501_9),
    .I0(n501_6),
    .I1(n501_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n534_s5 (
    .O(n534_9),
    .I0(n534_6),
    .I1(n534_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1196_s2 (
    .O(n537_9),
    .I0(n537_6),
    .I1(n537_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1197_s2 (
    .O(n538_9),
    .I0(n538_6),
    .I1(n538_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1198_s2 (
    .O(n539_9),
    .I0(n539_6),
    .I1(n539_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1199_s2 (
    .O(n540_9),
    .I0(n540_6),
    .I1(n540_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1200_s2 (
    .O(n541_9),
    .I0(n541_6),
    .I1(n541_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1201_s2 (
    .O(n542_9),
    .I0(n542_6),
    .I1(n542_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1202_s2 (
    .O(n543_9),
    .I0(n543_6),
    .I1(n543_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1203_s2 (
    .O(n544_9),
    .I0(n544_6),
    .I1(n544_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n577_s5 (
    .O(n577_9),
    .I0(n577_6),
    .I1(n577_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1196_s1 (
    .O(n580_9),
    .I0(n580_6),
    .I1(n580_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1197_s1 (
    .O(n581_9),
    .I0(n581_6),
    .I1(n581_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1198_s1 (
    .O(n582_9),
    .I0(n582_6),
    .I1(n582_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1199_s1 (
    .O(n583_9),
    .I0(n583_6),
    .I1(n583_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1200_s1 (
    .O(n584_9),
    .I0(n584_6),
    .I1(n584_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1201_s1 (
    .O(n585_9),
    .I0(n585_6),
    .I1(n585_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1202_s1 (
    .O(n586_9),
    .I0(n586_6),
    .I1(n586_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1203_s1 (
    .O(n587_9),
    .I0(n587_6),
    .I1(n587_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4766_s5 (
    .O(n4766_9),
    .I0(n4766_6),
    .I1(n4766_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4767_s5 (
    .O(n4767_9),
    .I0(n4767_6),
    .I1(n4767_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4768_s5 (
    .O(n4768_9),
    .I0(n4768_6),
    .I1(n4768_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4769_s5 (
    .O(n4769_9),
    .I0(n4769_6),
    .I1(n4769_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4770_s5 (
    .O(n4770_9),
    .I0(n4770_6),
    .I1(n4770_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4771_s5 (
    .O(n4771_9),
    .I0(n4771_6),
    .I1(n4771_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4772_s5 (
    .O(n4772_9),
    .I0(n4772_6),
    .I1(n4772_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4773_s5 (
    .O(n4773_9),
    .I0(n4773_6),
    .I1(n4773_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1196_s0 (
    .O(n1196_3),
    .I0(n580_9),
    .I1(n537_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1197_s0 (
    .O(n1197_3),
    .I0(n581_9),
    .I1(n538_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1198_s0 (
    .O(n1198_3),
    .I0(n582_9),
    .I1(n539_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1199_s0 (
    .O(n1199_3),
    .I0(n583_9),
    .I1(n540_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1200_s0 (
    .O(n1200_3),
    .I0(n584_9),
    .I1(n541_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1201_s0 (
    .O(n1201_3),
    .I0(n585_9),
    .I1(n542_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1202_s0 (
    .O(n1202_3),
    .I0(n586_9),
    .I1(n543_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1203_s0 (
    .O(n1203_3),
    .I0(n587_9),
    .I1(n544_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5607_s10 (
    .O(n4175_8),
    .I0(n1502_10),
    .I1(n128_7),
    .S0(ff_cache_vram_write) 
);
  MUX2_LUT5 n5608_s10 (
    .O(n4176_8),
    .I0(n1503_10),
    .I1(n129_7),
    .S0(ff_cache_vram_write) 
);
  MUX2_LUT5 n5609_s10 (
    .O(n4177_8),
    .I0(n1504_10),
    .I1(n130_7),
    .S0(ff_cache_vram_write) 
);
  MUX2_LUT5 n5610_s10 (
    .O(n4178_8),
    .I0(n1505_10),
    .I1(n131_7),
    .S0(ff_cache_vram_write) 
);
  MUX2_LUT6 n5607_s9 (
    .O(n5607_12),
    .I0(n4175_8),
    .I1(n421_15),
    .S0(n132_3) 
);
  MUX2_LUT6 n5608_s9 (
    .O(n5608_12),
    .I0(n4176_8),
    .I1(n422_15),
    .S0(n132_3) 
);
  MUX2_LUT6 n5609_s9 (
    .O(n5609_12),
    .I0(n4177_8),
    .I1(n423_15),
    .S0(n132_3) 
);
  MUX2_LUT6 n5610_s9 (
    .O(n5610_12),
    .I0(n4178_8),
    .I1(n424_15),
    .S0(n132_3) 
);
  MUX2_LUT5 n5001_s4 (
    .O(n5001_6),
    .I0(n5001_8),
    .I1(n1336_6),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5002_s3 (
    .O(n5002_5),
    .I0(n5002_7),
    .I1(n1337_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5003_s3 (
    .O(n5003_5),
    .I0(n5003_7),
    .I1(n1338_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5004_s3 (
    .O(n5004_5),
    .I0(n5004_7),
    .I1(n1339_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5005_s3 (
    .O(n5005_5),
    .I0(n5005_7),
    .I1(n1340_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5006_s3 (
    .O(n5006_5),
    .I0(n5006_7),
    .I1(n1341_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5007_s3 (
    .O(n5007_5),
    .I0(n5007_7),
    .I1(n1342_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5008_s3 (
    .O(n5008_5),
    .I0(n5008_7),
    .I1(n1343_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5837_s12 (
    .O(n5837_14),
    .I0(n5837_20),
    .I1(n4158_10),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5838_s12 (
    .O(n5838_14),
    .I0(n5838_19),
    .I1(n4159_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5839_s12 (
    .O(n5839_14),
    .I0(n5839_19),
    .I1(n4160_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5840_s12 (
    .O(n5840_14),
    .I0(n5840_19),
    .I1(n4161_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5841_s12 (
    .O(n5841_14),
    .I0(n5841_19),
    .I1(n4162_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5842_s12 (
    .O(n5842_14),
    .I0(n5842_19),
    .I1(n4163_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5843_s12 (
    .O(n5843_14),
    .I0(n5843_19),
    .I1(n4164_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5844_s12 (
    .O(n5844_14),
    .I0(n5844_19),
    .I1(n4165_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5845_s12 (
    .O(n5845_14),
    .I0(n5845_19),
    .I1(n4166_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5846_s12 (
    .O(n5846_14),
    .I0(n5846_19),
    .I1(n4167_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5847_s12 (
    .O(n5847_14),
    .I0(n5847_19),
    .I1(n4168_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5848_s12 (
    .O(n5848_14),
    .I0(n5848_19),
    .I1(n4169_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5849_s12 (
    .O(n5849_14),
    .I0(n5849_19),
    .I1(n4170_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5850_s12 (
    .O(n5850_14),
    .I0(n5850_19),
    .I1(n4171_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5851_s12 (
    .O(n5851_14),
    .I0(n5851_21),
    .I1(n4172_9),
    .S0(n5851_19) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  w_register_write,
  slot_reset_n_d,
  n1350_5,
  w_vram_address1_13_7,
  w_4colors_mode_5,
  w_4colors_mode,
  w_sprite_mode2_4,
  n801_33,
  n801_39,
  w_command_vram_rdata_en,
  n1477_4,
  w_cpu_vram_valid,
  n558_3,
  n1477_6,
  w_sdram_refresh,
  ff_vram_refresh,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_command_enable,
  n1050_17,
  n1038_16,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input w_register_write;
input slot_reset_n_d;
input n1350_5;
input w_vram_address1_13_7;
input w_4colors_mode_5;
input w_4colors_mode;
input w_sprite_mode2_4;
input n801_33;
input n801_39;
input w_command_vram_rdata_en;
input n1477_4;
input w_cpu_vram_valid;
input n558_3;
input n1477_6;
input w_sdram_refresh;
input ff_vram_refresh;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:0] reg_screen_mode;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_command_enable;
output n1050_17;
output n1038_16;
output w_command_vram_write;
output w_command_vram_valid;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n852_6;
wire n852_7;
wire n853_6;
wire n853_7;
wire n1730_3;
wire n1731_3;
wire n1743_3;
wire n1745_3;
wire n1755_3;
wire n1756_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n316_3;
wire n317_3;
wire n318_3;
wire n319_3;
wire n355_3;
wire n363_3;
wire n421_3;
wire n422_3;
wire n423_3;
wire n424_3;
wire n425_3;
wire n426_3;
wire n427_3;
wire n428_3;
wire n429_3;
wire n430_3;
wire n1875_3;
wire n1876_3;
wire n584_3;
wire n585_3;
wire n586_3;
wire n587_3;
wire n588_3;
wire n589_3;
wire n590_3;
wire n591_3;
wire n592_3;
wire n1908_3;
wire n1910_3;
wire n694_3;
wire n695_3;
wire n696_3;
wire n697_3;
wire n698_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire n1938_3;
wire n1946_3;
wire n1953_3;
wire n963_4;
wire n1016_3;
wire n1089_3;
wire n1136_3;
wire n1137_3;
wire n1138_3;
wire n2049_3;
wire ff_dx_8_8;
wire ff_nx_9_8;
wire ff_command_enable_6;
wire ff_state_5_8;
wire ff_cache_vram_valid_8;
wire ff_cache_vram_write_8;
wire ff_cache_vram_wdata_7_8;
wire ff_next_state_0_7;
wire n1109_9;
wire n1112_9;
wire n1115_9;
wire n1118_9;
wire n1121_9;
wire n1124_9;
wire n1127_9;
wire n1130_9;
wire n1020_11;
wire n1023_11;
wire n1026_11;
wire n1029_11;
wire n1032_11;
wire n1035_11;
wire n1038_11;
wire n1041_11;
wire n1044_11;
wire n1047_11;
wire n1050_11;
wire n1053_11;
wire n1056_11;
wire n1059_11;
wire n1062_11;
wire n1065_11;
wire n1068_11;
wire n1135_7;
wire n1134_7;
wire n1133_7;
wire n869_7;
wire n868_7;
wire n867_7;
wire n866_7;
wire n693_7;
wire n583_7;
wire ff_cache_flush_start_10;
wire n1003_21;
wire n1730_4;
wire n355_4;
wire n355_5;
wire n363_4;
wire n1875_4;
wire n584_4;
wire n584_5;
wire n585_4;
wire n585_5;
wire n586_4;
wire n587_4;
wire n588_4;
wire n588_5;
wire n589_4;
wire n590_4;
wire n591_4;
wire n694_4;
wire n695_4;
wire n696_4;
wire n697_4;
wire n698_4;
wire n699_4;
wire n700_4;
wire n701_4;
wire n702_4;
wire n963_5;
wire n1016_4;
wire n1136_4;
wire n1136_5;
wire n1136_6;
wire n1137_5;
wire n1137_6;
wire n1137_7;
wire n1138_4;
wire n1138_5;
wire n1138_6;
wire n2049_4;
wire ff_dx_8_9;
wire ff_dx_8_10;
wire ff_cache_vram_address_16_9;
wire ff_cache_vram_write_9;
wire ff_cache_vram_wdata_7_9;
wire ff_cache_vram_wdata_7_10;
wire n1109_10;
wire n1109_11;
wire n1109_12;
wire n1112_10;
wire n1112_11;
wire n1112_12;
wire n1115_10;
wire n1115_11;
wire n1118_10;
wire n1118_11;
wire n1121_10;
wire n1121_11;
wire n1121_12;
wire n1124_10;
wire n1124_11;
wire n1127_10;
wire n1127_11;
wire n1130_10;
wire n1020_12;
wire n1020_13;
wire n1023_12;
wire n1023_13;
wire n1026_12;
wire n1026_13;
wire n1026_14;
wire n1029_12;
wire n1029_13;
wire n1032_12;
wire n1032_13;
wire n1035_12;
wire n1035_13;
wire n1038_12;
wire n1038_13;
wire n1041_12;
wire n1044_12;
wire n1047_12;
wire n1050_13;
wire n1050_14;
wire n1053_12;
wire n1053_13;
wire n1053_14;
wire n1056_12;
wire n1056_13;
wire n1059_12;
wire n1059_13;
wire n1062_12;
wire n1062_13;
wire n1065_12;
wire n1065_13;
wire n1068_12;
wire n1068_13;
wire n1068_14;
wire n1135_9;
wire n1134_8;
wire n869_8;
wire n869_9;
wire n868_8;
wire n867_8;
wire n866_8;
wire n583_8;
wire ff_cache_flush_start_11;
wire ff_cache_flush_start_12;
wire n1003_22;
wire n1136_7;
wire n1136_8;
wire n1137_8;
wire n1137_9;
wire n1138_7;
wire n1138_8;
wire n1138_9;
wire ff_dx_8_11;
wire ff_dx_8_12;
wire n1109_13;
wire n1109_14;
wire n1112_13;
wire n1112_15;
wire n1112_16;
wire n1115_12;
wire n1115_13;
wire n1115_14;
wire n1115_15;
wire n1118_12;
wire n1118_13;
wire n1118_14;
wire n1121_13;
wire n1121_14;
wire n1121_15;
wire n1124_12;
wire n1127_12;
wire n1127_13;
wire n1130_11;
wire n1130_12;
wire n1026_15;
wire n1047_14;
wire n1050_16;
wire n1135_10;
wire n1134_9;
wire ff_cache_flush_start_13;
wire ff_dx_8_13;
wire n1112_17;
wire n1112_18;
wire n1112_19;
wire n1112_20;
wire n1112_21;
wire n1118_15;
wire n1118_16;
wire n1118_17;
wire n1121_16;
wire n1127_14;
wire n1130_13;
wire n1050_18;
wire n1135_11;
wire n1112_22;
wire n1112_23;
wire n1112_25;
wire n1137_11;
wire n933_9;
wire ff_cache_vram_address_16_11;
wire ff_command_enable_9;
wire n1050_20;
wire n1047_16;
wire n1050_22;
wire n865_11;
wire n864_11;
wire n863_11;
wire n862_11;
wire n1109_17;
wire n870_10;
wire ff_read_pixel_7_15;
wire n871_10;
wire n872_10;
wire n873_10;
wire n874_10;
wire n875_10;
wire n876_10;
wire n877_10;
wire n1135_13;
wire ff_maj;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n672_1;
wire n672_2;
wire n671_1;
wire n671_2;
wire n670_1;
wire n670_2;
wire n669_1;
wire n669_2;
wire n668_1;
wire n668_2;
wire n667_1;
wire n667_2;
wire n666_1;
wire n666_2;
wire n665_1;
wire n665_2;
wire n664_1;
wire n664_2;
wire n663_1;
wire n663_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n732_9;
wire n852_9;
wire n853_9;
wire ff_dix_3_3;
wire ff_diy_3_3;
wire w_cache_vram_rdata_en;
wire ff_busy;
wire [8:0] reg_sx;
wire [8:0] ff_sx;
wire [9:0] ff_sy;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [8:0] ff_ny;
wire [7:0] ff_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [5:0] ff_next_state;
wire [7:0] ff_source;
wire [8:0] ff_dx;
wire [9:0] ff_dy;
wire [9:0] ff_nx;
wire [9:0] ff_nyb;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [8:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n852_s6 (
    .F(n852_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_sx[0]) 
);
defparam n852_s6.INIT=8'hCA;
  LUT3 n852_s7 (
    .F(n852_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_sx[0]) 
);
defparam n852_s7.INIT=8'hCA;
  LUT3 n853_s6 (
    .F(n853_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_sx[0]) 
);
defparam n853_s6.INIT=8'hCA;
  LUT3 n853_s7 (
    .F(n853_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_sx[0]) 
);
defparam n853_s7.INIT=8'hCA;
  LUT4 n1730_s0 (
    .F(n1730_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1730_4) 
);
defparam n1730_s0.INIT=16'h1000;
  LUT4 n1731_s0 (
    .F(n1731_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1730_4) 
);
defparam n1731_s0.INIT=16'h0100;
  LUT4 n1743_s0 (
    .F(n1743_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1730_4) 
);
defparam n1743_s0.INIT=16'h4000;
  LUT4 n1745_s0 (
    .F(n1745_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1730_4) 
);
defparam n1745_s0.INIT=16'h1000;
  LUT4 n1755_s0 (
    .F(n1755_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1730_4) 
);
defparam n1755_s0.INIT=16'h4000;
  LUT4 n1756_s0 (
    .F(n1756_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1730_4) 
);
defparam n1756_s0.INIT=16'h1000;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(reg_dx[8]),
    .I1(w_next_dx[8]),
    .I2(ff_start) 
);
defparam n311_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(ff_start) 
);
defparam n312_s0.INIT=8'hCA;
  LUT3 n313_s0 (
    .F(n313_3),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(ff_start) 
);
defparam n313_s0.INIT=8'hCA;
  LUT3 n314_s0 (
    .F(n314_3),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(ff_start) 
);
defparam n314_s0.INIT=8'hCA;
  LUT3 n315_s0 (
    .F(n315_3),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(ff_start) 
);
defparam n315_s0.INIT=8'hCA;
  LUT3 n316_s0 (
    .F(n316_3),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(ff_start) 
);
defparam n316_s0.INIT=8'hCA;
  LUT3 n317_s0 (
    .F(n317_3),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(ff_start) 
);
defparam n317_s0.INIT=8'hCA;
  LUT3 n318_s0 (
    .F(n318_3),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(ff_start) 
);
defparam n318_s0.INIT=8'hCA;
  LUT3 n319_s0 (
    .F(n319_3),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(ff_start) 
);
defparam n319_s0.INIT=8'hCA;
  LUT2 n355_s0 (
    .F(n355_3),
    .I0(n355_4),
    .I1(n355_5) 
);
defparam n355_s0.INIT=4'hE;
  LUT2 n363_s0 (
    .F(n363_3),
    .I0(n363_4),
    .I1(n355_5) 
);
defparam n363_s0.INIT=4'hE;
  LUT3 n421_s0 (
    .F(n421_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n421_s0.INIT=8'hCA;
  LUT3 n422_s0 (
    .F(n422_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n422_s0.INIT=8'hCA;
  LUT3 n423_s0 (
    .F(n423_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n423_s0.INIT=8'hCA;
  LUT3 n424_s0 (
    .F(n424_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n424_s0.INIT=8'hCA;
  LUT3 n425_s0 (
    .F(n425_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n425_s0.INIT=8'hCA;
  LUT3 n426_s0 (
    .F(n426_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n426_s0.INIT=8'hCA;
  LUT3 n427_s0 (
    .F(n427_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n427_s0.INIT=8'hCA;
  LUT3 n428_s0 (
    .F(n428_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n428_s0.INIT=8'hCA;
  LUT3 n429_s0 (
    .F(n429_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n429_s0.INIT=8'hCA;
  LUT3 n430_s0 (
    .F(n430_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n430_s0.INIT=8'hCA;
  LUT4 n1875_s0 (
    .F(n1875_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1875_4) 
);
defparam n1875_s0.INIT=16'h1000;
  LUT4 n1876_s0 (
    .F(n1876_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1875_4) 
);
defparam n1876_s0.INIT=16'h0100;
  LUT4 n584_s0 (
    .F(n584_3),
    .I0(reg_nx[8]),
    .I1(n584_4),
    .I2(n584_5),
    .I3(ff_start) 
);
defparam n584_s0.INIT=16'h880F;
  LUT4 n585_s0 (
    .F(n585_3),
    .I0(n585_4),
    .I1(ff_nx[7]),
    .I2(n585_5),
    .I3(ff_start) 
);
defparam n585_s0.INIT=16'hAA3C;
  LUT4 n586_s0 (
    .F(n586_3),
    .I0(reg_nx[6]),
    .I1(n584_4),
    .I2(n586_4),
    .I3(ff_start) 
);
defparam n586_s0.INIT=16'h88F0;
  LUT4 n587_s0 (
    .F(n587_3),
    .I0(reg_nx[5]),
    .I1(n584_4),
    .I2(n587_4),
    .I3(ff_start) 
);
defparam n587_s0.INIT=16'h88F0;
  LUT4 n588_s0 (
    .F(n588_3),
    .I0(n588_4),
    .I1(ff_nx[4]),
    .I2(n588_5),
    .I3(ff_start) 
);
defparam n588_s0.INIT=16'hAA3C;
  LUT4 n589_s0 (
    .F(n589_3),
    .I0(reg_nx[3]),
    .I1(n584_4),
    .I2(n589_4),
    .I3(ff_start) 
);
defparam n589_s0.INIT=16'h880F;
  LUT4 n590_s0 (
    .F(n590_3),
    .I0(reg_nx[2]),
    .I1(n584_4),
    .I2(n590_4),
    .I3(ff_start) 
);
defparam n590_s0.INIT=16'h880F;
  LUT4 n591_s0 (
    .F(n591_3),
    .I0(reg_nx[1]),
    .I1(n584_4),
    .I2(n591_4),
    .I3(ff_start) 
);
defparam n591_s0.INIT=16'h880F;
  LUT4 n592_s0 (
    .F(n592_3),
    .I0(reg_nx[0]),
    .I1(n584_4),
    .I2(ff_nx[0]),
    .I3(ff_start) 
);
defparam n592_s0.INIT=16'h880F;
  LUT4 n1908_s0 (
    .F(n1908_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1875_4) 
);
defparam n1908_s0.INIT=16'h4000;
  LUT4 n1910_s0 (
    .F(n1910_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1875_4) 
);
defparam n1910_s0.INIT=16'h1000;
  LUT3 n694_s0 (
    .F(n694_3),
    .I0(reg_nx[8]),
    .I1(n694_4),
    .I2(ff_start) 
);
defparam n694_s0.INIT=8'hAC;
  LUT3 n695_s0 (
    .F(n695_3),
    .I0(reg_nx[7]),
    .I1(n695_4),
    .I2(ff_start) 
);
defparam n695_s0.INIT=8'hAC;
  LUT3 n696_s0 (
    .F(n696_3),
    .I0(reg_nx[6]),
    .I1(n696_4),
    .I2(ff_start) 
);
defparam n696_s0.INIT=8'hAC;
  LUT3 n697_s0 (
    .F(n697_3),
    .I0(reg_nx[5]),
    .I1(n697_4),
    .I2(ff_start) 
);
defparam n697_s0.INIT=8'hAC;
  LUT3 n698_s0 (
    .F(n698_3),
    .I0(reg_nx[4]),
    .I1(n698_4),
    .I2(ff_start) 
);
defparam n698_s0.INIT=8'hAC;
  LUT3 n699_s0 (
    .F(n699_3),
    .I0(reg_nx[3]),
    .I1(n699_4),
    .I2(ff_start) 
);
defparam n699_s0.INIT=8'hAC;
  LUT3 n700_s0 (
    .F(n700_3),
    .I0(reg_nx[2]),
    .I1(n700_4),
    .I2(ff_start) 
);
defparam n700_s0.INIT=8'hAC;
  LUT3 n701_s0 (
    .F(n701_3),
    .I0(reg_nx[1]),
    .I1(n701_4),
    .I2(ff_start) 
);
defparam n701_s0.INIT=8'hAC;
  LUT3 n702_s0 (
    .F(n702_3),
    .I0(reg_nx[0]),
    .I1(n702_4),
    .I2(ff_start) 
);
defparam n702_s0.INIT=8'hAC;
  LUT4 n1938_s0 (
    .F(n1938_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1875_4) 
);
defparam n1938_s0.INIT=16'h1000;
  LUT4 n1946_s0 (
    .F(n1946_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1875_4) 
);
defparam n1946_s0.INIT=16'h4000;
  LUT4 n1953_s0 (
    .F(n1953_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1875_4) 
);
defparam n1953_s0.INIT=16'h4000;
  LUT4 n963_s1 (
    .F(n963_4),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(n963_5) 
);
defparam n963_s1.INIT=16'h1000;
  LUT4 n1016_s0 (
    .F(n1016_3),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[1]),
    .I3(n1016_4) 
);
defparam n1016_s0.INIT=16'h1000;
  LUT4 n1089_s0 (
    .F(n1089_3),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(n963_5) 
);
defparam n1089_s0.INIT=16'h1800;
  LUT4 n1136_s0 (
    .F(n1136_3),
    .I0(n1136_4),
    .I1(n1136_5),
    .I2(n1136_6),
    .I3(ff_start) 
);
defparam n1136_s0.INIT=16'hF0BB;
  LUT4 n1137_s0 (
    .F(n1137_3),
    .I0(n1137_11),
    .I1(n1137_5),
    .I2(n1137_6),
    .I3(n1137_7) 
);
defparam n1137_s0.INIT=16'h00EF;
  LUT4 n1138_s0 (
    .F(n1138_3),
    .I0(ff_state[0]),
    .I1(n1138_4),
    .I2(n1138_5),
    .I3(n1138_6) 
);
defparam n1138_s0.INIT=16'h8B03;
  LUT4 n2049_s0 (
    .F(n2049_3),
    .I0(ff_cache_vram_valid),
    .I1(slot_reset_n_d),
    .I2(n2049_4),
    .I3(n963_5) 
);
defparam n2049_s0.INIT=16'h4000;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(ff_maj),
    .I2(ff_dx_8_10),
    .I3(ff_start) 
);
defparam ff_dx_8_s3.INIT=16'hFF70;
  LUT3 ff_nx_9_s3 (
    .F(ff_nx_9_8),
    .I0(ff_cache_vram_valid),
    .I1(n1136_4),
    .I2(ff_start) 
);
defparam ff_nx_9_s3.INIT=8'hF4;
  LUT2 ff_command_enable_s3 (
    .F(ff_command_enable_6),
    .I0(ff_start),
    .I1(ff_command_enable_9) 
);
defparam ff_command_enable_s3.INIT=4'hE;
  LUT2 ff_state_5_s3 (
    .F(ff_state_5_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_state_5_s3.INIT=4'hB;
  LUT4 ff_cache_vram_valid_s4 (
    .F(ff_cache_vram_valid_8),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_valid_s4.INIT=16'h001F;
  LUT4 ff_cache_vram_write_s4 (
    .F(ff_cache_vram_write_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache_vram_write_9),
    .I3(ff_cache_vram_wdata_7_8) 
);
defparam ff_cache_vram_write_s4.INIT=16'hFF10;
  LUT4 ff_cache_vram_wdata_7_s4 (
    .F(ff_cache_vram_wdata_7_8),
    .I0(ff_state[1]),
    .I1(ff_cache_vram_wdata_7_9),
    .I2(n1016_3),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam ff_cache_vram_wdata_7_s4.INIT=16'hF800;
  LUT4 ff_next_state_5_s4 (
    .F(ff_next_state_0_7),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(slot_reset_n_d),
    .I3(ff_cache_vram_write_9) 
);
defparam ff_next_state_5_s4.INIT=16'h1000;
  LUT4 n1109_s5 (
    .F(n1109_9),
    .I0(n1109_10),
    .I1(n1109_11),
    .I2(n1109_12),
    .I3(n1016_3) 
);
defparam n1109_s5.INIT=16'h0700;
  LUT4 n1112_s5 (
    .F(n1112_9),
    .I0(n1112_10),
    .I1(n1350_5),
    .I2(n1112_11),
    .I3(n1112_12) 
);
defparam n1112_s5.INIT=16'hDF00;
  LUT4 n1115_s5 (
    .F(n1115_9),
    .I0(n1115_10),
    .I1(n1115_11),
    .I2(n1350_5),
    .I3(n1016_3) 
);
defparam n1115_s5.INIT=16'h5300;
  LUT4 n1118_s5 (
    .F(n1118_9),
    .I0(n1118_10),
    .I1(n1118_11),
    .I2(n1350_5),
    .I3(n1016_3) 
);
defparam n1118_s5.INIT=16'h5300;
  LUT4 n1121_s5 (
    .F(n1121_9),
    .I0(n1121_10),
    .I1(n1121_11),
    .I2(n1121_12),
    .I3(n1016_3) 
);
defparam n1121_s5.INIT=16'hA300;
  LUT4 n1124_s5 (
    .F(n1124_9),
    .I0(n1124_10),
    .I1(n1112_10),
    .I2(n1124_11),
    .I3(n1016_3) 
);
defparam n1124_s5.INIT=16'h1F00;
  LUT4 n1127_s5 (
    .F(n1127_9),
    .I0(n1127_10),
    .I1(ff_read_byte[1]),
    .I2(n1127_11),
    .I3(n1016_3) 
);
defparam n1127_s5.INIT=16'hCA00;
  LUT4 n1130_s5 (
    .F(n1130_9),
    .I0(n1130_10),
    .I1(ff_read_byte[0]),
    .I2(n1127_11),
    .I3(n1016_3) 
);
defparam n1130_s5.INIT=16'hCA00;
  LUT3 n1020_s6 (
    .F(n1020_11),
    .I0(n1020_12),
    .I1(n963_4),
    .I2(n1020_13) 
);
defparam n1020_s6.INIT=8'hF8;
  LUT3 n1023_s6 (
    .F(n1023_11),
    .I0(n1023_12),
    .I1(n963_4),
    .I2(n1023_13) 
);
defparam n1023_s6.INIT=8'hF8;
  LUT3 n1026_s6 (
    .F(n1026_11),
    .I0(n1026_12),
    .I1(n1026_13),
    .I2(n1026_14) 
);
defparam n1026_s6.INIT=8'hF8;
  LUT3 n1029_s6 (
    .F(n1029_11),
    .I0(n1029_12),
    .I1(n963_4),
    .I2(n1029_13) 
);
defparam n1029_s6.INIT=8'hF8;
  LUT3 n1032_s6 (
    .F(n1032_11),
    .I0(n1032_12),
    .I1(n963_4),
    .I2(n1032_13) 
);
defparam n1032_s6.INIT=8'hF8;
  LUT3 n1035_s6 (
    .F(n1035_11),
    .I0(n1035_12),
    .I1(n1026_13),
    .I2(n1035_13) 
);
defparam n1035_s6.INIT=8'hF8;
  LUT3 n1038_s6 (
    .F(n1038_11),
    .I0(n1038_12),
    .I1(n1038_13),
    .I2(n1038_16) 
);
defparam n1038_s6.INIT=8'h35;
  LUT3 n1041_s6 (
    .F(n1041_11),
    .I0(n1041_12),
    .I1(n1038_12),
    .I2(n1038_16) 
);
defparam n1041_s6.INIT=8'h35;
  LUT3 n1044_s6 (
    .F(n1044_11),
    .I0(n1044_12),
    .I1(n1041_12),
    .I2(n1038_16) 
);
defparam n1044_s6.INIT=8'h35;
  LUT3 n1047_s6 (
    .F(n1047_11),
    .I0(n1047_12),
    .I1(n1044_12),
    .I2(n1038_16) 
);
defparam n1047_s6.INIT=8'h35;
  LUT4 n1050_s6 (
    .F(n1050_11),
    .I0(n1050_22),
    .I1(n1050_13),
    .I2(n1050_14),
    .I3(n1050_20) 
);
defparam n1050_s6.INIT=16'hEE0F;
  LUT4 n1053_s6 (
    .F(n1053_11),
    .I0(n1053_12),
    .I1(n1053_13),
    .I2(n1053_14),
    .I3(n1050_20) 
);
defparam n1053_s6.INIT=16'h0FEE;
  LUT3 n1056_s6 (
    .F(n1056_11),
    .I0(n1056_12),
    .I1(n1056_13),
    .I2(n1050_20) 
);
defparam n1056_s6.INIT=8'h53;
  LUT3 n1059_s6 (
    .F(n1059_11),
    .I0(n1059_12),
    .I1(n1059_13),
    .I2(n1050_20) 
);
defparam n1059_s6.INIT=8'h53;
  LUT3 n1062_s6 (
    .F(n1062_11),
    .I0(n1062_12),
    .I1(n1062_13),
    .I2(n1050_20) 
);
defparam n1062_s6.INIT=8'h53;
  LUT3 n1065_s6 (
    .F(n1065_11),
    .I0(n1065_12),
    .I1(n1065_13),
    .I2(n1050_20) 
);
defparam n1065_s6.INIT=8'h53;
  LUT4 n1068_s6 (
    .F(n1068_11),
    .I0(n1068_12),
    .I1(n1068_13),
    .I2(n1068_14),
    .I3(n1050_20) 
);
defparam n1068_s6.INIT=16'h0FEE;
  LUT4 n1135_s2 (
    .F(n1135_7),
    .I0(n1135_13),
    .I1(n1137_5),
    .I2(n1135_9),
    .I3(ff_start) 
);
defparam n1135_s2.INIT=16'h00EF;
  LUT4 n1134_s2 (
    .F(n1134_7),
    .I0(n1134_8),
    .I1(ff_state[4]),
    .I2(n1138_6),
    .I3(ff_start) 
);
defparam n1134_s2.INIT=16'h00D7;
  LUT4 n1133_s2 (
    .F(n1133_7),
    .I0(ff_state[5]),
    .I1(n1138_6),
    .I2(n1134_8),
    .I3(ff_start) 
);
defparam n1133_s2.INIT=16'h008F;
  LUT4 n869_s2 (
    .F(n869_7),
    .I0(n853_9),
    .I1(n869_8),
    .I2(ff_start),
    .I3(n869_9) 
);
defparam n869_s2.INIT=16'h0A03;
  LUT4 n868_s2 (
    .F(n868_7),
    .I0(n852_9),
    .I1(n868_8),
    .I2(ff_start),
    .I3(n869_9) 
);
defparam n868_s2.INIT=16'h0A03;
  LUT4 n867_s2 (
    .F(n867_7),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_13_7),
    .I2(ff_start),
    .I3(n867_8) 
);
defparam n867_s2.INIT=16'h000B;
  LUT4 n866_s2 (
    .F(n866_7),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_13_7),
    .I2(ff_start),
    .I3(n866_8) 
);
defparam n866_s2.INIT=16'h000B;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(n663_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n693_s2.INIT=16'h0C0A;
  LUT3 n583_s2 (
    .F(n583_7),
    .I0(ff_start),
    .I1(n583_8),
    .I2(ff_nx[9]) 
);
defparam n583_s2.INIT=8'h14;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_10),
    .I0(ff_cache_flush_start_11),
    .I1(ff_cache_flush_start_12),
    .I2(ff_start),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_flush_start_s6.INIT=16'h000E;
  LUT2 n1003_s14 (
    .F(n1003_21),
    .I0(n1003_22),
    .I1(ff_cache_flush_start_11) 
);
defparam n1003_s14.INIT=4'hE;
  LUT4 n1730_s1 (
    .F(n1730_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n1730_s1.INIT=16'h1000;
  LUT4 n355_s1 (
    .F(n355_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1730_4) 
);
defparam n355_s1.INIT=16'h8000;
  LUT4 n355_s2 (
    .F(n355_5),
    .I0(ff_dx_8_9),
    .I1(ff_maj),
    .I2(w_register_write),
    .I3(ff_dx_8_10) 
);
defparam n355_s2.INIT=16'h0D00;
  LUT4 n363_s1 (
    .F(n363_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1730_4) 
);
defparam n363_s1.INIT=16'h4000;
  LUT4 n1875_s1 (
    .F(n1875_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n1875_s1.INIT=16'h4000;
  LUT4 n584_s1 (
    .F(n584_4),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n584_s1.INIT=16'h4000;
  LUT3 n584_s2 (
    .F(n584_5),
    .I0(ff_nx[7]),
    .I1(n585_5),
    .I2(ff_nx[8]) 
);
defparam n584_s2.INIT=8'h4B;
  LUT2 n585_s1 (
    .F(n585_4),
    .I0(reg_nx[7]),
    .I1(n584_4) 
);
defparam n585_s1.INIT=4'h8;
  LUT4 n585_s2 (
    .F(n585_5),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(ff_nx[6]),
    .I3(n588_5) 
);
defparam n585_s2.INIT=16'h0100;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n588_5),
    .I3(ff_nx[6]) 
);
defparam n586_s1.INIT=16'hEF10;
  LUT3 n587_s1 (
    .F(n587_4),
    .I0(ff_nx[4]),
    .I1(n588_5),
    .I2(ff_nx[5]) 
);
defparam n587_s1.INIT=8'hB4;
  LUT2 n588_s1 (
    .F(n588_4),
    .I0(reg_nx[4]),
    .I1(n584_4) 
);
defparam n588_s1.INIT=4'h8;
  LUT4 n588_s2 (
    .F(n588_5),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n588_s2.INIT=16'h0001;
  LUT4 n589_s1 (
    .F(n589_4),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n589_s1.INIT=16'h01FE;
  LUT3 n590_s1 (
    .F(n590_4),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]) 
);
defparam n590_s1.INIT=8'h1E;
  LUT2 n591_s1 (
    .F(n591_4),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]) 
);
defparam n591_s1.INIT=4'h6;
  LUT3 n694_s1 (
    .F(n694_4),
    .I0(n664_1),
    .I1(w_next_nyb[8]),
    .I2(ff_dx_8_9) 
);
defparam n694_s1.INIT=8'hCA;
  LUT3 n695_s1 (
    .F(n695_4),
    .I0(n665_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n695_s1.INIT=8'hCA;
  LUT3 n696_s1 (
    .F(n696_4),
    .I0(n666_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n696_s1.INIT=8'hCA;
  LUT3 n697_s1 (
    .F(n697_4),
    .I0(n667_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n697_s1.INIT=8'hCA;
  LUT3 n698_s1 (
    .F(n698_4),
    .I0(n668_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n698_s1.INIT=8'hCA;
  LUT3 n699_s1 (
    .F(n699_4),
    .I0(n669_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n699_s1.INIT=8'hCA;
  LUT3 n700_s1 (
    .F(n700_4),
    .I0(n670_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n700_s1.INIT=8'hCA;
  LUT3 n701_s1 (
    .F(n701_4),
    .I0(n671_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n701_s1.INIT=8'hCA;
  LUT3 n702_s1 (
    .F(n702_4),
    .I0(n672_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n702_s1.INIT=8'hCA;
  LUT3 n963_s2 (
    .F(n963_5),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n963_s2.INIT=8'h01;
  LUT2 n1016_s1 (
    .F(n1016_4),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1016_s1.INIT=4'h8;
  LUT4 n1136_s1 (
    .F(n1136_4),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1136_7) 
);
defparam n1136_s1.INIT=16'h0100;
  LUT4 n1136_s2 (
    .F(n1136_5),
    .I0(n1136_8),
    .I1(ff_cache_vram_address_16_9),
    .I2(ff_state[2]),
    .I3(n1135_9) 
);
defparam n1136_s2.INIT=16'hBF00;
  LUT3 n1136_s3 (
    .F(n1136_6),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam n1136_s3.INIT=8'h40;
  LUT2 n1137_s2 (
    .F(n1137_5),
    .I0(n1136_4),
    .I1(n1137_8) 
);
defparam n1137_s2.INIT=4'h8;
  LUT4 n1137_s3 (
    .F(n1137_6),
    .I0(n1016_3),
    .I1(ff_state[0]),
    .I2(ff_start),
    .I3(n1137_9) 
);
defparam n1137_s3.INIT=16'h0D00;
  LUT4 n1137_s4 (
    .F(n1137_7),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1137_s4.INIT=16'hEF00;
  LUT4 n1138_s1 (
    .F(n1138_4),
    .I0(n1137_8),
    .I1(n1136_4),
    .I2(n1138_7),
    .I3(n1138_8) 
);
defparam n1138_s1.INIT=16'h0B00;
  LUT4 n1138_s2 (
    .F(n1138_5),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_start) 
);
defparam n1138_s2.INIT=16'h1000;
  LUT4 n1138_s3 (
    .F(n1138_6),
    .I0(ff_cache_vram_address_16_9),
    .I1(n1138_9),
    .I2(n1136_4),
    .I3(ff_cache_vram_wdata_7_9) 
);
defparam n1138_s3.INIT=16'h0C0A;
  LUT4 n2049_s1 (
    .F(n2049_4),
    .I0(ff_start),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n2049_s1.INIT=16'h1400;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(w_next_nyb[2]),
    .I1(ff_dx_8_11),
    .I2(ff_dx_8_12),
    .I3(n732_9) 
);
defparam ff_dx_8_s4.INIT=16'hBF00;
  LUT3 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(ff_cache_vram_valid),
    .I1(n584_4),
    .I2(n1136_4) 
);
defparam ff_dx_8_s5.INIT=8'h40;
  LUT2 ff_cache_vram_address_16_s5 (
    .F(ff_cache_vram_address_16_9),
    .I0(n1016_3),
    .I1(ff_cache_vram_write_9) 
);
defparam ff_cache_vram_address_16_s5.INIT=4'h1;
  LUT4 ff_cache_vram_write_s5 (
    .F(ff_cache_vram_write_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n963_5) 
);
defparam ff_cache_vram_write_s5.INIT=16'h2C00;
  LUT4 ff_cache_vram_wdata_7_s5 (
    .F(ff_cache_vram_wdata_7_9),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n1016_4) 
);
defparam ff_cache_vram_wdata_7_s5.INIT=16'h8000;
  LUT2 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_10),
    .I0(ff_cache_vram_valid),
    .I1(ff_start) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=4'h1;
  LUT4 n1109_s6 (
    .F(n1109_10),
    .I0(ff_dx[0]),
    .I1(n1121_10),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam n1109_s6.INIT=16'h0FBB;
  LUT4 n1109_s7 (
    .F(n1109_11),
    .I0(w_vram_address1_13_7),
    .I1(n1127_10),
    .I2(ff_read_byte[7]),
    .I3(n1112_11) 
);
defparam n1109_s7.INIT=16'h770F;
  LUT4 n1109_s8 (
    .F(n1109_12),
    .I0(n1109_13),
    .I1(n1109_14),
    .I2(ff_logical_opration[2]),
    .I3(n1109_17) 
);
defparam n1109_s8.INIT=16'hCA00;
  LUT3 n1112_s6 (
    .F(n1112_10),
    .I0(n1112_13),
    .I1(n1130_10),
    .I2(w_vram_address1_13_7) 
);
defparam n1112_s6.INIT=8'h35;
  LUT3 n1112_s7 (
    .F(n1112_11),
    .I0(w_vram_address1_13_7),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1112_s7.INIT=8'h07;
  LUT4 n1112_s8 (
    .F(n1112_12),
    .I0(n1112_25),
    .I1(n1350_5),
    .I2(n1112_15),
    .I3(n1112_16) 
);
defparam n1112_s8.INIT=16'hBF00;
  LUT4 n1115_s6 (
    .F(n1115_10),
    .I0(n1115_12),
    .I1(n1115_13),
    .I2(n1115_14),
    .I3(ff_logical_opration[2]) 
);
defparam n1115_s6.INIT=16'h0C0A;
  LUT3 n1115_s7 (
    .F(n1115_11),
    .I0(n1127_10),
    .I1(ff_read_byte[5]),
    .I2(n1115_15) 
);
defparam n1115_s7.INIT=8'h35;
  LUT4 n1118_s6 (
    .F(n1118_10),
    .I0(n1118_12),
    .I1(n1118_13),
    .I2(w_status_color[4]),
    .I3(n1118_14) 
);
defparam n1118_s6.INIT=16'h1F00;
  LUT3 n1118_s7 (
    .F(n1118_11),
    .I0(n1130_10),
    .I1(ff_read_byte[4]),
    .I2(n1115_15) 
);
defparam n1118_s7.INIT=8'h35;
  LUT4 n1121_s6 (
    .F(n1121_10),
    .I0(n1121_13),
    .I1(w_status_color[3]),
    .I2(n1118_13),
    .I3(n1121_14) 
);
defparam n1121_s6.INIT=16'hC0CD;
  LUT4 n1121_s7 (
    .F(n1121_11),
    .I0(ff_dx[0]),
    .I1(n1127_10),
    .I2(ff_read_byte[3]),
    .I3(n1121_15) 
);
defparam n1121_s7.INIT=16'h0FBB;
  LUT3 n1121_s8 (
    .F(n1121_12),
    .I0(ff_dx[0]),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_address1_13_7) 
);
defparam n1121_s8.INIT=8'hCA;
  LUT4 n1124_s6 (
    .F(n1124_10),
    .I0(reg_screen_mode[3]),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(w_vram_address1_13_7) 
);
defparam n1124_s6.INIT=16'hFB0F;
  LUT4 n1124_s7 (
    .F(n1124_11),
    .I0(n1112_13),
    .I1(n1124_12),
    .I2(w_vram_address1_13_7),
    .I3(reg_screen_mode[3]) 
);
defparam n1124_s7.INIT=16'h5333;
  LUT4 n1127_s6 (
    .F(n1127_10),
    .I0(n1127_12),
    .I1(w_status_color[1]),
    .I2(n1118_13),
    .I3(n1127_13) 
);
defparam n1127_s6.INIT=16'hC0CD;
  LUT4 n1127_s7 (
    .F(n1127_11),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam n1127_s7.INIT=16'h0733;
  LUT4 n1130_s6 (
    .F(n1130_10),
    .I0(n1130_11),
    .I1(w_status_color[0]),
    .I2(n1118_13),
    .I3(n1130_12) 
);
defparam n1130_s6.INIT=16'hCDC0;
  LUT3 n1020_s7 (
    .F(n1020_12),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(n1038_16) 
);
defparam n1020_s7.INIT=8'hAC;
  LUT4 n1020_s8 (
    .F(n1020_13),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(n1038_16),
    .I3(n1026_13) 
);
defparam n1020_s8.INIT=16'hAC00;
  LUT3 n1023_s7 (
    .F(n1023_12),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(n1038_16) 
);
defparam n1023_s7.INIT=8'hCA;
  LUT4 n1023_s8 (
    .F(n1023_13),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n1038_16),
    .I3(n1026_13) 
);
defparam n1023_s8.INIT=16'hCA00;
  LUT3 n1026_s7 (
    .F(n1026_12),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(n1038_16) 
);
defparam n1026_s7.INIT=8'hCA;
  LUT3 n1026_s8 (
    .F(n1026_13),
    .I0(n1026_15),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n1026_s8.INIT=8'h01;
  LUT4 n1026_s9 (
    .F(n1026_14),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(n1038_16),
    .I3(n963_4) 
);
defparam n1026_s9.INIT=16'hCA00;
  LUT3 n1029_s7 (
    .F(n1029_12),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(n1038_16) 
);
defparam n1029_s7.INIT=8'hCA;
  LUT4 n1029_s8 (
    .F(n1029_13),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(n1038_16),
    .I3(n1026_13) 
);
defparam n1029_s8.INIT=16'hCA00;
  LUT3 n1032_s7 (
    .F(n1032_12),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(n1038_16) 
);
defparam n1032_s7.INIT=8'hCA;
  LUT4 n1032_s8 (
    .F(n1032_13),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(n1038_16),
    .I3(n1026_13) 
);
defparam n1032_s8.INIT=16'hCA00;
  LUT3 n1035_s7 (
    .F(n1035_12),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(n1038_16) 
);
defparam n1035_s7.INIT=8'hCA;
  LUT4 n1035_s8 (
    .F(n1035_13),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(n1038_16),
    .I3(n963_4) 
);
defparam n1035_s8.INIT=16'hCA00;
  LUT4 n1038_s7 (
    .F(n1038_12),
    .I0(ff_dy[2]),
    .I1(n1026_13),
    .I2(ff_sy[2]),
    .I3(n963_4) 
);
defparam n1038_s7.INIT=16'h0777;
  LUT4 n1038_s8 (
    .F(n1038_13),
    .I0(ff_dy[3]),
    .I1(n1026_13),
    .I2(ff_sy[3]),
    .I3(n963_4) 
);
defparam n1038_s8.INIT=16'h0777;
  LUT4 n1041_s7 (
    .F(n1041_12),
    .I0(ff_dy[1]),
    .I1(n1026_13),
    .I2(ff_sy[1]),
    .I3(n963_4) 
);
defparam n1041_s7.INIT=16'h0777;
  LUT4 n1044_s7 (
    .F(n1044_12),
    .I0(ff_dy[0]),
    .I1(n1026_13),
    .I2(ff_sy[0]),
    .I3(n963_4) 
);
defparam n1044_s7.INIT=16'h0777;
  LUT4 n1047_s7 (
    .F(n1047_12),
    .I0(n1050_22),
    .I1(n1047_16),
    .I2(n1047_14),
    .I3(n869_9) 
);
defparam n1047_s7.INIT=16'h0305;
  LUT2 n1050_s8 (
    .F(n1050_13),
    .I0(ff_sx[7]),
    .I1(n963_4) 
);
defparam n1050_s8.INIT=4'h8;
  LUT4 n1050_s9 (
    .F(n1050_14),
    .I0(n1047_16),
    .I1(n1050_16),
    .I2(w_4colors_mode_5),
    .I3(n1053_14) 
);
defparam n1050_s9.INIT=16'h1310;
  LUT4 n1053_s7 (
    .F(n1053_12),
    .I0(ff_dx[5]),
    .I1(ff_dx[7]),
    .I2(w_4colors_mode_5),
    .I3(n1026_13) 
);
defparam n1053_s7.INIT=16'hCA00;
  LUT4 n1053_s8 (
    .F(n1053_13),
    .I0(ff_sx[5]),
    .I1(ff_sx[7]),
    .I2(w_4colors_mode),
    .I3(n963_4) 
);
defparam n1053_s8.INIT=16'hCA00;
  LUT4 n1053_s9 (
    .F(n1053_14),
    .I0(ff_dx[6]),
    .I1(n1026_13),
    .I2(ff_sx[6]),
    .I3(n963_4) 
);
defparam n1053_s9.INIT=16'h0777;
  LUT4 n1056_s7 (
    .F(n1056_12),
    .I0(ff_dx[5]),
    .I1(n1026_13),
    .I2(ff_sx[5]),
    .I3(n963_4) 
);
defparam n1056_s7.INIT=16'h0777;
  LUT3 n1056_s8 (
    .F(n1056_13),
    .I0(n1059_12),
    .I1(n1053_14),
    .I2(w_4colors_mode_5) 
);
defparam n1056_s8.INIT=8'hCA;
  LUT4 n1059_s7 (
    .F(n1059_12),
    .I0(ff_dx[4]),
    .I1(n1026_13),
    .I2(ff_sx[4]),
    .I3(n963_4) 
);
defparam n1059_s7.INIT=16'h0777;
  LUT3 n1059_s8 (
    .F(n1059_13),
    .I0(n1062_12),
    .I1(n1056_12),
    .I2(w_4colors_mode_5) 
);
defparam n1059_s8.INIT=8'hCA;
  LUT4 n1062_s7 (
    .F(n1062_12),
    .I0(ff_dx[3]),
    .I1(n1026_13),
    .I2(ff_sx[3]),
    .I3(n963_4) 
);
defparam n1062_s7.INIT=16'h0777;
  LUT3 n1062_s8 (
    .F(n1062_13),
    .I0(n1065_12),
    .I1(n1059_12),
    .I2(w_4colors_mode_5) 
);
defparam n1062_s8.INIT=8'hCA;
  LUT4 n1065_s7 (
    .F(n1065_12),
    .I0(ff_dx[2]),
    .I1(n1026_13),
    .I2(ff_sx[2]),
    .I3(n963_4) 
);
defparam n1065_s7.INIT=16'h0777;
  LUT3 n1065_s8 (
    .F(n1065_13),
    .I0(n1068_14),
    .I1(n1062_12),
    .I2(w_4colors_mode_5) 
);
defparam n1065_s8.INIT=8'hCA;
  LUT4 n1068_s7 (
    .F(n1068_12),
    .I0(ff_dx[0]),
    .I1(ff_dx[2]),
    .I2(w_4colors_mode_5),
    .I3(n1026_13) 
);
defparam n1068_s7.INIT=16'hCA00;
  LUT4 n1068_s8 (
    .F(n1068_13),
    .I0(ff_sx[0]),
    .I1(ff_sx[2]),
    .I2(w_4colors_mode_5),
    .I3(n963_4) 
);
defparam n1068_s8.INIT=16'hCA00;
  LUT4 n1068_s9 (
    .F(n1068_14),
    .I0(ff_dx[1]),
    .I1(n1026_13),
    .I2(ff_sx[1]),
    .I3(n963_4) 
);
defparam n1068_s9.INIT=16'h0777;
  LUT3 n1135_s4 (
    .F(n1135_9),
    .I0(ff_cache_vram_wdata_7_9),
    .I1(ff_state[1]),
    .I2(n1135_10) 
);
defparam n1135_s4.INIT=8'h0D;
  LUT4 n1134_s3 (
    .F(n1134_8),
    .I0(n1137_8),
    .I1(n1136_4),
    .I2(n1135_10),
    .I3(n1134_9) 
);
defparam n1134_s3.INIT=16'h0007;
  LUT4 n869_s3 (
    .F(n869_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_sx[0]),
    .I3(n1350_5) 
);
defparam n869_s3.INIT=16'h3335;
  LUT2 n869_s4 (
    .F(n869_9),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_13_7) 
);
defparam n869_s4.INIT=4'h4;
  LUT4 n868_s3 (
    .F(n868_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_sx[0]),
    .I3(n1350_5) 
);
defparam n868_s3.INIT=16'h3335;
  LUT4 n867_s3 (
    .F(n867_8),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[2]),
    .I2(w_vram_address1_13_7),
    .I3(ff_sx[0]) 
);
defparam n867_s3.INIT=16'h3335;
  LUT4 n866_s3 (
    .F(n866_8),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[3]),
    .I2(w_vram_address1_13_7),
    .I3(ff_sx[0]) 
);
defparam n866_s3.INIT=16'h3335;
  LUT3 n583_s3 (
    .F(n583_8),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]),
    .I2(n585_5) 
);
defparam n583_s3.INIT=8'h10;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_flush_start_13),
    .I1(ff_state[2]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s7.INIT=16'h4001;
  LUT3 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_12),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_state[1]),
    .I2(ff_cache_vram_wdata_7_9) 
);
defparam ff_cache_flush_start_s8.INIT=8'hE0;
  LUT4 n1003_s15 (
    .F(n1003_22),
    .I0(ff_state[1]),
    .I1(ff_next_state[5]),
    .I2(ff_next_state[0]),
    .I3(ff_cache_vram_wdata_7_9) 
);
defparam n1003_s15.INIT=16'h4000;
  LUT3 n1136_s4 (
    .F(n1136_7),
    .I0(ff_state[3]),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n1136_s4.INIT=8'h10;
  LUT2 n1136_s5 (
    .F(n1136_8),
    .I0(ff_cache_vram_wdata_7_9),
    .I1(ff_command_enable_9) 
);
defparam n1136_s5.INIT=4'h8;
  LUT4 n1137_s5 (
    .F(n1137_8),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]),
    .I2(ff_nx[9]),
    .I3(n585_5) 
);
defparam n1137_s5.INIT=16'h0100;
  LUT4 n1137_s6 (
    .F(n1137_9),
    .I0(ff_state[1]),
    .I1(ff_cache_vram_wdata_7_9),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache_flush_start_11) 
);
defparam n1137_s6.INIT=16'h00BF;
  LUT3 n1138_s4 (
    .F(n1138_7),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_cache_vram_wdata_7_9) 
);
defparam n1138_s4.INIT=8'h40;
  LUT3 n1138_s5 (
    .F(n1138_8),
    .I0(ff_start),
    .I1(ff_cache_vram_write_9),
    .I2(ff_cache_flush_start_11) 
);
defparam n1138_s5.INIT=8'h01;
  LUT3 n1138_s6 (
    .F(n1138_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_command_enable_9),
    .I2(ff_state[1]) 
);
defparam n1138_s6.INIT=8'h35;
  LUT3 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[3]),
    .I1(w_next_nyb[4]),
    .I2(w_next_nyb[5]) 
);
defparam ff_dx_8_s6.INIT=8'h01;
  LUT4 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[6]),
    .I3(ff_dx_8_13) 
);
defparam ff_dx_8_s7.INIT=16'h0100;
  LUT4 n1109_s9 (
    .F(n1109_13),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[7]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[7]) 
);
defparam n1109_s9.INIT=16'h823F;
  LUT4 n1109_s10 (
    .F(n1109_14),
    .I0(n1118_13),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[7]) 
);
defparam n1109_s10.INIT=16'h03FE;
  LUT4 n1112_s9 (
    .F(n1112_13),
    .I0(n1112_17),
    .I1(w_status_color[2]),
    .I2(n1118_13),
    .I3(n1112_18) 
);
defparam n1112_s9.INIT=16'hCDC0;
  LUT4 n1112_s11 (
    .F(n1112_15),
    .I0(n1112_20),
    .I1(w_status_color[6]),
    .I2(n1118_13),
    .I3(n1112_21) 
);
defparam n1112_s11.INIT=16'h3730;
  LUT4 n1112_s12 (
    .F(n1112_16),
    .I0(n1350_5),
    .I1(ff_read_byte[6]),
    .I2(n1112_11),
    .I3(n1016_3) 
);
defparam n1112_s12.INIT=16'hFE00;
  LUT4 n1115_s8 (
    .F(n1115_12),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[5]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[5]) 
);
defparam n1115_s8.INIT=16'h823F;
  LUT4 n1115_s9 (
    .F(n1115_13),
    .I0(n1118_13),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[5]) 
);
defparam n1115_s9.INIT=16'h03FE;
  LUT2 n1115_s10 (
    .F(n1115_14),
    .I0(w_status_color[5]),
    .I1(n1118_13) 
);
defparam n1115_s10.INIT=4'h8;
  LUT3 n1115_s11 (
    .F(n1115_15),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_address1_13_7) 
);
defparam n1115_s11.INIT=8'hBC;
  LUT4 n1118_s8 (
    .F(n1118_12),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1118_s8.INIT=16'h070C;
  LUT4 n1118_s9 (
    .F(n1118_13),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(n1118_15),
    .I3(n1118_16) 
);
defparam n1118_s9.INIT=16'h1000;
  LUT4 n1118_s10 (
    .F(n1118_14),
    .I0(ff_source[4]),
    .I1(n1112_19),
    .I2(n1118_17),
    .I3(n1118_13) 
);
defparam n1118_s10.INIT=16'hDDD0;
  LUT4 n1121_s9 (
    .F(n1121_13),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[2]) 
);
defparam n1121_s9.INIT=16'h004F;
  LUT4 n1121_s10 (
    .F(n1121_14),
    .I0(n1121_16),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[3]) 
);
defparam n1121_s10.INIT=16'h14E3;
  LUT3 n1121_s11 (
    .F(n1121_15),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_address1_13_7) 
);
defparam n1121_s11.INIT=8'hD3;
  LUT4 n1124_s8 (
    .F(n1124_12),
    .I0(ff_dx[1]),
    .I1(w_vram_address1_13_7),
    .I2(ff_dx[0]),
    .I3(ff_read_byte[2]) 
);
defparam n1124_s8.INIT=16'hC700;
  LUT4 n1127_s8 (
    .F(n1127_12),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1127_s8.INIT=16'h004F;
  LUT4 n1127_s9 (
    .F(n1127_13),
    .I0(n1127_14),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[1]) 
);
defparam n1127_s9.INIT=16'h14E3;
  LUT4 n1130_s7 (
    .F(n1130_11),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1130_s7.INIT=16'h004F;
  LUT4 n1130_s8 (
    .F(n1130_12),
    .I0(n1130_13),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[0]) 
);
defparam n1130_s8.INIT=16'hE71C;
  LUT4 n1026_s10 (
    .F(n1026_15),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1026_s10.INIT=16'h3DDF;
  LUT4 n1047_s9 (
    .F(n1047_14),
    .I0(ff_sx[7]),
    .I1(ff_sx[8]),
    .I2(n869_9),
    .I3(n963_4) 
);
defparam n1047_s9.INIT=16'hCA00;
  LUT4 n1050_s11 (
    .F(n1050_16),
    .I0(ff_sx[6]),
    .I1(ff_sx[8]),
    .I2(w_4colors_mode_5),
    .I3(n963_4) 
);
defparam n1050_s11.INIT=16'hCA00;
  LUT4 n1050_s12 (
    .F(n1050_17),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(n1050_18) 
);
defparam n1050_s12.INIT=16'hFD43;
  LUT3 n1135_s5 (
    .F(n1135_10),
    .I0(n1135_11),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n1135_s5.INIT=8'h01;
  LUT3 n1134_s4 (
    .F(n1134_9),
    .I0(ff_state[1]),
    .I1(ff_next_state[5]),
    .I2(ff_cache_vram_wdata_7_9) 
);
defparam n1134_s4.INIT=8'h40;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_13),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam ff_cache_flush_start_s9.INIT=16'hFE7F;
  LUT3 ff_dx_8_s8 (
    .F(ff_dx_8_13),
    .I0(w_next_nyb[7]),
    .I1(w_next_nyb[8]),
    .I2(w_next_nyb[9]) 
);
defparam ff_dx_8_s8.INIT=8'h01;
  LUT4 n1112_s13 (
    .F(n1112_17),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[2]),
    .I3(ff_logical_opration[2]) 
);
defparam n1112_s13.INIT=16'h004F;
  LUT4 n1112_s14 (
    .F(n1112_18),
    .I0(n1112_22),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[2]) 
);
defparam n1112_s14.INIT=16'hE71C;
  LUT3 n1112_s15 (
    .F(n1112_19),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n1112_s15.INIT=8'h1E;
  LUT4 n1112_s16 (
    .F(n1112_20),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1112_s16.INIT=16'h070C;
  LUT4 n1112_s17 (
    .F(n1112_21),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[1]),
    .I2(n1112_23),
    .I3(ff_source[6]) 
);
defparam n1112_s17.INIT=16'hBB0F;
  LUT3 n1118_s11 (
    .F(n1118_15),
    .I0(ff_source[2]),
    .I1(ff_source[3]),
    .I2(ff_source[4]) 
);
defparam n1118_s11.INIT=8'h01;
  LUT4 n1118_s12 (
    .F(n1118_16),
    .I0(ff_source[5]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n1118_s12.INIT=16'h0100;
  LUT4 n1118_s13 (
    .F(n1118_17),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[1]),
    .I2(n1112_23),
    .I3(ff_source[4]) 
);
defparam n1118_s13.INIT=16'hBB0F;
  LUT3 n1121_s12 (
    .F(n1121_16),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1121_s12.INIT=8'h7C;
  LUT3 n1127_s10 (
    .F(n1127_14),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1127_s10.INIT=8'h7C;
  LUT3 n1130_s9 (
    .F(n1130_13),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1130_s9.INIT=8'hB0;
  LUT4 n1050_s13 (
    .F(n1050_18),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n1050_s13.INIT=16'hEFF9;
  LUT4 n1135_s6 (
    .F(n1135_11),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1135_s6.INIT=16'hBCF5;
  LUT3 n1112_s18 (
    .F(n1112_22),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1112_s18.INIT=8'hB0;
  LUT3 n1112_s19 (
    .F(n1112_23),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n1112_s19.INIT=8'h10;
  LUT4 n1112_s20 (
    .F(n1112_25),
    .I0(ff_source[6]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1112_s20.INIT=16'hA802;
  LUT4 n1137_s7 (
    .F(n1137_11),
    .I0(n1136_8),
    .I1(n1016_3),
    .I2(ff_cache_vram_write_9),
    .I3(ff_state[1]) 
);
defparam n1137_s7.INIT=16'h0100;
  LUT3 n933_s3 (
    .F(n933_9),
    .I0(ff_cache_vram_valid),
    .I1(n1016_3),
    .I2(ff_cache_vram_write_9) 
);
defparam n933_s3.INIT=8'h54;
  LUT4 ff_cache_vram_address_16_s6 (
    .F(ff_cache_vram_address_16_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(n1016_3),
    .I3(ff_cache_vram_write_9) 
);
defparam ff_cache_vram_address_16_s6.INIT=16'h1110;
  LUT4 ff_command_enable_s5 (
    .F(ff_command_enable_9),
    .I0(ff_flush_state[1]),
    .I1(w_command_vram_valid),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_enable_s5.INIT=16'h0100;
  LUT4 n1038_s10 (
    .F(n1038_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam n1038_s10.INIT=16'h1800;
  LUT4 n1050_s14 (
    .F(n1050_20),
    .I0(n1050_17),
    .I1(n801_33),
    .I2(n801_39),
    .I3(reg_screen_mode[1]) 
);
defparam n1050_s14.INIT=16'h1114;
  LUT4 n1047_s10 (
    .F(n1047_16),
    .I0(ff_dx[8]),
    .I1(n1026_15),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n1047_s10.INIT=16'h0002;
  LUT4 n1050_s15 (
    .F(n1050_22),
    .I0(ff_dx[7]),
    .I1(n1026_15),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n1050_s15.INIT=16'h0002;
  LUT4 n865_s4 (
    .F(n865_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_13_7),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n865_s4.INIT=16'h0800;
  LUT4 n864_s4 (
    .F(n864_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_13_7),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n864_s4.INIT=16'h0800;
  LUT4 n863_s4 (
    .F(n863_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_13_7),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n863_s4.INIT=16'h0800;
  LUT4 n862_s4 (
    .F(n862_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_13_7),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n862_s4.INIT=16'h0800;
  LUT4 n1109_s12 (
    .F(n1109_17),
    .I0(n1118_13),
    .I1(w_status_color[7]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam n1109_s12.INIT=16'h7000;
  LUT4 n870_s4 (
    .F(n870_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n870_s4.INIT=16'h0A0C;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n871_s4 (
    .F(n871_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n871_s4.INIT=16'h0C0A;
  LUT4 n872_s4 (
    .F(n872_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n872_s4.INIT=16'h0C0A;
  LUT4 n873_s4 (
    .F(n873_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n873_s4.INIT=16'h0C0A;
  LUT4 n874_s4 (
    .F(n874_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n874_s4.INIT=16'h0C0A;
  LUT4 n875_s4 (
    .F(n875_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n875_s4.INIT=16'h0C0A;
  LUT4 n876_s4 (
    .F(n876_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n876_s4.INIT=16'h0C0A;
  LUT4 n877_s4 (
    .F(n877_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n877_s4.INIT=16'h0C0A;
  LUT4 n1135_s7 (
    .F(n1135_13),
    .I0(n1016_3),
    .I1(ff_cache_vram_wdata_7_9),
    .I2(ff_command_enable_9),
    .I3(ff_state[3]) 
);
defparam n1135_s7.INIT=16'h1500;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1731_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1731_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1731_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1731_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1731_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1731_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1731_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1731_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_8_s0 (
    .Q(ff_sx[8]),
    .D(reg_sx[8]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_7_s0 (
    .Q(ff_sx[7]),
    .D(reg_sx[7]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_6_s0 (
    .Q(ff_sx[6]),
    .D(reg_sx[6]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_5_s0 (
    .Q(ff_sx[5]),
    .D(reg_sx[5]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_4_s0 (
    .Q(ff_sx[4]),
    .D(reg_sx[4]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_3_s0 (
    .Q(ff_sx[3]),
    .D(reg_sx[3]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_2_s0 (
    .Q(ff_sx[2]),
    .D(reg_sx[2]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_1_s0 (
    .Q(ff_sx[1]),
    .D(reg_sx[1]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_0_s0 (
    .Q(ff_sx[0]),
    .D(reg_sx[0]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_9_s0 (
    .Q(ff_sy[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1743_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_8_s0 (
    .Q(ff_sy[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1743_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_7_s0 (
    .Q(ff_sy[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1745_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_6_s0 (
    .Q(ff_sy[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1745_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_5_s0 (
    .Q(ff_sy[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1745_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_4_s0 (
    .Q(ff_sy[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1745_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_3_s0 (
    .Q(ff_sy[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1745_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_2_s0 (
    .Q(ff_sy[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1745_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_1_s0 (
    .Q(ff_sy[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_0_s0 (
    .Q(ff_sy[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1755_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1756_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1875_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1876_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1876_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1876_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1876_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1876_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1876_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1876_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1876_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_8_s0 (
    .Q(ff_ny[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1908_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_7_s0 (
    .Q(ff_ny[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1910_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_6_s0 (
    .Q(ff_ny[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1910_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_5_s0 (
    .Q(ff_ny[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1910_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_4_s0 (
    .Q(ff_ny[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1910_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_3_s0 (
    .Q(ff_ny[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1910_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_2_s0 (
    .Q(ff_ny[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1910_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_1_s0 (
    .Q(ff_ny[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1910_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_ny_0_s0 (
    .Q(ff_ny[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1910_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1938_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1938_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1938_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1938_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1938_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1938_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1938_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1938_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1946_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1946_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1946_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1953_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1953_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1953_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1953_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1953_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1953_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1953_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1953_3),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1953_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1020_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1023_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1026_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1029_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1032_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1035_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1038_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1041_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1044_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1047_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1050_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1053_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1056_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1059_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1062_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1065_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1068_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n1003_21),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n933_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1016_3),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1109_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1112_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1115_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1118_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1121_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1124_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1127_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1130_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n963_4),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1089_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(ff_color[7]),
    .CLK(clk85m),
    .CE(n2049_3) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(ff_color[6]),
    .CLK(clk85m),
    .CE(n2049_3) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(ff_color[5]),
    .CLK(clk85m),
    .CE(n2049_3) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(ff_color[4]),
    .CLK(clk85m),
    .CE(n2049_3) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(ff_color[3]),
    .CLK(clk85m),
    .CE(n2049_3) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(ff_color[2]),
    .CLK(clk85m),
    .CE(n2049_3) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(ff_color[1]),
    .CLK(clk85m),
    .CE(n2049_3) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(ff_color[0]),
    .CLK(clk85m),
    .CE(n2049_3) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1730_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n311_3),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_dx_8_s1.INIT=1'b0;
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_dx_7_s1.INIT=1'b0;
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n313_3),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_dx_6_s1.INIT=1'b0;
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n314_3),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_dx_5_s1.INIT=1'b0;
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n315_3),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_dx_4_s1.INIT=1'b0;
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n316_3),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_dx_3_s1.INIT=1'b0;
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n317_3),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_dx_2_s1.INIT=1'b0;
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n318_3),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_dx_1_s1.INIT=1'b0;
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n319_3),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
defparam ff_dx_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n421_3),
    .CLK(clk85m),
    .CE(n355_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n422_3),
    .CLK(clk85m),
    .CE(n355_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n423_3),
    .CLK(clk85m),
    .CE(n363_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n424_3),
    .CLK(clk85m),
    .CE(n363_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n425_3),
    .CLK(clk85m),
    .CE(n363_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n426_3),
    .CLK(clk85m),
    .CE(n363_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n427_3),
    .CLK(clk85m),
    .CE(n363_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n428_3),
    .CLK(clk85m),
    .CE(n363_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n429_3),
    .CLK(clk85m),
    .CE(n363_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n430_3),
    .CLK(clk85m),
    .CE(n363_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_9_s1 (
    .Q(ff_nx[9]),
    .D(n583_7),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_9_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n584_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n585_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n586_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n587_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n588_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n589_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n590_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n591_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n592_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n693_7),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n694_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n695_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n696_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n697_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n698_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n699_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n700_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n701_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n702_3),
    .CLK(clk85m),
    .CE(ff_nx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_command_enable_s1 (
    .Q(w_status_command_enable),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_enable_6),
    .CLEAR(n36_6) 
);
defparam ff_command_enable_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n862_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n863_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n864_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n865_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n866_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n867_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n868_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n869_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1133_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_5_s1.INIT=1'b0;
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1134_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_4_s1.INIT=1'b0;
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1135_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1136_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_2_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1137_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1138_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n870_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n871_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n872_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n873_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n874_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n875_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n876_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n877_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(VCC),
    .I3(ff_dix_3_3),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_0_COUT ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_3),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n672_s (
    .SUM(n672_1),
    .COUT(n672_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n672_s.ALU_MODE=0;
  ALU n671_s (
    .SUM(n671_1),
    .COUT(n671_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n672_2) 
);
defparam n671_s.ALU_MODE=0;
  ALU n670_s (
    .SUM(n670_1),
    .COUT(n670_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n671_2) 
);
defparam n670_s.ALU_MODE=0;
  ALU n669_s (
    .SUM(n669_1),
    .COUT(n669_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n670_2) 
);
defparam n669_s.ALU_MODE=0;
  ALU n668_s (
    .SUM(n668_1),
    .COUT(n668_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n669_2) 
);
defparam n668_s.ALU_MODE=0;
  ALU n667_s (
    .SUM(n667_1),
    .COUT(n667_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n668_2) 
);
defparam n667_s.ALU_MODE=0;
  ALU n666_s (
    .SUM(n666_1),
    .COUT(n666_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n667_2) 
);
defparam n666_s.ALU_MODE=0;
  ALU n665_s (
    .SUM(n665_1),
    .COUT(n665_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n666_2) 
);
defparam n665_s.ALU_MODE=0;
  ALU n664_s (
    .SUM(n664_1),
    .COUT(n664_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n665_2) 
);
defparam n664_s.ALU_MODE=0;
  ALU n663_s (
    .SUM(n663_1),
    .COUT(n663_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n664_2) 
);
defparam n663_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n732_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  MUX2_LUT5 n852_s5 (
    .O(n852_9),
    .I0(n852_6),
    .I1(n852_7),
    .S0(ff_sx[1]) 
);
  MUX2_LUT5 n853_s5 (
    .O(n853_9),
    .I0(n853_6),
    .I1(n853_7),
    .S0(ff_sx[1]) 
);
  INV ff_dix_3_s1 (
    .O(ff_dix_3_3),
    .I(ff_dix) 
);
  INV ff_diy_3_s1 (
    .O(ff_diy_3_3),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_cache_vram_write(ff_cache_vram_write),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .n1477_4(n1477_4),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .n558_3(n558_3),
    .n1477_6(n1477_6),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_busy(ff_busy),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_sdram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  slot_reset_n_d,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  reg_vram_type,
  ff_vram_valid,
  w_command_vram_valid,
  w_ic_vram_valid,
  reg_sprite_disable,
  w_cpu_vram_valid,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_screen_mode_vram_address,
  reg_sprite_attribute_table_base,
  w_ic_vram_address,
  reg_screen_mode,
  w_cpu_vram_address,
  w_command_vram_address,
  ff_current_plane_num,
  ff_vram_refresh,
  w_sdram_write,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n558_3,
  w_vram_address1_13_7,
  n1477_4,
  w_vram_address1_12_8,
  n1477_6,
  n196_7,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_sdram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input slot_reset_n_d;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input reg_vram_type;
input ff_vram_valid;
input w_command_vram_valid;
input w_ic_vram_valid;
input reg_sprite_disable;
input w_cpu_vram_valid;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_screen_mode_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [16:0] w_ic_vram_address;
input [4:0] reg_screen_mode;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [4:0] ff_current_plane_num;
output ff_vram_refresh;
output w_sdram_write;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n558_3;
output w_vram_address1_13_7;
output n1477_4;
output w_vram_address1_12_8;
output n1477_6;
output n196_7;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n1646_3;
wire n46_3;
wire n196_3;
wire n197_3;
wire n198_3;
wire n199_3;
wire n1519_3;
wire n1551_3;
wire n1591_3;
wire n1599_3;
wire ff_vram_rdata_sel_2_7;
wire ff_vram_wdata_mask_3_6;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire n31_7;
wire n250_8;
wire n249_8;
wire n248_8;
wire n247_8;
wire n246_8;
wire n245_8;
wire n244_8;
wire n243_8;
wire n242_8;
wire n241_8;
wire n240_8;
wire n239_8;
wire n238_8;
wire n237_8;
wire n236_8;
wire n235_8;
wire n234_8;
wire n233_8;
wire n232_8;
wire n231_8;
wire n230_8;
wire n229_8;
wire n228_8;
wire n227_8;
wire n226_8;
wire n225_8;
wire n224_8;
wire n223_8;
wire n222_8;
wire n221_8;
wire n220_8;
wire n219_8;
wire n218_8;
wire n27_9;
wire n20_7;
wire w_vram_address1_13_4;
wire w_vram_address1_13_5;
wire w_vram_address1_13_6;
wire w_vram_address1_12_4;
wire w_vram_address1_12_5;
wire w_vram_address1_12_6;
wire w_vram_address1_11_4;
wire w_vram_address1_11_5;
wire w_vram_address1_10_4;
wire w_vram_address1_10_5;
wire w_vram_address1_9_4;
wire w_vram_address1_9_5;
wire w_vram_address1_8_4;
wire w_vram_address1_8_5;
wire w_vram_address1_7_4;
wire w_vram_address1_7_5;
wire w_vram_address1_6_4;
wire w_vram_address1_6_5;
wire w_vram_address1_5_4;
wire w_vram_address1_5_5;
wire w_vram_address1_4_4;
wire w_vram_address1_4_5;
wire w_vram_address1_3_4;
wire w_vram_address1_3_5;
wire w_vram_address1_2_5;
wire w_vram_address1_1_4;
wire w_vram_address1_0_4;
wire n1477_5;
wire w_vram_address2_14_7;
wire w_vram_address2_15_7;
wire w_vram_address1_13_8;
wire w_vram_address1_13_9;
wire w_vram_address1_13_10;
wire w_vram_address1_13_11;
wire w_vram_address1_12_7;
wire w_vram_address1_12_9;
wire w_vram_address1_12_10;
wire w_vram_address1_12_11;
wire w_vram_address1_11_6;
wire w_vram_address1_11_7;
wire w_vram_address1_10_6;
wire w_vram_address1_10_7;
wire w_vram_address1_9_6;
wire w_vram_address1_9_7;
wire w_vram_address1_8_6;
wire w_vram_address1_8_7;
wire w_vram_address1_7_6;
wire w_vram_address1_7_7;
wire w_vram_address1_6_6;
wire w_vram_address1_6_7;
wire w_vram_address1_5_6;
wire w_vram_address1_5_7;
wire w_vram_address1_4_6;
wire w_vram_address1_4_7;
wire w_vram_address1_3_6;
wire w_vram_address1_3_7;
wire w_vram_address1_2_6;
wire w_vram_address1_2_7;
wire w_vram_address1_2_8;
wire w_vram_address1_1_5;
wire w_vram_address1_0_5;
wire n196_5;
wire w_vram_address2_14_8;
wire w_vram_address2_14_9;
wire w_vram_address2_14_10;
wire w_vram_address2_15_8;
wire w_vram_address2_15_9;
wire w_vram_address2_15_10;
wire w_vram_address1_2_9;
wire w_vram_address1_2_10;
wire w_vram_address1_1_6;
wire w_vram_address1_0_6;
wire w_vram_address1_2_12;
wire ff_vram_write_8;
wire n327_10;
wire n327_12;
wire [13:0] w_vram_address1;
wire [16:14] w_vram_address2;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT2 n1646_s0 (
    .F(n1646_3),
    .I0(slot_reset_n_d),
    .I1(n1551_3) 
);
defparam n1646_s0.INIT=4'h8;
  LUT3 n46_s0 (
    .F(n46_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n46_s0.INIT=8'h10;
  LUT4 w_vram_address1_13_s0 (
    .F(w_vram_address1[13]),
    .I0(w_vram_address1_13_4),
    .I1(w_vram_address1_13_5),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_13_s0.INIT=16'hF011;
  LUT4 w_vram_address1_12_s0 (
    .F(w_vram_address1[12]),
    .I0(w_vram_address1_12_4),
    .I1(w_vram_address1_12_5),
    .I2(w_vram_address1_13_4),
    .I3(w_vram_address1_12_6) 
);
defparam w_vram_address1_12_s0.INIT=16'h110F;
  LUT4 w_vram_address1_11_s0 (
    .F(w_vram_address1[11]),
    .I0(w_vram_address1_12_5),
    .I1(w_vram_address1_12_4),
    .I2(w_vram_address1_11_4),
    .I3(w_vram_address1_11_5) 
);
defparam w_vram_address1_11_s0.INIT=16'h1C1F;
  LUT4 w_vram_address1_10_s0 (
    .F(w_vram_address1[10]),
    .I0(w_vram_address1_10_4),
    .I1(w_vram_address1_11_5),
    .I2(w_vram_address1_12_4),
    .I3(w_vram_address1_10_5) 
);
defparam w_vram_address1_10_s0.INIT=16'hF305;
  LUT4 w_vram_address1_9_s0 (
    .F(w_vram_address1[9]),
    .I0(w_vram_address1_10_4),
    .I1(w_vram_address1_12_4),
    .I2(w_vram_address1_9_4),
    .I3(w_vram_address1_9_5) 
);
defparam w_vram_address1_9_s0.INIT=16'h1C1F;
  LUT4 w_vram_address1_8_s0 (
    .F(w_vram_address1[8]),
    .I0(w_vram_address1_8_4),
    .I1(w_vram_address1_9_5),
    .I2(w_vram_address1_12_4),
    .I3(w_vram_address1_8_5) 
);
defparam w_vram_address1_8_s0.INIT=16'h05F3;
  LUT4 w_vram_address1_7_s0 (
    .F(w_vram_address1[7]),
    .I0(w_vram_address1_8_4),
    .I1(w_vram_address1_12_4),
    .I2(w_vram_address1_7_4),
    .I3(w_vram_address1_7_5) 
);
defparam w_vram_address1_7_s0.INIT=16'hD0D3;
  LUT4 w_vram_address1_6_s0 (
    .F(w_vram_address1[6]),
    .I0(w_vram_address1_6_4),
    .I1(w_vram_address1_7_5),
    .I2(w_vram_address1_12_4),
    .I3(w_vram_address1_6_5) 
);
defparam w_vram_address1_6_s0.INIT=16'h05F3;
  LUT4 w_vram_address1_5_s0 (
    .F(w_vram_address1[5]),
    .I0(w_vram_address1_6_4),
    .I1(w_vram_address1_12_4),
    .I2(w_vram_address1_5_4),
    .I3(w_vram_address1_5_5) 
);
defparam w_vram_address1_5_s0.INIT=16'hD0D3;
  LUT3 w_vram_address1_4_s0 (
    .F(w_vram_address1[4]),
    .I0(w_vram_address1_4_4),
    .I1(w_vram_address1_5_5),
    .I2(w_vram_address1_4_5) 
);
defparam w_vram_address1_4_s0.INIT=8'h3A;
  LUT4 w_vram_address1_3_s0 (
    .F(w_vram_address1[3]),
    .I0(w_vram_address1_4_4),
    .I1(w_vram_address1_3_4),
    .I2(w_vram_address1_3_5),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_3_s0.INIT=16'hAFFC;
  LUT4 w_vram_address1_2_s0 (
    .F(w_vram_address1[2]),
    .I0(w_vram_address1_3_4),
    .I1(w_vram_address1_2_12),
    .I2(w_vram_address1_2_5),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_2_s0.INIT=16'hEE0F;
  LUT3 w_vram_address1_1_s0 (
    .F(w_vram_address1[1]),
    .I0(w_vram_address1_1_4),
    .I1(w_vram_address1_2_5),
    .I2(w_vram_address1_13_7) 
);
defparam w_vram_address1_1_s0.INIT=8'h35;
  LUT3 w_vram_address1_0_s0 (
    .F(w_vram_address1[0]),
    .I0(w_vram_address1_0_4),
    .I1(w_vram_address1_1_4),
    .I2(w_vram_address1_13_7) 
);
defparam w_vram_address1_0_s0.INIT=8'h35;
  LUT4 n196_s0 (
    .F(n196_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n196_7) 
);
defparam n196_s0.INIT=16'h77F0;
  LUT4 n197_s0 (
    .F(n197_3),
    .I0(w_vram_address1[0]),
    .I1(w_vram_address1[1]),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n196_7) 
);
defparam n197_s0.INIT=16'hBBF0;
  LUT4 n198_s0 (
    .F(n198_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n196_7) 
);
defparam n198_s0.INIT=16'hBBF0;
  LUT4 n199_s0 (
    .F(n199_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask[0]),
    .I3(n196_7) 
);
defparam n199_s0.INIT=16'hEEF0;
  LUT4 n1519_s0 (
    .F(n1519_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1519_s0.INIT=16'h1000;
  LUT3 n558_s0 (
    .F(n558_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n558_s0.INIT=8'h10;
  LUT4 n1551_s0 (
    .F(n1551_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1551_s0.INIT=16'h1000;
  LUT4 n1591_s0 (
    .F(n1591_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1591_s0.INIT=16'h4000;
  LUT4 n1599_s0 (
    .F(n1599_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1599_s0.INIT=16'h1000;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(n1477_5),
    .I1(ff_sdr_ready),
    .I2(n1477_4) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'hBF;
  LUT4 ff_vram_wdata_mask_3_s3 (
    .F(ff_vram_wdata_mask_3_6),
    .I0(slot_reset_n_d),
    .I1(n327_12),
    .I2(n1477_5),
    .I3(n1477_4) 
);
defparam ff_vram_wdata_mask_3_s3.INIT=16'h8000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT4 n31_s2 (
    .F(n31_7),
    .I0(w_vram_address1_12_4),
    .I1(n196_7),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n31_s2.INIT=16'hF400;
  LUT4 n250_s3 (
    .F(n250_8),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n250_s3.INIT=16'hAC00;
  LUT4 n249_s3 (
    .F(n249_8),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n249_s3.INIT=16'hAC00;
  LUT4 n248_s3 (
    .F(n248_8),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n248_s3.INIT=16'hAC00;
  LUT4 n247_s3 (
    .F(n247_8),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n247_s3.INIT=16'hAC00;
  LUT4 n246_s3 (
    .F(n246_8),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n246_s3.INIT=16'hAC00;
  LUT4 n245_s3 (
    .F(n245_8),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n245_s3.INIT=16'hAC00;
  LUT4 n244_s3 (
    .F(n244_8),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n244_s3.INIT=16'hAC00;
  LUT4 n243_s3 (
    .F(n243_8),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n243_s3.INIT=16'hAC00;
  LUT4 n242_s3 (
    .F(n242_8),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n242_s3.INIT=16'hAC00;
  LUT4 n241_s3 (
    .F(n241_8),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n241_s3.INIT=16'hAC00;
  LUT4 n240_s3 (
    .F(n240_8),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n240_s3.INIT=16'hAC00;
  LUT4 n239_s3 (
    .F(n239_8),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n239_s3.INIT=16'hAC00;
  LUT4 n238_s3 (
    .F(n238_8),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n238_s3.INIT=16'hAC00;
  LUT4 n237_s3 (
    .F(n237_8),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n237_s3.INIT=16'hAC00;
  LUT4 n236_s3 (
    .F(n236_8),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n236_s3.INIT=16'hAC00;
  LUT4 n235_s3 (
    .F(n235_8),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n235_s3.INIT=16'hAC00;
  LUT4 n234_s3 (
    .F(n234_8),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n234_s3.INIT=16'hAC00;
  LUT4 n233_s3 (
    .F(n233_8),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n233_s3.INIT=16'hAC00;
  LUT4 n232_s3 (
    .F(n232_8),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n232_s3.INIT=16'hAC00;
  LUT4 n231_s3 (
    .F(n231_8),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n231_s3.INIT=16'hAC00;
  LUT4 n230_s3 (
    .F(n230_8),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n230_s3.INIT=16'hAC00;
  LUT4 n229_s3 (
    .F(n229_8),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n229_s3.INIT=16'hAC00;
  LUT4 n228_s3 (
    .F(n228_8),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n228_s3.INIT=16'hAC00;
  LUT4 n227_s3 (
    .F(n227_8),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n227_s3.INIT=16'hAC00;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n226_s3.INIT=16'hAC00;
  LUT4 n225_s3 (
    .F(n225_8),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n225_s3.INIT=16'hAC00;
  LUT4 n224_s3 (
    .F(n224_8),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n224_s3.INIT=16'hAC00;
  LUT4 n223_s3 (
    .F(n223_8),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n223_s3.INIT=16'hAC00;
  LUT4 n222_s3 (
    .F(n222_8),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n222_s3.INIT=16'hAC00;
  LUT4 n221_s3 (
    .F(n221_8),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n221_s3.INIT=16'hAC00;
  LUT4 n220_s3 (
    .F(n220_8),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n220_s3.INIT=16'hAC00;
  LUT4 n219_s3 (
    .F(n219_8),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n219_s3.INIT=16'hAC00;
  LUT4 n218_s3 (
    .F(n218_8),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n196_7),
    .I3(n1477_4) 
);
defparam n218_s3.INIT=16'hAC00;
  LUT4 n27_s4 (
    .F(n27_9),
    .I0(w_vram_address1_12_4),
    .I1(n196_7),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n27_s4.INIT=16'h0E00;
  LUT4 w_vram_address2_14_s1 (
    .F(w_vram_address2[14]),
    .I0(w_vram_address1_13_6),
    .I1(w_vram_address2_14_7),
    .I2(w_vram_address1_13_7),
    .I3(reg_vram_type) 
);
defparam w_vram_address2_14_s1.INIT=16'hCA00;
  LUT4 w_vram_address2_15_s1 (
    .F(w_vram_address2[15]),
    .I0(w_vram_address2_14_7),
    .I1(w_vram_address2_15_7),
    .I2(w_vram_address1_13_7),
    .I3(reg_vram_type) 
);
defparam w_vram_address2_15_s1.INIT=16'hCA00;
  LUT4 w_vram_address2_16_s1 (
    .F(w_vram_address2[16]),
    .I0(w_vram_address2_15_7),
    .I1(w_vram_address1_0_4),
    .I2(w_vram_address1_13_7),
    .I3(reg_vram_type) 
);
defparam w_vram_address2_16_s1.INIT=16'h3A00;
  LUT4 n20_s2 (
    .F(n20_7),
    .I0(w_screen_mode_vram_valid),
    .I1(n196_7),
    .I2(w_vram_address1_12_4),
    .I3(ff_sdr_ready) 
);
defparam n20_s2.INIT=16'h0100;
  LUT4 w_vram_address1_13_s1 (
    .F(w_vram_address1_13_4),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_vram_address1_13_8),
    .I2(w_vram_address1_12_4),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_13_s1.INIT=16'h0503;
  LUT4 w_vram_address1_13_s2 (
    .F(w_vram_address1_13_5),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]),
    .I3(w_vram_address1_12_4) 
);
defparam w_vram_address1_13_s2.INIT=16'h0700;
  LUT4 w_vram_address1_13_s3 (
    .F(w_vram_address1_13_6),
    .I0(w_vram_address1_13_9),
    .I1(w_vram_address1_13_10),
    .I2(w_vram_address1_13_11),
    .I3(w_vram_address1_12_4) 
);
defparam w_vram_address1_13_s3.INIT=16'h0FEE;
  LUT4 w_vram_address1_13_s4 (
    .F(w_vram_address1_13_7),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_address1_13_s4.INIT=16'h1000;
  LUT3 w_vram_address1_12_s1 (
    .F(w_vram_address1_12_4),
    .I0(w_vram_address1_12_7),
    .I1(w_vram_address1_12_8),
    .I2(w_vram_address1_12_9) 
);
defparam w_vram_address1_12_s1.INIT=8'h07;
  LUT3 w_vram_address1_12_s2 (
    .F(w_vram_address1_12_5),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_vram_address1_12_10),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_12_s2.INIT=8'h53;
  LUT4 w_vram_address1_12_s3 (
    .F(w_vram_address1_12_6),
    .I0(w_vram_address1_12_11),
    .I1(w_vram_address1_12_4),
    .I2(w_vram_address1_13_5),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_12_s3.INIT=16'hF0BB;
  LUT4 w_vram_address1_11_s1 (
    .F(w_vram_address1_11_4),
    .I0(w_vram_address1_12_11),
    .I1(w_vram_address1_11_6),
    .I2(w_vram_address1_12_4),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_11_s1.INIT=16'hAFC0;
  LUT3 w_vram_address1_11_s2 (
    .F(w_vram_address1_11_5),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_valid),
    .I2(w_vram_address1_11_7) 
);
defparam w_vram_address1_11_s2.INIT=8'h07;
  LUT3 w_vram_address1_10_s1 (
    .F(w_vram_address1_10_4),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_vram_address1_10_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_10_s1.INIT=8'h53;
  LUT4 w_vram_address1_10_s2 (
    .F(w_vram_address1_10_5),
    .I0(w_vram_address1_11_6),
    .I1(w_vram_address1_10_7),
    .I2(w_vram_address1_12_4),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_10_s2.INIT=16'h5F30;
  LUT4 w_vram_address1_9_s1 (
    .F(w_vram_address1_9_4),
    .I0(w_vram_address1_10_7),
    .I1(w_vram_address1_9_6),
    .I2(w_vram_address1_12_4),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_9_s1.INIT=16'hAFC0;
  LUT3 w_vram_address1_9_s2 (
    .F(w_vram_address1_9_5),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_valid),
    .I2(w_vram_address1_9_7) 
);
defparam w_vram_address1_9_s2.INIT=8'h07;
  LUT3 w_vram_address1_8_s1 (
    .F(w_vram_address1_8_4),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_vram_address1_8_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_8_s1.INIT=8'h53;
  LUT4 w_vram_address1_8_s2 (
    .F(w_vram_address1_8_5),
    .I0(w_vram_address1_8_7),
    .I1(w_vram_address1_9_6),
    .I2(w_vram_address1_12_4),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_8_s2.INIT=16'hC0AF;
  LUT4 w_vram_address1_7_s1 (
    .F(w_vram_address1_7_4),
    .I0(w_vram_address1_8_7),
    .I1(w_vram_address1_7_6),
    .I2(w_vram_address1_12_4),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_7_s1.INIT=16'h5F30;
  LUT3 w_vram_address1_7_s2 (
    .F(w_vram_address1_7_5),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_valid),
    .I2(w_vram_address1_7_7) 
);
defparam w_vram_address1_7_s2.INIT=8'h07;
  LUT3 w_vram_address1_6_s1 (
    .F(w_vram_address1_6_4),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_vram_address1_6_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_6_s1.INIT=8'h53;
  LUT4 w_vram_address1_6_s2 (
    .F(w_vram_address1_6_5),
    .I0(w_vram_address1_6_7),
    .I1(w_vram_address1_7_6),
    .I2(w_vram_address1_12_4),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_6_s2.INIT=16'hC0AF;
  LUT4 w_vram_address1_5_s1 (
    .F(w_vram_address1_5_4),
    .I0(w_vram_address1_6_7),
    .I1(w_vram_address1_5_6),
    .I2(w_vram_address1_12_4),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_5_s1.INIT=16'h5F30;
  LUT4 w_vram_address1_5_s2 (
    .F(w_vram_address1_5_5),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_valid),
    .I2(w_vram_address1_12_4),
    .I3(w_vram_address1_5_7) 
);
defparam w_vram_address1_5_s2.INIT=16'h0007;
  LUT4 w_vram_address1_4_s1 (
    .F(w_vram_address1_4_4),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_vram_address1_4_6),
    .I2(w_vram_address1_12_4),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_4_s1.INIT=16'h0A0C;
  LUT4 w_vram_address1_4_s2 (
    .F(w_vram_address1_4_5),
    .I0(w_vram_address1_5_6),
    .I1(w_vram_address1_4_7),
    .I2(w_vram_address1_12_4),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_4_s2.INIT=16'h5F30;
  LUT4 w_vram_address1_3_s1 (
    .F(w_vram_address1_3_4),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_vram_address1_3_6),
    .I2(w_vram_address1_12_4),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_3_s1.INIT=16'h0A0C;
  LUT4 w_vram_address1_3_s2 (
    .F(w_vram_address1_3_5),
    .I0(w_vram_address1_4_7),
    .I1(w_vram_address1_3_7),
    .I2(w_vram_address1_12_4),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_3_s2.INIT=16'hAF30;
  LUT4 w_vram_address1_2_s2 (
    .F(w_vram_address1_2_5),
    .I0(w_screen_mode_vram_valid),
    .I1(w_vram_address1_2_6),
    .I2(w_vram_address1_2_7),
    .I3(w_vram_address1_2_8) 
);
defparam w_vram_address1_2_s2.INIT=16'h004F;
  LUT3 w_vram_address1_1_s1 (
    .F(w_vram_address1_1_4),
    .I0(w_vram_address1_1_5),
    .I1(w_ic_vram_address[1]),
    .I2(w_vram_address1_12_4) 
);
defparam w_vram_address1_1_s1.INIT=8'h3A;
  LUT3 w_vram_address1_0_s1 (
    .F(w_vram_address1_0_4),
    .I0(w_vram_address1_0_5),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_address1_12_4) 
);
defparam w_vram_address1_0_s1.INIT=8'h3A;
  LUT4 n1477_s1 (
    .F(n1477_4),
    .I0(w_vram_address1_12_8),
    .I1(w_vram_address1_12_7),
    .I2(w_vram_address1_12_9),
    .I3(w_screen_mode_vram_valid) 
);
defparam n1477_s1.INIT=16'h00F8;
  LUT4 n1477_s2 (
    .F(n1477_5),
    .I0(n1477_6),
    .I1(w_command_vram_valid),
    .I2(n196_5),
    .I3(n558_3) 
);
defparam n1477_s2.INIT=16'hF800;
  LUT4 w_vram_address2_14_s2 (
    .F(w_vram_address2_14_7),
    .I0(w_vram_address2_14_8),
    .I1(w_vram_address2_14_9),
    .I2(w_vram_address2_14_10),
    .I3(w_vram_address1_12_4) 
);
defparam w_vram_address2_14_s2.INIT=16'h0FEE;
  LUT4 w_vram_address2_15_s2 (
    .F(w_vram_address2_15_7),
    .I0(w_vram_address2_15_8),
    .I1(w_vram_address2_15_9),
    .I2(w_vram_address2_15_10),
    .I3(w_vram_address1_12_4) 
);
defparam w_vram_address2_15_s2.INIT=16'h0FEE;
  LUT3 w_vram_address1_13_s5 (
    .F(w_vram_address1_13_8),
    .I0(w_cpu_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n196_7) 
);
defparam w_vram_address1_13_s5.INIT=8'hAC;
  LUT2 w_vram_address1_13_s6 (
    .F(w_vram_address1_13_9),
    .I0(w_screen_mode_vram_valid),
    .I1(w_screen_mode_vram_address[14]) 
);
defparam w_vram_address1_13_s6.INIT=4'h8;
  LUT4 w_vram_address1_13_s7 (
    .F(w_vram_address1_13_10),
    .I0(w_cpu_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(w_screen_mode_vram_valid),
    .I3(n196_7) 
);
defparam w_vram_address1_13_s7.INIT=16'h0A0C;
  LUT3 w_vram_address1_13_s8 (
    .F(w_vram_address1_13_11),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam w_vram_address1_13_s8.INIT=8'h07;
  LUT4 w_vram_address1_12_s4 (
    .F(w_vram_address1_12_7),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(w_ic_vram_valid),
    .I3(reg_screen_mode[0]) 
);
defparam w_vram_address1_12_s4.INIT=16'h0100;
  LUT3 w_vram_address1_12_s5 (
    .F(w_vram_address1_12_8),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam w_vram_address1_12_s5.INIT=8'hE7;
  LUT3 w_vram_address1_12_s6 (
    .F(w_vram_address1_12_9),
    .I0(ff_vram_valid),
    .I1(reg_sprite_disable),
    .I2(w_ic_vram_valid) 
);
defparam w_vram_address1_12_s6.INIT=8'h0D;
  LUT3 w_vram_address1_12_s7 (
    .F(w_vram_address1_12_10),
    .I0(w_cpu_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n196_7) 
);
defparam w_vram_address1_12_s7.INIT=8'hAC;
  LUT3 w_vram_address1_12_s8 (
    .F(w_vram_address1_12_11),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam w_vram_address1_12_s8.INIT=8'h07;
  LUT3 w_vram_address1_11_s3 (
    .F(w_vram_address1_11_6),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam w_vram_address1_11_s3.INIT=8'h07;
  LUT4 w_vram_address1_11_s4 (
    .F(w_vram_address1_11_7),
    .I0(w_cpu_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(w_screen_mode_vram_valid),
    .I3(n196_7) 
);
defparam w_vram_address1_11_s4.INIT=16'h0A0C;
  LUT3 w_vram_address1_10_s3 (
    .F(w_vram_address1_10_6),
    .I0(w_cpu_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n196_7) 
);
defparam w_vram_address1_10_s3.INIT=8'hAC;
  LUT3 w_vram_address1_10_s4 (
    .F(w_vram_address1_10_7),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam w_vram_address1_10_s4.INIT=8'h07;
  LUT3 w_vram_address1_9_s3 (
    .F(w_vram_address1_9_6),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam w_vram_address1_9_s3.INIT=8'h07;
  LUT4 w_vram_address1_9_s4 (
    .F(w_vram_address1_9_7),
    .I0(w_cpu_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(w_screen_mode_vram_valid),
    .I3(n196_7) 
);
defparam w_vram_address1_9_s4.INIT=16'h0A0C;
  LUT3 w_vram_address1_8_s3 (
    .F(w_vram_address1_8_6),
    .I0(w_cpu_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n196_7) 
);
defparam w_vram_address1_8_s3.INIT=8'hAC;
  LUT3 w_vram_address1_8_s4 (
    .F(w_vram_address1_8_7),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam w_vram_address1_8_s4.INIT=8'h07;
  LUT3 w_vram_address1_7_s3 (
    .F(w_vram_address1_7_6),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam w_vram_address1_7_s3.INIT=8'h07;
  LUT4 w_vram_address1_7_s4 (
    .F(w_vram_address1_7_7),
    .I0(w_cpu_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(w_screen_mode_vram_valid),
    .I3(n196_7) 
);
defparam w_vram_address1_7_s4.INIT=16'h0A0C;
  LUT3 w_vram_address1_6_s3 (
    .F(w_vram_address1_6_6),
    .I0(w_cpu_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n196_7) 
);
defparam w_vram_address1_6_s3.INIT=8'hAC;
  LUT3 w_vram_address1_6_s4 (
    .F(w_vram_address1_6_7),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam w_vram_address1_6_s4.INIT=8'h07;
  LUT3 w_vram_address1_5_s3 (
    .F(w_vram_address1_5_6),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam w_vram_address1_5_s3.INIT=8'h07;
  LUT4 w_vram_address1_5_s4 (
    .F(w_vram_address1_5_7),
    .I0(w_cpu_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(w_screen_mode_vram_valid),
    .I3(n196_7) 
);
defparam w_vram_address1_5_s4.INIT=16'h0A0C;
  LUT3 w_vram_address1_4_s3 (
    .F(w_vram_address1_4_6),
    .I0(w_cpu_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n196_7) 
);
defparam w_vram_address1_4_s3.INIT=8'hAC;
  LUT3 w_vram_address1_4_s4 (
    .F(w_vram_address1_4_7),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam w_vram_address1_4_s4.INIT=8'h07;
  LUT3 w_vram_address1_3_s3 (
    .F(w_vram_address1_3_6),
    .I0(w_cpu_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n196_7) 
);
defparam w_vram_address1_3_s3.INIT=8'hAC;
  LUT3 w_vram_address1_3_s4 (
    .F(w_vram_address1_3_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam w_vram_address1_3_s4.INIT=8'h07;
  LUT4 w_vram_address1_2_s3 (
    .F(w_vram_address1_2_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n558_3),
    .I3(n196_5) 
);
defparam w_vram_address1_2_s3.INIT=16'h5333;
  LUT4 w_vram_address1_2_s4 (
    .F(w_vram_address1_2_7),
    .I0(w_vram_address1_12_8),
    .I1(w_vram_address1_12_7),
    .I2(w_vram_address1_12_9),
    .I3(w_vram_address1_2_9) 
);
defparam w_vram_address1_2_s4.INIT=16'h00F8;
  LUT4 w_vram_address1_2_s5 (
    .F(w_vram_address1_2_8),
    .I0(w_vram_address1_12_7),
    .I1(w_vram_address1_12_8),
    .I2(w_vram_address1_2_10),
    .I3(w_vram_address1_12_9) 
);
defparam w_vram_address1_2_s5.INIT=16'h0007;
  LUT4 w_vram_address1_1_s2 (
    .F(w_vram_address1_1_5),
    .I0(w_vram_address1_1_6),
    .I1(n196_5),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_1_s2.INIT=16'h0F77;
  LUT4 w_vram_address1_0_s2 (
    .F(w_vram_address1_0_5),
    .I0(w_vram_address1_0_6),
    .I1(n196_5),
    .I2(w_screen_mode_vram_address[0]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_0_s2.INIT=16'h0F77;
  LUT4 n196_s2 (
    .F(n196_5),
    .I0(w_sdram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_cpu_vram_valid),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n196_s2.INIT=16'h1000;
  LUT2 n1477_s3 (
    .F(n1477_6),
    .I0(w_sdram_refresh),
    .I1(ff_vram_refresh) 
);
defparam n1477_s3.INIT=4'h1;
  LUT2 w_vram_address2_14_s3 (
    .F(w_vram_address2_14_8),
    .I0(w_screen_mode_vram_valid),
    .I1(w_screen_mode_vram_address[15]) 
);
defparam w_vram_address2_14_s3.INIT=4'h8;
  LUT4 w_vram_address2_14_s4 (
    .F(w_vram_address2_14_9),
    .I0(w_cpu_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(w_screen_mode_vram_valid),
    .I3(n196_7) 
);
defparam w_vram_address2_14_s4.INIT=16'h0A0C;
  LUT3 w_vram_address2_14_s5 (
    .F(w_vram_address2_14_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam w_vram_address2_14_s5.INIT=8'h07;
  LUT2 w_vram_address2_15_s3 (
    .F(w_vram_address2_15_8),
    .I0(w_screen_mode_vram_valid),
    .I1(w_screen_mode_vram_address[16]) 
);
defparam w_vram_address2_15_s3.INIT=4'h8;
  LUT4 w_vram_address2_15_s4 (
    .F(w_vram_address2_15_9),
    .I0(w_cpu_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(w_screen_mode_vram_valid),
    .I3(n196_7) 
);
defparam w_vram_address2_15_s4.INIT=16'h0A0C;
  LUT3 w_vram_address2_15_s5 (
    .F(w_vram_address2_15_10),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam w_vram_address2_15_s5.INIT=8'h07;
  LUT2 w_vram_address1_2_s6 (
    .F(w_vram_address1_2_9),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_2_s6.INIT=4'h4;
  LUT3 w_vram_address1_2_s7 (
    .F(w_vram_address1_2_10),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam w_vram_address1_2_s7.INIT=8'h07;
  LUT4 w_vram_address1_1_s3 (
    .F(w_vram_address1_1_6),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_cpu_vram_address[1]) 
);
defparam w_vram_address1_1_s3.INIT=16'h1000;
  LUT4 w_vram_address1_0_s3 (
    .F(w_vram_address1_0_6),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_cpu_vram_address[0]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam w_vram_address1_0_s3.INIT=16'h1000;
  LUT4 w_vram_address1_2_s8 (
    .F(w_vram_address1_2_12),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]),
    .I3(w_vram_address1_12_4) 
);
defparam w_vram_address1_2_s8.INIT=16'hF800;
  LUT4 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(n1477_4),
    .I1(n1477_5),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s4.INIT=16'h0D00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(n196_5) 
);
defparam n196_s3.INIT=16'h1000;
  LUT4 n327_s4 (
    .F(n327_10),
    .I0(n1477_4),
    .I1(n1477_5),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n327_s4.INIT=16'h0D00;
  LUT2 n327_s5 (
    .F(n327_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n327_s5.INIT=4'h4;
  DFFCE ff_vram_refresh_s0 (
    .Q(ff_vram_refresh),
    .D(w_sdram_refresh),
    .CLK(clk85m),
    .CE(n46_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(w_vram_address2[16]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(w_vram_address2[15]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(w_vram_address2[14]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(w_vram_address1[13]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(w_vram_address1[12]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(w_vram_address1[11]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(w_vram_address1[10]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(w_vram_address1[9]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(w_vram_address1[8]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(w_vram_address1[7]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(w_vram_address1[6]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(w_vram_address1[5]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(w_vram_address1[4]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(w_vram_address1[3]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(w_vram_address1[2]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(w_vram_address1[1]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(w_vram_address1[0]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n218_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n220_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n221_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n222_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n223_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n224_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n225_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n226_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n227_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n228_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n229_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n230_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n231_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n232_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n233_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n234_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n235_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n236_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n237_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n238_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n239_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n240_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n241_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n242_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n244_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n245_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n246_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n247_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n248_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n249_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n250_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n196_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n197_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n198_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n199_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n27_9),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_1_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n31_7),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_0_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n20_7),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_2_s1.INIT=1'b0;
  DFFC ff_vram_valid_s5 (
    .Q(w_sdram_valid),
    .D(n327_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s5.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  w_sprite_display_color_en,
  n1632_7,
  n1350_5,
  w_palette_valid,
  n140_14,
  n438_5,
  w_vram_address1_13_7,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  w_sprite_display_color,
  reg_backdrop_color,
  w_4colors_mode,
  w_4colors_mode_5,
  n291_4,
  n240_6,
  ff_display_color_7_11,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input w_sprite_display_color_en;
input n1632_7;
input n1350_5;
input w_palette_valid;
input n140_14;
input n438_5;
input w_vram_address1_13_7;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [7:0] w_screen_mode_display_color;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_sprite_display_color;
input [3:0] reg_backdrop_color;
output w_4colors_mode;
output w_4colors_mode_5;
output n291_4;
output n240_6;
output ff_display_color_7_11;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n298_13;
wire n299_13;
wire n306_13;
wire n307_13;
wire n127_3;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n291_3;
wire n372_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_28;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n199_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n373_4;
wire n197_6;
wire n196_6;
wire n195_6;
wire n195_7;
wire n195_8;
wire n194_6;
wire n199_6;
wire n197_7;
wire n197_8;
wire n196_7;
wire n196_8;
wire n195_9;
wire n195_10;
wire n199_7;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n373_6;
wire n369_5;
wire n368_5;
wire n367_5;
wire n366_5;
wire n240_8;
wire n22_8;
wire ff_display_color_oe;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [1:0] w_display_b;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n298_s8 (
    .F(n298_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n298_s8.INIT=8'hF8;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hE6;
  LUT3 n306_s8 (
    .F(n306_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n306_s8.INIT=8'hF8;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT4 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(w_screen_mode_display_color[0]),
    .I2(n127_4),
    .I3(n127_5) 
);
defparam n127_s0.INIT=16'hEFFF;
  LUT2 n199_s1 (
    .F(n199_4),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[7]) 
);
defparam n199_s1.INIT=4'h4;
  LUT2 n200_s1 (
    .F(n200_4),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[6]) 
);
defparam n200_s1.INIT=4'h4;
  LUT2 n201_s1 (
    .F(n201_4),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[5]) 
);
defparam n201_s1.INIT=4'h4;
  LUT2 n202_s1 (
    .F(n202_4),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[4]) 
);
defparam n202_s1.INIT=4'h4;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(n249_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=16'h44F0;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(n256_5),
    .I1(ff_display_color[0]) 
);
defparam n256_s1.INIT=4'hE;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(n1632_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n291_4) 
);
defparam n291_s0.INIT=16'h7000;
  LUT4 n372_s0 (
    .F(n372_3),
    .I0(n1350_5),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n366_5) 
);
defparam n372_s0.INIT=16'hFF40;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(n1632_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_display_color_7_11),
    .I3(n1350_5) 
);
defparam ff_display_color_7_s3.INIT=16'hFF70;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(n1632_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n1350_5),
    .I3(ff_display_color_7_11) 
);
defparam n216_s2.INIT=16'h0700;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_28),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n197_s1 (
    .F(n197_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[0]),
    .I2(n140_14),
    .I3(n197_6) 
);
defparam n197_s1.INIT=16'h4F44;
  LUT4 n196_s1 (
    .F(n196_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[1]),
    .I2(n140_14),
    .I3(n196_6) 
);
defparam n196_s1.INIT=16'h4F44;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(w_screen_mode_display_color[2]),
    .I1(n195_6),
    .I2(n195_7),
    .I3(n195_8) 
);
defparam n195_s1.INIT=16'h8F88;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(w_screen_mode_display_color[3]),
    .I1(n195_6),
    .I2(n194_6),
    .I3(n195_8) 
);
defparam n194_s1.INIT=16'h8F88;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT3 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[5]),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color[7]) 
);
defparam n127_s1.INIT=8'h01;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT4 n199_s2 (
    .F(n199_5),
    .I0(n438_5),
    .I1(n1350_5),
    .I2(n199_6),
    .I3(n140_14) 
);
defparam n199_s2.INIT=16'h00F1;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n249_s1.INIT=8'h0E;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT2 n291_s1 (
    .F(n291_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n291_s1.INIT=4'h1;
  LUT3 n373_s1 (
    .F(n373_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]) 
);
defparam n373_s1.INIT=8'hBC;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(n197_7),
    .I1(n197_8),
    .I2(n1350_5),
    .I3(n199_6) 
);
defparam n197_s2.INIT=16'hCC0D;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(n196_7),
    .I1(n196_8),
    .I2(n1350_5),
    .I3(n199_6) 
);
defparam n196_s2.INIT=16'hCC0D;
  LUT3 n195_s2 (
    .F(n195_6),
    .I0(n140_14),
    .I1(n199_6),
    .I2(n195_9) 
);
defparam n195_s2.INIT=8'h0B;
  LUT4 n195_s3 (
    .F(n195_7),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[2]),
    .I2(reg_backdrop_color[2]),
    .I3(n195_10) 
);
defparam n195_s3.INIT=16'h0777;
  LUT4 n195_s4 (
    .F(n195_8),
    .I0(n199_6),
    .I1(n1350_5),
    .I2(w_4colors_mode),
    .I3(n140_14) 
);
defparam n195_s4.INIT=16'h000B;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[3]),
    .I2(reg_backdrop_color[3]),
    .I3(n195_10) 
);
defparam n194_s2.INIT=16'h0777;
  LUT4 n199_s3 (
    .F(n199_6),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n199_7),
    .I3(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=16'hEF00;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(n177_3),
    .I3(n438_5) 
);
defparam n197_s3.INIT=16'hBB0F;
  LUT4 n197_s4 (
    .F(n197_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n195_9),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s4.INIT=16'hAC00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(n176_3),
    .I3(n438_5) 
);
defparam n196_s3.INIT=16'hBB0F;
  LUT4 n196_s4 (
    .F(n196_8),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n195_9),
    .I3(w_sprite_display_color_en) 
);
defparam n196_s4.INIT=16'hAC00;
  LUT3 n195_s5 (
    .F(n195_9),
    .I0(reg_screen_mode[2]),
    .I1(n438_5),
    .I2(w_4colors_mode_5) 
);
defparam n195_s5.INIT=8'h10;
  LUT2 n195_s6 (
    .F(n195_10),
    .I0(n127_3),
    .I1(n199_6) 
);
defparam n195_s6.INIT=4'h1;
  LUT3 n199_s4 (
    .F(n199_7),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n199_s4.INIT=8'h01;
  LUT4 n240_s2 (
    .F(n240_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s2.INIT=16'h0100;
  LUT3 ff_display_color_7_s5 (
    .F(ff_display_color_7_11),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam ff_display_color_7_s5.INIT=8'h01;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT4 n373_s2 (
    .F(n373_6),
    .I0(ff_display_color256[0]),
    .I1(n373_4),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam n373_s2.INIT=16'hACCC;
  LUT4 n369_s1 (
    .F(n369_5),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam n369_s1.INIT=16'hCAAA;
  LUT4 n368_s1 (
    .F(n368_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam n368_s1.INIT=16'hCAAA;
  LUT4 n367_s1 (
    .F(n367_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam n367_s1.INIT=16'hACCC;
  LUT4 n366_s1 (
    .F(n366_5),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam n366_s1.INIT=16'hCAAA;
  LUT4 w_display_b_0_s1 (
    .F(w_display_b[0]),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam w_display_b_0_s1.INIT=16'hACCC;
  LUT4 w_display_b_1_s1 (
    .F(w_display_b[1]),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam w_display_b_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_13_7) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT3 n240_s3 (
    .F(n240_8),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_13_7),
    .I2(n240_6) 
);
defparam n240_s3.INIT=8'h80;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n298_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n299_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n306_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n307_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(w_display_b[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(w_display_b[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n372_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n373_6),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_4),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_4),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_4),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_4),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_28),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_screen_pos_x_Z_7_14,
  w_h_count_end_13,
  ff_screen_h_active_11,
  n294_21,
  n294_22,
  clk85m,
  reg_display_adjust,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_12_10,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  ff_half_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  n7_12,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_screen_pos_x_Z_7_14;
input w_h_count_end_13;
input ff_screen_h_active_11;
input n294_21;
input n294_22;
input clk85m;
input [3:0] reg_display_adjust;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_12_10;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [11:7] ff_half_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output n7_12;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n6_7;
wire n5_7;
wire n9_9;
wire n7_10;
wire n10_11;
wire n8_9;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(ff_screen_h_active_11),
    .I1(w_screen_pos_x_Z_12_10) 
);
defparam n6_s3.INIT=4'h6;
  LUT2 n5_s3 (
    .F(n5_7),
    .I0(ff_screen_h_active_11),
    .I1(n294_21) 
);
defparam n5_s3.INIT=4'h4;
  LUT4 n9_s4 (
    .F(n9_9),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n9_s4.INIT=16'hA956;
  LUT4 n7_s5 (
    .F(n7_10),
    .I0(ff_half_count[10]),
    .I1(n294_22),
    .I2(ff_half_count[11]),
    .I3(n7_12) 
);
defparam n7_s5.INIT=16'h1EE1;
  LUT4 n7_s6 (
    .F(n7_12),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(w_screen_pos_x_Z_9_8) 
);
defparam n7_s6.INIT=16'h4100;
  LUT2 n10_s5 (
    .F(n10_11),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam n10_s5.INIT=4'h6;
  LUT4 n8_s4 (
    .F(n8_9),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(w_screen_pos_x_Z_9_8),
    .I3(w_screen_pos_x_Z_10_12) 
);
defparam n8_s4.INIT=16'h6F90;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_11),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z_5),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z_6),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_12396_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_12396_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_12396_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=8'h80;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12396_DIAREG_G[22]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12396_DIAREG_G[21]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12396_DIAREG_G[20]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12396_DIAREG_G[19]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12396_DIAREG_G[18]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12396_DIAREG_G[17]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12396_DIAREG_G[16]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12396_DIAREG_G[15]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12396_DIAREG_G[14]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12396_DIAREG_G[13]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12396_DIAREG_G[12]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12396_DIAREG_G[11]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12396_DIAREG_G[10]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12396_DIAREG_G[9]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12396_DIAREG_G[8]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12396_DIAREG_G[7]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12396_DIAREG_G[6]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12396_DIAREG_G[5]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12396_DIAREG_G[4]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12396_DIAREG_G[3]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12396_DIAREG_G[2]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12396_DIAREG_G[1]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_12396_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12396_DIAREG_G[23]),
    .I2(ff_imem_12396_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_imem_n29_DOAL_G_0_16),
    .I3(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_imem_n29_DOAL_G_0_19),
    .I1(ff_address_even[1]),
    .I2(n86),
    .I3(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h8200;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(n78),
    .I1(ff_address_even[9]),
    .I2(n83),
    .I3(ff_address_even[4]) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB0BB;
  LUT3 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_imem_n29_DOAL_G_0_21) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=8'h90;
  LUT2 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[0]),
    .I1(n87) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(ff_address_even[9]),
    .I1(n78),
    .I2(n82),
    .I3(ff_address_even[5]) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB0BB;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_REDUCAREG_G_s (
    .Q(ff_imem_12396_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_0_s (
    .Q(ff_imem_12396_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_1_s (
    .Q(ff_imem_12396_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_2_s (
    .Q(ff_imem_12396_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_3_s (
    .Q(ff_imem_12396_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_4_s (
    .Q(ff_imem_12396_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_5_s (
    .Q(ff_imem_12396_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_6_s (
    .Q(ff_imem_12396_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_7_s (
    .Q(ff_imem_12396_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_8_s (
    .Q(ff_imem_12396_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_9_s (
    .Q(ff_imem_12396_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_10_s (
    .Q(ff_imem_12396_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_11_s (
    .Q(ff_imem_12396_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_12_s (
    .Q(ff_imem_12396_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_13_s (
    .Q(ff_imem_12396_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_14_s (
    .Q(ff_imem_12396_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_15_s (
    .Q(ff_imem_12396_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_16_s (
    .Q(ff_imem_12396_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_17_s (
    .Q(ff_imem_12396_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_18_s (
    .Q(ff_imem_12396_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_19_s (
    .Q(ff_imem_12396_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_20_s (
    .Q(ff_imem_12396_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_21_s (
    .Q(ff_imem_12396_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_22_s (
    .Q(ff_imem_12396_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_12396_DIAREG_G_23_s (
    .Q(ff_imem_12396_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_12396_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_12396_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_12497_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12396_DIAREG_G[22]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12396_DIAREG_G[21]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12396_DIAREG_G[20]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12396_DIAREG_G[19]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12396_DIAREG_G[18]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12396_DIAREG_G[17]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12396_DIAREG_G[16]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12396_DIAREG_G[15]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12396_DIAREG_G[14]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12396_DIAREG_G[13]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12396_DIAREG_G[12]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12396_DIAREG_G[11]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12396_DIAREG_G[10]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12396_DIAREG_G[9]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12396_DIAREG_G[8]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12396_DIAREG_G[7]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12396_DIAREG_G[6]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12396_DIAREG_G[5]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12396_DIAREG_G[4]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12396_DIAREG_G[3]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12396_DIAREG_G[2]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12396_DIAREG_G[1]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_12396_DIAREG_G[0]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12396_DIAREG_G[23]),
    .I2(ff_imem_12497_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_we_odd),
    .I2(ff_imem_n29_DOAL_G_0_16),
    .I3(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'hB00B;
  LUT3 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_imem_n29_DOAL_G_0_19),
    .I1(ff_address_odd[3]),
    .I2(n95),
    .I3(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h4100;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n96),
    .I1(ff_address_odd[2]),
    .I2(n97),
    .I3(ff_address_odd[1]) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT2 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[2]),
    .I1(n96) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=4'h4;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12497_REDUCAREG_G_s (
    .Q(ff_imem_12497_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_12396_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_12396_DIAREG_G(ff_imem_12396_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_12396_DIAREG_G(ff_imem_12396_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  slot_reset_n_d,
  w_h_count_end,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n62_8,
  ff_v_en_9,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input slot_reset_n_d;
input w_h_count_end;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n62_8;
output ff_v_en_9;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_active_start;
wire w_hs_end;
wire w_vs_end;
wire n902_4;
wire n193_3;
wire n194_3;
wire n195_4;
wire n944_4;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_hs_6;
wire n62_7;
wire w_active_start_11;
wire w_active_start_12;
wire w_hs_end_10;
wire w_vs_end_8;
wire n192_4;
wire n193_4;
wire n944_5;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_v_en_7;
wire ff_v_en_8;
wire ff_vs_6;
wire w_vs_end_9;
wire n944_6;
wire w_vs_end_11;
wire ff_x_position_r_9_7;
wire ff_vs_8;
wire n192_7;
wire n925_5;
wire n50_10;
wire n317_9;
wire n318_9;
wire n319_9;
wire n320_9;
wire n321_9;
wire n322_9;
wire n323_9;
wire n324_9;
wire ff_v_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_0_COUT;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire w_sub_numerator_3_13;
wire ff_tap1_b_0_18;
wire n77_6;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [7:0] ff_coeff;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [14:7] w_normalized_numerator;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 w_active_start_s7 (
    .F(w_active_start),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_active_start_11),
    .I3(w_active_start_12) 
);
defparam w_active_start_s7.INIT=16'h8000;
  LUT4 w_hs_end_s6 (
    .F(w_hs_end),
    .I0(w_h_count[3]),
    .I1(w_hs_end_10),
    .I2(w_h_count_end_13),
    .I3(w_active_start_12) 
);
defparam w_hs_end_s6.INIT=16'h4000;
  LUT4 w_vs_end_s3 (
    .F(w_vs_end),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_vs_end_11),
    .I3(w_vs_end_8) 
);
defparam w_vs_end_s3.INIT=16'h1000;
  LUT2 n902_s1 (
    .F(n902_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n902_s1.INIT=4'hB;
  LUT4 n193_s0 (
    .F(n193_3),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n193_4) 
);
defparam n193_s0.INIT=16'hC30A;
  LUT3 n194_s0 (
    .F(n194_3),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(n195_4) 
);
defparam n194_s0.INIT=8'hC6;
  LUT4 n195_s1 (
    .F(n195_4),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[4]) 
);
defparam n195_s1.INIT=16'h0EF1;
  LUT3 n944_s1 (
    .F(n944_4),
    .I0(w_active_start_11),
    .I1(n944_5),
    .I2(slot_reset_n_d) 
);
defparam n944_s1.INIT=8'h8F;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[6]),
    .I1(ff_v_en_7),
    .I2(w_h_count_end),
    .I3(ff_v_en_8) 
);
defparam ff_v_en_s2.INIT=16'h4000;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(w_hs_end) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(n62_8),
    .I3(ff_v_en_8) 
);
defparam n62_s2.INIT=16'hBFFF;
  LUT4 w_active_start_s8 (
    .F(w_active_start_11),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_14) 
);
defparam w_active_start_s8.INIT=16'h4000;
  LUT4 w_active_start_s9 (
    .F(w_active_start_12),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam w_active_start_s9.INIT=16'h0100;
  LUT4 w_hs_end_s7 (
    .F(w_hs_end_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam w_hs_end_s7.INIT=16'h1000;
  LUT4 w_vs_end_s5 (
    .F(w_vs_end_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_vs_end_9) 
);
defparam w_vs_end_s5.INIT=16'h0100;
  LUT4 n192_s1 (
    .F(n192_4),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam n192_s1.INIT=16'h007F;
  LUT2 n193_s1 (
    .F(n193_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n193_s1.INIT=4'h8;
  LUT4 n944_s2 (
    .F(n944_5),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n944_6),
    .I3(w_h_count[8]) 
);
defparam n944_s2.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_active_start_12) 
);
defparam ff_h_en_s4.INIT=8'h80;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s5.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(w_v_count[5]),
    .I3(w_v_count[9]) 
);
defparam ff_v_en_s3.INIT=16'h0110;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s4.INIT=16'h0100;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT3 n62_s3 (
    .F(n62_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]) 
);
defparam n62_s3.INIT=8'h01;
  LUT2 w_vs_end_s6 (
    .F(w_vs_end_9),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]) 
);
defparam w_vs_end_s6.INIT=4'h1;
  LUT3 n944_s3 (
    .F(n944_6),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam n944_s3.INIT=8'h10;
  LUT2 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam ff_v_en_s5.INIT=4'h4;
  LUT3 w_vs_end_s7 (
    .F(w_vs_end_11),
    .I0(w_v_count[4]),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam w_vs_end_s7.INIT=8'h80;
  LUT4 ff_x_position_r_9_s2 (
    .F(ff_x_position_r_9_7),
    .I0(n192_4),
    .I1(ff_numerator[7]),
    .I2(w_h_count[0]),
    .I3(ff_active) 
);
defparam ff_x_position_r_9_s2.INIT=16'hD000;
  LUT4 ff_vs_s4 (
    .F(ff_vs_8),
    .I0(ff_vs_6),
    .I1(w_v_count[0]),
    .I2(w_h_count_end),
    .I3(w_vs_end_8) 
);
defparam ff_vs_s4.INIT=16'h4000;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n192_s3 (
    .F(n192_7),
    .I0(n192_4),
    .I1(w_h_count[0]),
    .I2(ff_active),
    .I3(ff_numerator[7]) 
);
defparam n192_s3.INIT=16'h7F80;
  LUT2 n925_s1 (
    .F(n925_5),
    .I0(w_h_count[0]),
    .I1(ff_active) 
);
defparam n925_s1.INIT=4'h8;
  LUT4 n50_s4 (
    .F(n50_10),
    .I0(ff_h_en_9),
    .I1(ff_h_en),
    .I2(n944_5),
    .I3(ff_h_en_10) 
);
defparam n50_s4.INIT=16'h0ECC;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(ff_coeff[7]),
    .I1(slot_reset_n_d),
    .I2(w_normalized_numerator[14]),
    .I3(w_h_count[0]) 
);
defparam n317_s3.INIT=16'hF088;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[6]),
    .I2(w_normalized_numerator[13]),
    .I3(w_h_count[0]) 
);
defparam n318_s3.INIT=16'hF088;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[5]),
    .I2(w_normalized_numerator[12]),
    .I3(w_h_count[0]) 
);
defparam n319_s3.INIT=16'hF088;
  LUT4 n320_s3 (
    .F(n320_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[4]),
    .I2(w_normalized_numerator[11]),
    .I3(w_h_count[0]) 
);
defparam n320_s3.INIT=16'hF088;
  LUT4 n321_s3 (
    .F(n321_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[3]),
    .I2(w_normalized_numerator[10]),
    .I3(w_h_count[0]) 
);
defparam n321_s3.INIT=16'hF088;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[2]),
    .I2(w_normalized_numerator[9]),
    .I3(w_h_count[0]) 
);
defparam n322_s3.INIT=16'hF088;
  LUT4 n323_s3 (
    .F(n323_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[1]),
    .I2(w_normalized_numerator[8]),
    .I3(w_h_count[0]) 
);
defparam n323_s3.INIT=16'hF088;
  LUT4 n324_s3 (
    .F(n324_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[0]),
    .I2(w_normalized_numerator[7]),
    .I3(w_h_count[0]) 
);
defparam n324_s3.INIT=16'hF088;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(w_vs_end),
    .CLK(clk85m),
    .CE(ff_vs_8),
    .PRESET(n36_6) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n119_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n120_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n121_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n122_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n123_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n124_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n125_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n126_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n127_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(w_sub_numerator_3_13),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n193_3),
    .CLK(clk85m),
    .CE(n925_5),
    .RESET(n902_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n194_3),
    .CLK(clk85m),
    .CE(n925_5),
    .RESET(n902_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n195_4),
    .CLK(clk85m),
    .CE(n925_5),
    .RESET(n902_4) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(clk85m),
    .CE(w_active_start),
    .RESET(n944_4) 
);
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(w_hs_end),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFR ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n192_7),
    .CLK(clk85m),
    .RESET(n902_4) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFC ff_h_en_s6 (
    .Q(ff_h_en),
    .D(n50_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s6.INIT=1'b0;
  DFF ff_coeff_7_s4 (
    .Q(ff_coeff[7]),
    .D(n317_9),
    .CLK(clk85m) 
);
defparam ff_coeff_7_s4.INIT=1'b0;
  DFF ff_coeff_6_s3 (
    .Q(ff_coeff[6]),
    .D(n318_9),
    .CLK(clk85m) 
);
defparam ff_coeff_6_s3.INIT=1'b0;
  DFF ff_coeff_5_s3 (
    .Q(ff_coeff[5]),
    .D(n319_9),
    .CLK(clk85m) 
);
defparam ff_coeff_5_s3.INIT=1'b0;
  DFF ff_coeff_4_s3 (
    .Q(ff_coeff[4]),
    .D(n320_9),
    .CLK(clk85m) 
);
defparam ff_coeff_4_s3.INIT=1'b0;
  DFF ff_coeff_3_s3 (
    .Q(ff_coeff[3]),
    .D(n321_9),
    .CLK(clk85m) 
);
defparam ff_coeff_3_s3.INIT=1'b0;
  DFF ff_coeff_2_s3 (
    .Q(ff_coeff[2]),
    .D(n322_9),
    .CLK(clk85m) 
);
defparam ff_coeff_2_s3.INIT=1'b0;
  DFF ff_coeff_1_s3 (
    .Q(ff_coeff[1]),
    .D(n323_9),
    .CLK(clk85m) 
);
defparam ff_coeff_1_s3.INIT=1'b0;
  DFF ff_coeff_0_s3 (
    .Q(ff_coeff[0]),
    .D(n324_9),
    .CLK(clk85m) 
);
defparam ff_coeff_0_s3.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s2 (
    .DOUT({DOUT_2[17:15],w_normalized_numerator[14:7],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(GND),
    .CE(GND),
    .RESET(GND) 
);
defparam w_normalized_numerator_15_s2.AREG=1'b0;
defparam w_normalized_numerator_15_s2.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s2.BREG=1'b0;
defparam w_normalized_numerator_15_s2.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s2.MULT_RESET_MODE="SYNC";
defparam w_normalized_numerator_15_s2.OUT_REG=1'b0;
defparam w_normalized_numerator_15_s2.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s2.SOA_REG=1'b0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_13),
    .I(ff_x_position_r[0]) 
);
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  clk85m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  ff_valid_7,
  slot_reset_n_d,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_register_write,
  w_bus_vdp_rdata_en,
  ff_busy,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_sdram_refresh,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input ff_valid_7;
input slot_reset_n_d;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_register_write;
output w_bus_vdp_rdata_en;
output ff_busy;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_sdram_refresh;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_cpu_vram_valid;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire reg_vram_type;
wire n943_5;
wire ff_frame_interrupt_10;
wire n949_5;
wire ff_line_interrupt_12;
wire w_h_count_end;
wire n294_21;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n294_22;
wire w_screen_pos_x_Z_7_14;
wire w_screen_mode_vram_valid;
wire n1350_5;
wire n801_33;
wire n255_11;
wire n801_39;
wire n140_14;
wire n1632_7;
wire w_sprite_mode2_4;
wire ff_screen_h_active_11;
wire ff_vram_valid;
wire n438_5;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire w_status_command_enable;
wire n1050_17;
wire n1038_16;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n558_3;
wire w_vram_address1_13_7;
wire n1477_4;
wire w_vram_address1_12_8;
wire n1477_6;
wire n196_7;
wire w_4colors_mode;
wire w_4colors_mode_5;
wire n291_4;
wire n240_6;
wire ff_display_color_7_11;
wire n7_12;
wire n62_8;
wire ff_v_en_9;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_g;
wire [2:0] w_palette_b;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:7] ff_half_count;
wire [12:0] w_screen_pos_x_Z;
wire [9:0] w_v_count;
wire [9:0] w_screen_pos_y;
wire [7:3] w_screen_pos_y_Z;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_enable(w_status_command_enable),
    .n1477_4(n1477_4),
    .n196_7(n196_7),
    .w_bus_valid(w_bus_valid),
    .ff_valid_7(ff_valid_7),
    .ff_display_color_7_11(ff_display_color_7_11),
    .w_sprite_collision(w_sprite_collision),
    .n255_11(n255_11),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_screen_pos_y_0_1(w_screen_pos_y[0]),
    .w_screen_pos_y_1_1(w_screen_pos_y[1]),
    .w_screen_pos_y_2_1(w_screen_pos_y[2]),
    .w_screen_pos_y_8_1(w_screen_pos_y[8]),
    .w_screen_pos_y_9_1(w_screen_pos_y[9]),
    .ff_half_count(ff_half_count[12:7]),
    .w_register_write(w_register_write),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .reg_vram_type(reg_vram_type),
    .n943_5(n943_5),
    .ff_frame_interrupt_10(ff_frame_interrupt_10),
    .n949_5(n949_5),
    .ff_line_interrupt_12(ff_line_interrupt_12),
    .ff_busy(ff_busy),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer_0(ff_status_register_pointer[0]),
    .ff_status_register_pointer_3(ff_status_register_pointer[3]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .ff_line_interrupt_12(ff_line_interrupt_12),
    .reg_50hz_mode(reg_50hz_mode),
    .n62_8(n62_8),
    .ff_v_en_9(ff_v_en_9),
    .reg_interlace_mode(reg_interlace_mode),
    .w_vram_address1_13_7(w_vram_address1_13_7),
    .reg_left_mask(reg_left_mask),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n1038_16(n1038_16),
    .n1050_17(n1050_17),
    .n291_4(n291_4),
    .w_vram_address1_12_8(w_vram_address1_12_8),
    .w_4colors_mode(w_4colors_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_display_on(reg_display_on),
    .n7_12(n7_12),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n240_6(n240_6),
    .slot_reset_n_d(slot_reset_n_d),
    .ff_frame_interrupt_10(ff_frame_interrupt_10),
    .n943_5(n943_5),
    .n949_5(n949_5),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer_0(ff_status_register_pointer[0]),
    .ff_status_register_pointer_3(ff_status_register_pointer[3]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_h_count_end(w_h_count_end),
    .n294_21(n294_21),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n294_22(n294_22),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .n1350_5(n1350_5),
    .n801_33(n801_33),
    .n255_11(n255_11),
    .n801_39(n801_39),
    .n140_14(n140_14),
    .n1632_7(n1632_7),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_screen_h_active_11(ff_screen_h_active_11),
    .ff_vram_valid(ff_vram_valid),
    .n438_5(n438_5),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:7]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z[12]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_y_0_1(w_screen_pos_y[0]),
    .w_screen_pos_y_1_1(w_screen_pos_y[1]),
    .w_screen_pos_y_2_1(w_screen_pos_y[2]),
    .w_screen_pos_y_8_1(w_screen_pos_y[8]),
    .w_screen_pos_y_9_1(w_screen_pos_y[9]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_register_write(w_register_write),
    .slot_reset_n_d(slot_reset_n_d),
    .n1350_5(n1350_5),
    .w_vram_address1_13_7(w_vram_address1_13_7),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_4colors_mode(w_4colors_mode),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n801_33(n801_33),
    .n801_39(n801_39),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n1477_4(n1477_4),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .n558_3(n558_3),
    .n1477_6(n1477_6),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_command_enable(w_status_command_enable),
    .n1050_17(n1050_17),
    .n1038_16(n1038_16),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_sdram_refresh(w_sdram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_reset_n_d(slot_reset_n_d),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .reg_vram_type(reg_vram_type),
    .ff_vram_valid(ff_vram_valid),
    .w_command_vram_valid(w_command_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .ff_vram_refresh(ff_vram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n558_3(n558_3),
    .w_vram_address1_13_7(w_vram_address1_13_7),
    .n1477_4(n1477_4),
    .w_vram_address1_12_8(w_vram_address1_12_8),
    .n1477_6(n1477_6),
    .n196_7(n196_7),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n1632_7(n1632_7),
    .n1350_5(n1350_5),
    .w_palette_valid(w_palette_valid),
    .n140_14(n140_14),
    .n438_5(n438_5),
    .w_vram_address1_13_7(w_vram_address1_13_7),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n291_4(n291_4),
    .n240_6(n240_6),
    .ff_display_color_7_11(ff_display_color_7_11),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .w_h_count_end_13(w_h_count_end_13),
    .ff_screen_h_active_11(ff_screen_h_active_11),
    .n294_21(n294_21),
    .n294_22(n294_22),
    .clk85m(clk85m),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z[12]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .ff_half_count(ff_half_count[11:7]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .n7_12(n7_12),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n62_8(n62_8),
    .ff_v_en_9(ff_v_en_9),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
QkbRsCeYScEkrB+NmVahO/1O0j/xHs0Bfd8mgqmaU1vLoAs0QnUF4R1SFUxN+9rJUGbTygER1d0j
Y/aNTCtlwT5E68JNOO6GToBaYa1JZehbBD99um8AwYgDJHoopX05p2UejpmG26ZhRkfCgDREh6iu
kjyxqFgJPvEjOSnjF8rqCRnlRiSLDTToTvbj0QuUol2FmC+DOP9cwrUtpxfvv1JxQQfWojfR4NYd
vWJTnB2OxuSiny1mha9KMdFlTS+XhGCOulO+pj31QyuPURgyTzKRciMYfwVaJJYDtVtVEDRtCXwV
duY6aoccXrC0CHAgmb5Ni0GZvY6ZVHsaEG0Onw==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
mdY9YN7i0MWYOH3vw/mxKv/8yBF90Y/x8qm0lYlLoM6M7yJWx3SHGT7rlxkHumAcCLoyCCvjzHH+
ArBGghPUKgVdrRhDayHNTxTMtDd0Fcl9akO5Eq9BgiqHBu3iROaQsK7oCWgpQP9tXPDVNh7uKTZ4
CgWlK8uZBotLy4VFY5SBRim3VNQ+E/ZxbkCZYn7hhzi/U3MaqI8/nqBMRm8m35s48+SwJew/Sl1T
zimBsyjCRFJS/lj5GDtDMk0OCkzaoOCcS2JTKUAsbbk2T21BNxWBlwESE5QHuDzZFAWdbKqi9JFy
bfHs2veKIIIBHg8IWA3BIJwYrQCv27iILHaymNEpfzbkSC7DO5G/dojkOrTR/KCedCzIv/y8SYUd
KfZ/lFS8i4JCZXRg2H2SjjjAjOT8xJEYGQlDF3VUFU53NLRzO7B3eZsxRPMxMXD38OyJrcFZLlK2
GSS8S0ZgYm2MTLuLcW5mPSnnIY3sFe29vwzuOTlRpnsetEF5pVKAcJmFtBhHGbNUOcNm8FfpJiFo
jeK27oMLl0NdrekzqvOAejnLe9anf5EVOxc6QiMCYJ55mzLoFaaPcTmHtQ4p3Z7vjz8CfDIJGOHe
AsERTB4zPMKQjKSfWQodc41aiU0euxU1p5PSNfOmNzufFra2vz0GZpvKGED07Uw/z77MNdW3reEr
mmGkOUYPr77szUO6ebL45oJHinxGm+0zYMdn7DycWPmEP/GamWMxcd+g04VkbeWlrb0Vc/UwkFuB
SPI2k63rHWgxpGziUdjDbTDu63O1YR3v9y86b/BLcU4/yd+lhxBeDizqat5CShLzYGFWL7lIbHx/
S8j7AZ8k/ufQk3bQsAn17Euyt3Wp5x4eYKg0q5ZYX+dSL8wuPbBWg5LggH5330CEA9Q51oAT4aLn
Mo4yUFemo5y7AGS466ELtvNm8wdZFucNRl6ZStgb567k3uBYR+BSUsW8ugq6I4sLN92jsItrl1C1
Z0XIcvDsMunIGTsSGTtFbUzJw3RdgekLA12yRt/qRwgdT9s/IPrkgahe5z2TxE3I2/mS3PQmfoO3
5asITK0W8itSO0G4wzWfecMNYMVqr9B6XNN+7R7JoUtWGZoXEWFdWTzBlzpnxj+8Kw0eB2HcDb7M
LmVWRuA/DsgbrGNoUyGRTl5ycL3m5BNUe+AlyjwKrv42FWOGwXZ7xLC4ej2POatAIXsGILZWyNK/
mnkxd+Huz7v9i9QS7eRSaK+oYv24pTt9NrKH7AIpVjLvR8nE73R/+jHD7Ny/6wmlEaOdcMfvREYl
JNwOL9UzttXqcgZJR0GiRMU8fz1MiCCWpkuSnUcKv1LcNU4kWV6akEgLMBMdL6vwHMqnkbC7wJtC
d+d/qJlgnw0uT4s8viZs4vHbBVHiX1rwDH8kkzcagyL/wypb+YEEESMfGqDbF009GK31XWlv829a
I0ZWOkZdParNBvZnwlrfVF9DqB/mWlYWBf8VfJzErbXfN746A4D+pajkNy7GtanMIjTvtFqodAHt
OmCytZRjL+MZAqOSVYW5jW5311PAX30siA9vmRM1/yuyuVTCCLJtsXPz1y5lXAAU8YI8KMt0WRkk
X+uUVr+HrD/cLXu+K7uoV0oGs753SrRuYCB4TAY1vNbt9cIEGoHcxj5AbkKD338I7bDdt+puZhjI
nGG2A5xVp3tBT+7CvaEQ1dde1BE2R1XdRjWZ9424xgcY9elnh0fPqapsgWryTbwu9WN2Oawr0cHC
m3HQpJiNTQc7Uooz8rNgSJUXe45nCzj3Wd14z8yuli9uFgqU2VEJNJARPmM4F2Ga+WqILTyqRvh2
MwZkz/9RVKoHC06vsG+YJc0f7Rcf4OpXhcM8Zmvw+izCuvG3oTe/kR7bB9lzvJHEb+SYRfKHhun7
1/BJD7wnGfx9rBMXqdcuLaa+39X9PAY8G1VbHOQy1sAE99BRYBQ6lYJ/gC+UIudJE1tN2uWDlE0C
cooSIbt80jOEOpWKLdP2Tk0CFpRDiz5uXd7pLR0hvLz2ZvC9+aeOxxFxCwUraU8gSotR7DWcSLuj
/Y9GL+BQZ7JTi2obQKmNSulHzOn5ObHvfVEvDSV5yfdAgp+rT2Eu0kbxKgqOZ7oBizB4wVV4hRWJ
+NFcfXnOVMrUhkXPfz9SVYFmEwCocaJCv1sO4Q7AztiQYzMe/uRpyt62BZq/m5GQo+8xsLGkfLsl
XFhSsAtujP0GykAXJyecSwyD6R6rf20UrINidA4n3Furc7xMO3PyrxIahxTQVqAzlmpzBxjY5c2b
BTNhgw5n+MfKTUbHGyedpozgfH7IbZZhcV3QuQUiBlOytx4SnJpvMlPadVCnoprKArda1GukQQ3J
CeHVJ7lkUtXJdyXE2/Hu/d+lYpfYOMw757b6Cd43DTqf99DgvRRAI3MlHaQz4T1fg13P3qFuhTev
whQy2Jruw/rjPP+VjDoSCh913jibSDX3DjjkcpIcooKXrG7Y2hBdGKPBl0NbJG+UweFTcXGTZDe6
/3F380GcRuFtLyuv8NkwX1Xkbl9W7Vhw5oVdPi6+ZNVfn1hzPFqSxEnHSglB53UtOTThfRDkjek/
um1uWNFaqdXnG1RQY1KdW7e1fK1n8DcgPKHFTNZ3VBwaW8+On5p7FKu0sXWZcxD3B7BPsvBCjeIa
h+FMo5uw6aT0sqycRyA7C4sLCaGpofjtItmjBZUnvHBBb3etxn1kqJkTB6V5pMq6Qqz7r7StsNRv
sfw+/YATmsCrHIcH7FPt7r1pkiP0ejJnDoKPi0YDX/tmPlfym3bPDXtfqbBBPi/o9AV3QEDa/0uy
2NG2Sty82F7e/kzPeYcKH0BwZw+rROQ5QC/CTonHC0uIOM0vEGGEYkpNDqm5qoZccC+4k9/Tnogb
PgDlZS0d4L2Nst25ovW4kWex+P1nkW9tVqB5E7Lsxlss6qDdwo7WCpuQDFcd/cwmG8f4eoSKaIAa
xxQ//WdQncKrC5N7SOmQv9Tqhe9Uomuxaq6kLof9JqW6vg2vbuefvhK8YQRkX6FI6VX3o6C789kO
pp04rgvSPJ970GXdyFIiI8Jw7shbtSvajEl9WjUFTg3nFhsNN5YtUuJ4szbAYkACh/60rcvjHSjo
itJKdxEGyyifj6ojA3QQSuda3PPIzhpk0AMsnFNkpQKfZdhs9uIFiNKkhfrDls18EhiLO7LGCakn
L7aSOw9IKKyaw2VPpQ3UEenPDcVMiyy5i6B49TVvWqFfcsgx451fe+G8UBJe1UmX/DscoH32uPIR
jprZhsju3Uuc0AC6cV9MDqfcHh4xA/B0yEFu5eXB+ypq3J46W6HEJ/ExTqo06wd57iHhQqgSdTnP
Uw4v/yCR6sELcX+HqOTHLSIfCzRnooiq+PFTnih8sEkhfTt5sLB5/9mzhFybI6Z3Vc3s0FcT51S3
cbGwOC7xqKPU0ZRB6L4/MLvpApgrkELmm8Y/vDMMYrlNpnBYaKB6VWSMXtuFuV+d7ivczPQW2z+/
St6fDXArneBZnUS/9aDkNsHZhrrGdR6gLtt9GKq59AOyBqHAX2zibW3xSZ5RXfHo6nsf3X90K+La
wrt8k8WuSTv3hA3A8gdhPpW7IYNv5/e+7XAXWEHThH0HxkJ6xf/9lJA2CHAkeK5aNDFUii6bSVSl
7WNSBg+IcO7WH4+Mlr6A3S7Kqe3y8JrvDVATrr6aLMpejNa8/5eQBopn0txRgXysGs48ufzDq9pn
3MuKJrmhJaFlU6uMPTM00OP2dwJ1ZKhoQ7wHX2bBEWge0tMnUdUJ/6MrN/pw+bqe7GCNDEtTXHsR
Qdk/tCfXgT3i0Bbn5Nnq0Q2IoBmV/ALnplJx0B2TC7VF/3hCppVZaE3EBqtSCemeOl1FMXFiEt86
qB7sZx7n4cImA5E78qcug5AdXR/ubeg5K84hoTO8ooJSA6F7b4ijQ1IpJdPTpf0C3NzBSlL9fEx6
T54iA40FbSU6Ysbo9sdbmSTJmUngRNZeRePT3gT4TF0EEdXr5Mo6Z637wiFJS/mVjDU1ZsR+hJ28
by0FSMNb/KVPJLigZRC8b3EU8cE67GCgbZkZ8B/oqxRLIGhwm4JglbGbl7ANtgdBtYINLNFMys+h
gNle3Qz7ygcLRXZ2VxuWTIjzKD0BnsNcFRihst9QyB8R7oyFzO7/YbMCLTpZ+LVgp8ctm1w/1blp
P0wVvbMio0kabJPJZvcHd5isJUoiHb05fImAVjvRn7bH1iVcSywdpiOsjY+/iEjs3swh+oo/wxWx
dECO9Rv8C1UsScCeDLyMvcv6uMgsyTmOEwQPwzYsgKXwowitkcO9zXzjPLBB21+r4zRIK3L8GeJ9
gPAdElIP7jAW0PdDpBEbdJjLg5aNONqlryShUYM+OhAPehwZAuPGsQjNgXQvFxwWsGIcl7CLatjD
SpqxDyFjN7TsIh9s36v2wsU4U+ID6/nD6UJ9ykOiqZvl50lODmVYi4tcZHW1YO/t+Op+xyzTzjQB
bSMw0KZyjmgyQR2a+iQf3SEtE7lHrYE1mvxbBgIB3XWW1y/oO30YjvOzWgpQ8A9fr1whIJavp2PV
u3C5revPL0A/jaVSGHoJxrBFY2lS7XG7e0Qo9B44/PPI05BfwroJqAhDL35jN4pYagggN7QUFDP6
Gxf/npk6/MSj0+85XbvufqcY13h4osfMBETonGfiAzy5AMt+CHEHgI4tGiByGWfLvbEXa19wLk3K
cWr7QCh4X1AGm3ifoBAzIPAVW5whTrbd8hiXbXA3MXsaCbs69/yTN4eK1A9/7xK3eGSI3Hejz6G/
b7iDnVQk7URI0t5tPJoIbY3txaLTpkNiFuQH2zZX2nVvFNfnL7jRxOD+P+eGUZcXDtH1CawaAhiU
nbH0au4AWHBpPos4Kq45nfSrmVnrUtgAjPkX+RKJPMPcX6LlTHYdPzZ+btj9PR+7DLJUhlhoqfZz
LHali4wfh65kwOSf8qiSxl/I0a8AIm1Vdo9JR79QJ1arAzeYixM3yqvXnRbQE3THMpQ2bFFxzYEN
hCyWHGDUkt/l5UXVaaMIrxcvJoctL/T4UzIE/bbvZtovTaMpvP12/8Ek51qCZ3fg3+vQSHPMMzzG
BGvrO+J01kIHxu/B41GbhyBafJZmbkam+LHgmSIH3BouXS/UIv85kGUhmnNkkoeqI2c4e4jRlSSg
PMPiWsXQM8BOuzpATD6v46CDvBGjCg16t9jZZV9mtKRsQseTQTVvMfgRnIx+xYhKTQOMNS5IV1Gy
3z4d3l+IX+rIUr/aRkHfOkR2QA5rdnlD8UxSvB6CgtlaCylsIrf6p7WDLnnMEcBkphdqdSurVqxr
J2LrRmxDivzGThlHpSq2IaM4RoSO/0Z1NODdoAlDN6h7y54OEdHqwvvM8OtoSwo6fXgSQsWSw5cI
e/f6hbx0kcGzLYX+1Qw6nBswsO1WUspAfVNoCUm07B0RSyBmhP8higKMlqnWXJMfNKQHGYGv4ot/
2g5FQOJRzB4fa0MMLy4ux7pZOD2pyzop0vYi3ATWmMTZ0FKHfMHQskV0NPNwfuk8WYKvVW9xuGfv
5NUc+QRa0jglb+ICejjQwFQqzEeWngmAIrAyl2eaA5Zgwz0h1agcanVw8QhgWXc3BO9p3jYLQXwo
PETm9nwRW4HLDpBaIQyKJbFZxntKHhbYLRa79AeHnhTaO62vgXw/haQ7xjhcSMVahMPmqYIAxdnI
TZnLwHgSc0vjrkatucOjxYOwy1lnSscvN2k1G8iEgUrnsb3ugxttDsxZZ4MTNCFiM2hHAAJQCU5A
DDSvpRuDsojcTLIrEBawRLcj8o8o/2jmn8RVBSlkZZaMya2HAGv4y9o8idSm4lgBFcP752enVL3Z
nj6VoixFqZy6TkXp/JnFJXeUCyJRe/dbsLmPNQvCN0oReAtIR+ScqUkoDUJji54eXF78dcgfTN10
UKSrLFL0Gijjcmta6yYf7IdOopR7IYR126xKSOa2uQI0dVc8dtXRPA9fVdrlYPnTmJOrqVkn0N/b
pnchiCLyMVOZ12pPy9dbsEe3nBEC0K3kUVgIZrOE61RKdNTOmd0Bf4XxgdeSoLIunRUBQWWsBE58
KijDRJ34rOIs4TxjhXr9gKvevoyyEo4l/l9EFknRhFVa+Eflb1/cZjs+r9xzXHES/pjXg6BZBPvq
vWLWqlrbehzjVl+/3at8JfcXALe0y3mNG9p5wJL32Qm9Aot022CAZVuwEL/HdyACY46NCc5zjRBY
YJtobMXgpoMtB8XzMnVmTVk+gmtWYcrorwr0rzWZ6CqcIcYXBMNdMonhTxAZCEFd6YD26ScUfxP3
nQv66QBRtNLEK4prrtw0MsSmokCp1IyqnbzPa/u6F315jkDDjOitkUCA+3EOSZywJIDRC9UEpHnN
gyR/lsww4bKb8K6+45ypNLOw/tov5kkFWC1b4nAKehe7dp63hG4lLSBo9J8FJm4ylLPsMls9uQS7
bvgEOWUTvlxFrUgDGJX1I5Dyn6H+gO7uVzgzwirdV4rbDu9qKrmiquD72cOh72jndUONEUttXtjo
NVcTgH/Ko+/jXOqHSsUf8TGDrth8shZoZRWVyvX4lkt19RwW1Zwdkyx8VECre3W7iCfJyVZMhlsv
jAd3bYrkQ8WIfT72ymZeo7hPlE1Z064mJjfB9u6nyUjaPj+pg1CPm/A32Rf/Ij6uH5PTICGRMERH
gDlmJXZssvQ8pFy0xzCSipsWt6P7kWK8ea76dH3xRivLFJNmh6lN2r0xPV79MMCoRpskxIDz7kk/
druNt9slnD6agUHvzv99h/e1MMCWDVYQMswoUvbpoFJz/A+K4XPu+0zQm8n4dJL5soT48EAkO33y
FiaxWP1EIdeTCwuj3Yv5L0doqSeDSUE+k++2k3CdBam9gLqo3mP9D3AAn/X7vEKgn30ch09JWDLY
RS1bqSdyUH2ddApxdKbpTDbUfkXa63R3AlbMRMU5G4d63IhnJmVzo9S+9bvvhmt7yFNbZfjQIooI
s/YKU8+Ho0jRO8qd9DCB5NstcA3HPOlIbE5RAIdKFyeivJcSY4KAQ4QyBSrfpGdK7kqSYTVzXvmy
XkmmX5B76iLbxT3tncrUo21Kk+9m11ZAlJeb1bTcu44XOaZq7FkmA4TxOAaYOEZdA4iU5HZbd3id
WpoCfa5+a2+970+7joQJoJ7dL2MDiK1VfFeIR34e+lPaWcBHs33bloyZW9Whn6abGQp2id0AnArR
lxInrr0dJex89fkn8Wu6zlbnHCHcaAKdC05rsOOh05eUp01iY8RSQAJOxH7s0Uyj3mLe5RaSbZTE
bK58Rw2/88vxP0qnUiF9AzyWIapaVSyOmRhIsf++sMiFNoV5QXOEeDNfqQDSVe3rSao/yrCMsyg+
JmFBuIavRvWkqImsuc/St3s8UpEWs4+W93g3S0aK+RmHy7z2Ys2VMnBBRq0c9skF2HHkqdnKVxoD
yhs55/H0Dnrygcee+pXt1grBbT6A8+zIY/ZAkzRSM6L5mjnS5pKkMupj8TyGsHGEeabURl1ZvYCN
VL58y/H/R22RPF3a8yBeSTCT/0tlUrkweuk4dCxeQ/Jgz+2gpJGpE0cnmZx+KTO6FgPGTZkFO9JS
GpgfYmdJbfCYfJfeGo25goiE7anXT7BKGw2XeJgYiQlON35lsxjRfg1m4hZZk3rQgvV/EsrxghqU
Fxt2kEqIS7jb/JY18F/dqEp3UdCZXgt1TLCOz1qnHdgsMzI6EXfYltFRhahOhMRWeZImnIXS+LPd
6a8MHTFuARTAUql48pffoqjC4RGYeAVUIFdL12vQrs4hol23/ElB167v1vLceQRikX7PUcfsFrwS
dbH2OeM4tXalNeCmzH3oqo2Kzp8mWjGUEbX1k4hQpkxzAy5cCL7coSDxodWwH8DoLNHi1wINkxaY
DbCj5QA5sEJEl+grng+IuKH8zrxD+JtV9ILtXM9dY+uJFt7GNKJVfTDw3JvUeQ4C0p8fGu7D4A+Z
Qf1e/aMADFfeFS2O1VCKNVJtLxprqTMJQtmi+PVTRvdy663qnyu7rX2hfp8PdDRpAyjXVt1pUons
i5t4FWRHlTghZV+cq04l+qn016wNw9aU/sP12KNfn1O0UiZtPua3H9qDKypm9aBHXViwVkazdOEE
1gjz6wlH5iP80YY8vQQwICrL6bSwR/HsRIKciP1WTdzaa/uvUacnbpS6HoEX7SbUUWF3ENhniaop
L0gc6gkQGlhBalGCd8xZbm8bKORrhGUsKBKA2pNgarHHhoyZZanT1SMQBLJ1qJGUw5Mzsv8oWfQV
Q3bM8tXQe2V7AxYng+iSlk6yQp09hGSv3nXCSss1HsZfUoIlu3E5lEp+DT+npwIaJnmnzV6C23M9
sBeKoaSDSt5IHOLH28IAWnKvPFYKyU+syNGGN2IhBmMVnwyyzWZW/zb1n05TDt82iImld/u9WWMK
y5hdKncf1fPZGNgKxb0UvdltTh3ghstJMS0eeXnqdnb7hEc/6BpKOMvP4drIboibNbrgrVz8OYA8
2yzfJUx+9+J/Znkff11q72/ZbhwYgoaUfzuVCtJ1q3D4z15+4/yZBUsu5jfm4cLNCCZ+cQfnM0PG
06w78STzb1UTzZ7D8B4R3S8uwUDTdGHajyGFVQqZqkDNbppebXhektVrmcO0YN99TryG21oF24wF
ca1J/KgyUkihUqhqKaSxcufRZLj5jLpWjZY+ENYwE2crCKm2opqxon7I48i8ZkdSmp+IPSE7NAhR
6Yx6G7DqQCAxRONaRvozuCoO+jAOf2kVMdi1D9iRHKgXr24GyLzTJK1GnavZi5DKpVfob5jasosI
jA66+0hgwBA3w6N3gMvM+ul5TvD1ztZxCxeG9lH98VC9vFCSpI+b8PvKCTaDpPRlDImkOJmrLFkt
i678kx/h5SJa4w6IO2nnLdpuroVWrNQ43wNgERmCWbESMa2eijtKme5c7QvYlIonsVhCM+snaan9
eQNTnYm2UsO6oFzoVr1f5LCZFN9ll8CdsTdV+YT4dWqSq9T7CuQ26bPde/XMELbOVRPk0g+ZCtr0
PEkWmWDyeRhwyHGAWUkHESxPiE2F3isDZoW1FD5C2TqQ+nlbmTsJwWsuWONfDJRFeOA+DQOiBzfT
uGZIxDNUeAJRTjhh4yKa46yvdrQkU5UYzCWQ05jOYd5XOobaXMrXVvtTYh3N8Njw+K8jaxino5Ut
Qgszqx1QeLdgxT3E2aUujjPLefKTMAIEfgHVtDJNPNEmgob+xci9Pz9gYgZ6MmL/CiUUGaQSkYNL
DZ+se7kAEVbcNG5uXsEjQgEVSrw8Bu7EgMJ/4LwTpCa5uUAMHuGqQJtvT+u7whGSoCuIXdUeYGmQ
WwO2EMEGectQdZ1KMKEEtBPWNOXaGlgetVJWsG2gnCjEzgWO0QRdmcOM/tx0vYu/i+EA1sxwwSHq
pqKVOHFj2TzH+e0FScLZhiOLSlBNQES5zFzLX3j2xicm659GPw9Ane9crUSRGVOylF978e+2h/xi
ofzoRfaxsz062ZikKGNGl3AJBwI2QUoI+e6m5cUHCbqGbxRG0vqFxq5ZLZ0Hjv6rfmkWvCt/fdUs
VR4OMvUZVNKqZ0yiT9yZTmOfVnk7NRakr6TTD2VyJ8jtd7d1gi5XRal4CP8DHGTy2TMLgA1Q6lzr
Bt0N5PXDGUbzb78iosPDBShOFzonpPSrKvYKLWlw57yzsbPEnV/I1l0YwnRqeUb9ARH9N8P2NTRd
KMCXYcd7NoWYPlNuaUhClDYKv4nO4SPqunKi8nufXAWH5l2ZspypMjNFQyr1hFEC/S12d7UHbS1y
x+Anmsu8Bjrlu/NBl8Fm/zppkSQfc4W2rl+wN6v7xEXcH+ZKz1QYZ69iqroPo9+7QHuwg5go5iJi
FxqQRODbzm4QlZAvlDFwl8u88bK/tVXq3BDrm7oxbIUD/3utMY+SJenkrJyVUgFINgt509a4wbBB
Ie/vUGAMi7kC0kRdhQ0UXvbXeVVoEiQFctrLoRz8iwWzW4JzXlQyYM2HNR4zgSHF+7isDbrpuP0Z
a6SoFDNzBCldbmrHF4MUGPQ/rlrf5KU1x4wT/m3muyTeavkI00+l/SAYxTMRHtaOe9PzxKRKO0Re
4o75j9KoEoLYsisD9uArabI8PRvZdW6LOcmkbEukBd45nXDGkKUjAUkj0gcrYbxkS2OMohoI6/8h
VoiwFsGRemvQet+luhdz2Gkv2Op34sv5m1LjhB0idiKJ+p8ObntUDpdc1ls1qMbLRck3OxM78SW8
dWlG/ZUxd5gpxzMER+T/gQ5I+7F5WTmNgb5P4ujitDqCOkOWB5Q2e3jp0/41xFKAzPGAzFU/7/Lo
zgwhABmNlu2dRJvXzyHAfmLvsn/25XHHfTQmuby2jOi1DG/oMN/ZY831lVzPQBoh+cOixLMtd2pb
aAZBuAWyiK4TBUiI1nxeMblYjsVLGeem3p8iVTwLgSaAyGF5CT2ubwCFH+HeqSwMd/TuMU2cWcWw
fuyNvO1vTM4JWmUbQlLLpizXYaFuNgDQml6kam7GOqhP/hivmSgG26t68ZJ6Dd6cxl/rMq4eCzHJ
/ei2bgEyQ45ZLMIZ/Hcr7cbM1K7Q2zdf9zkBG+/POlJq7OrX6iKS0epuGCFvFMxbBkI+LBlQ2VL/
Du420BSlfgulgJBKeSpMVhaseVX2bkYKsphFkSloSIjgPzYbboF6q0cQAETOUgCRbgmyqGgTlr7y
8PEwwxPRGcwb2W3y/WowmpBjhsXphd8Rx7201yfNPaASaSbwjOwXCwVigLdR8wB950UOnmyX5Vpl
IzHd/c/ZyXCe6F2ku5z7oQbrE1TTCEIDVoJ4SH8SELqFIufW+zH+bCdjjGl53CadAWWfqrVNeKKz
yUbLXjt5FXAPRLe/ebkrWp189XZDi+I6pjUCd4QhBg97ysmdVHD5t64ptke3S+gS626Sqs6o8FZn
krzn66V62FEplEiNzf7uuHTL9Qzi6fG2OmIEAsLLejYYbHQKj5VfCiJElbnLMcDDwS60Won7wH2p
1iSrHHzcjf9ieMO/kqd0kXsiSrUexG8t1+J0cCJqz4mcpAnEd+DwY4AEIEx2FFmsZNlXDg+JugLp
ynFI6NflrCxZ02dlFi2Mfi0aT9DA/nR8xdtOseGUnrhh3fdK7EtzUrmuD8Joyapb6LBKd3hV3fIY
QFbztFw5sa/sR6v2vAjXnHyG4MmOORFAYXmbSUmhScFYEzXDj9lhHz9J25DQnZlMeCdPBmLiGyfP
67mpExqh85NIYTJCqzKqU5ne8MCundiyDYe4BKO+daRv3jInWN5mV+dflMZJq67+GRVQsLbhNy0V
e1tkBG/+kSxkoNKfPsrUhweLU6xk6i50QunK8Wo5wBDU8/yet7hpu+U2IEY6WUxiJseA0peiSMjM
82zqHVGk1Jv+cQ2ggAlF0/nAps1KokF0zSVlyvReuki/Lu0O6O5SnfalBbObaR/bZPm4OYTIdEGp
ZoMO+Se1hq7ba4pt+OVoaCKd4YkJJqjb99PL4E3m1Ap1YhVQ3jrGlMKpF0C9Yl+51JXuJF0on4v0
8hkbCqE7XSfU42XH50iN4RkCxFBgIWJWktXxtTwvGP1SukGRYe3WZSwfk1SFDnANWozUYX1e0N/9
2OVlg/hY4RbTySf9WMgUbpWObxx/Yy20RP+G/pS36ItpSqD5YtfM6UCEJiJPiGpOjm+dg3Pfehw0
XsStLZGyYr3GmAwWJ1ZsOMpMXzgU/+wR90OtHjhoUPJcQ8Eyox4pxCavQ2iOO5Cw4qpsDRSqLj8N
P0nJrI7AijtTYYi/phmTr+vVi/wEwlZQestqMfH4roHQSwvzxoQyiXNL2irdAq55U1w6F5sDLAlM
zuN1mwHR0FVusgyMuIQANfklrynAs4J0ZH2X5Qn7CdsgL2x6QixW1XQFLzPMJ08Xb56rKJGTuTB3
JiN/WfVmOr8Dz6O1p82vqdpL/+XJs3aYBmPpzSR4SbboPxc/ICip/twCmAsiCJxuPJ6/Hxy7nUZg
luTwYaeWnDm8RyD/J9RUP1bnfLlGYn28LD4SAvs3QRRPpx5ZJrebIgcRmhgNB5vi/XyvumHkjHjq
1WnleotJcEGMidjan5S63AmJReblOAC9KGpNPRzuC0Pzb7j4UYzY4uJcpUjIbRgqW3HmtHV0SpC4
YeBDaGimCWCSyDhWfKfhPAn14vLDGpiawPpTlunBEmJMLdJ27d0nFYbJsPvOaZqRONg8S7KZJPMb
f+o/14ZzHcfsdK8x0jSbKerYD4wLmZX4ZgQcXJbGcq/Gumy6dT0AJxwu3UDlGGf8lAp813HhN4mN
Zd02PtWbGkbvqLQSaAJeC1UNdH/GN8jutMn+wIMnHAha9fYf4pwHU5vYWUGzsC8nJRyzsmNXzGfK
32CJJMjpku6ywJYgUi5nEjAhKnzcaDj9IF5fpyGzv09qKoW2wFlSeg5ZrKN4hm5wzyQXAiezvfFU
nZH2uBl7p0BqxLLYX2lNXogc41LOn3JwuEi3CSDJbY1Ewv6qXzHwSI2xMgEOXIrJ4WCX8PfLpoM7
FnWp6sJfl33Dqw9y7ZusgZ8Iy59itCp/SrGiKVtR3zJ2tCFGLzmPuumzfh9n0YmAjFKhbM3rEIy4
rPibFEKYVzR9udA6lLAwe7Y8vrDkvLl/2WSEfpDUOYPrsYaPMyfcn4TnXffcDUqrZNIKkQgNhTYe
prt8ivq+zwmQA8chlcqBcZ9GfLrEzv1lxFxTFlEZ73SmZ9uRy8hYsz3qTJYSh0PRXgY9m/G+njPJ
eHtV+g5BOYbMkbnjuEQkxLRivZnvyJxBWzmqsjIhVkZj8EaZJaRCOg6wqRM2vqxBudxe3Gvh9yaW
rxSZ5XRjH1avr6AlrOdAW/u/oazO9JfQScyCxICiuHZZiL84kQAOUVfycoilVbD+uXawhZwMasm+
ukWRpqHnUsGLxwulssA3QmM5tVcwXWp+Cnp1QjX1YsGgXQtaq7wi0NFUxcYPYzTuN0apPJevgS57
7UljiP92S+Y+0YIv0P2+Ye7JXEIPQFjik4GfhyAN14RfPE1UEel5+qEoyYf+5KPvJ0eHxt6KjItR
6WiSTCREOMSYLURKR1xEBsHK6DeRxQQRgZox7fTgR0PqapE5uWXfO9pZBn4yqOODHomCzla7KqI/
GF/aVrX474VVzP1EOir7r0YnuPUr2cwRB/0dy/JVnlHBoQRKGxWoSKyS2po8xQ6o6XUkK3NFcwYZ
MSva3y8TxcJ9eABvDI8UbYSOlNZ1J7jIzTLffU+9XFaVaoQfe0COhZAF5/qouBYUBT3DISC14Al8
jDnlLHUsQSIlSm9RDBOa9a2WkqGheRDFEotpnnC/hGoqF96YfstFycXOSuxlr9eHHtYF6BGwhhn5
xdPXWkouC9sO1B2n8aa0Mwgan7kYjy6l4n5WNfo1YCKm1lAGS8hdGygIpzAy5wquyd6Gw12qTM/Z
MwwznRYLDoPHobXLPY9eAy/k9RAGIomJafyhUOzr2WVOmjnNw78gfGkMqTorJM28fjiD/Qn5/9jj
7PaRDxUevno7/KGCwUYuqkTIm+1NkkXYXqKFkLPSTOetwC6pbVy9eUOq9YmVn2vHom2T1+QOt24V
67NbCDCCHZy5Z3ujZP4sCFNL8cMe1QQhlM9ZCZw7YnTqa08HzRyY5TFv0h6qldSfs4pIDnsyKRtf
WM5OuR8E4a34KGbOr9TWPC1VcCgbojGtcIr6rcJBKcvVBqfI+qaJzAVeiPCrY71tqiLLnSAZOcAF
JXnx5hYYPCjWK31vJ4G6WtPL7VyTbMGQBy09Lo3o4QM/F6uUZjtP0TCluyLqic99ZENIWOPkaG8w
jX/POvpNn3riT7XrV//4h6Caxxo4xeHJfTEZAsBm7BrrhRgCZPzNSzAlsc9eo1btAvIofT+7lMvi
fWbSqIMxg1ca5+rieAX4/b1YpZgWrzP1GMauEaiSW+8ml1nwzIDpw/nLhipjKiHxWCYKYOqqVEh4
KlSjKpjGpcOXeoBVEjkQFNVNvW21AmOa3HViZwQY7XyFKDEL0sYimD0qPe8Rza/orgTK7uAcM8Wy
D6Rlqly/hfBq3Gi5xKVvpIYz732oGQ4VEUk1sdoamqY2kNMQPIZ2SQxWOsHszpANC5LxgwIFN26U
vN5py9kKfiPs0YLkWTMbfv1sJ4jQWmsu3KxllPlNBouAPdzyniqmTjNBctEeMwUUC6NsNqvGR6kQ
juUTjOKecyOddusd6lKva1RxxLnGlYO33wLPO7xq18Wf7AFoGO+0uUhbbkQUPGFel3dYIn1fL8y6
SS0MZCnTMSKggHnKL/+hHnT8pxjSMjf6YCa99SCbuG6cPZ0+F8asCaB+giyaaORaovzwpei0acRb
JYVkd4jXDUA6CEi5P4+rnB5CqDiooAjYBob0qd5EuUyvzgXzHzLD079pIj1DCwZp37gDSzelPBxa
OYyV4cF9g8dc/l7XUUtCJlDVdc7g5J/FSZ/496G20m1MWc7Piny8ZKCOcHf77JFHl6YMx5N9dv8+
zwH4e6A89KWg5bKiP5f08o3RlY/IfPN05F6z0+zFQ2Mc6r7A4TGcuWC7xvlWpQoyyq5hkD4sC/Dd
an4uU92LA2UBWyyHBa2X7uzjMAlEBom/l8siNpWrvR7xivbzlP9/nSjZdzxDLljpXBMgyw7lc102
i34iTPF/5rtutjXGOg15vqL/qmUNQ80ANJIVv5fQcERWy2yD2vhuy55ikcdXomAA3i1Opwd4bt6p
Ne0iOpgh34WOWFu+QGOcY2MwsgI+k2QsQE3dIH8uDlO6cUzJNDV7waqcnDZ2sRVs82g6XPE08vMT
O7cZ41QVLrZzUMYrlKor2xNgiG7I6dGDhsIi3jH6e+d7gJCKHBYdinSbb2rpVmzOG3rT0WYDcrQe
P2SIyumYpCHX5/CU2l5Z3aQsxgUyN+yhrlhZC7mWbL2I+Zpihv34LGwbNbhMTBRru/v7kZFJ05WS
KMPTb1r6Exy2acdIfGyKP55p3SScqek7yfg3AcjXxwyzD2skodKhvfp5uMkLZclIl+3eHYwLIi5/
6lH5gpsnZcrIcaBSlRuuTzueVEMDgkPNngqBznFZIDfgb3fYvcTTkdHH3vLWO7yB97aepJn1Oixz
VXYQ4u3aqXTzkkNI6HJhx6/KsLp3eMJEDNFZuq+2i3j95h7k4TDBdO2MSiQw3voKngpjlrULcAO1
t63EhvhV+anxlomFiiwM/5X7brDWpIcN8tlXFfamgTK2XpH/+Lxya+JnRlOV06JWdoJP/Y/Al0uj
0uygZp1LBsqimY+XbzuOjmQBEckjoSbMB4y3BwbL9UD3o+4OTqCwQ0kFXV/9pGHc6fFzil4lztuO
PKjGA8fIrIO+8wvnB0QzO1St/dAUVAYudSaepg6EZiuoSf0BInEyvhspbVWJwQgycWWDNCxe0+3p
VMM0je6ggyzmrQEdqehY12LsrxWf+rfiO28FVPuAXojxQoIY0axIXJh2Iw/CGMNuQHLVs+rXWwjL
6shg8pvQ/W+DLACDHNyuLSPD+/2+hNYqaZ/a1xWMGjPoa3EzkUOe2MsRw6JRUP5fuzqeiPKnAzyd
Dsk75WCO8w2w9GybXjmwpSPy3RwWFQ3vBB97/VxBVCFTWANjFGh9cwzMcnD9C28ydJDYXACj68pM
gvXfb28HAM4pu9RSKeaBK2d+hqrDGAkBQs8Ddqw2/5dpNNxWmbX/MoDsKZ+MsfXmdAhFvxK4rgZe
QrY77FGspwcm1zuk6HQPDnzDS7AEK4+BU26meOEXuGg41g5G0tLj7RnrUikkX836jKsuBViZ2LyD
HFKm7lxlQYCTagUwi+wsCJcME8RuCsvDlJlSEdt4ybxdqeorlDzPSvknhmI1+0NdVgYU0novtoea
w4VHd2UtUT8gkxMJwu8XrK6VwEvT4Y2HyrX94lPjczf3GMoYrW6clxVAmCAfj+nA9yPi/2CQmf4h
Xa97fQ+x0+076gQJRB3xH7SvBJTcoD67PrbzXWCyyqaHuaOCnL+NVMX1sTpq8hSYjyM9DEK+yXhH
DQbZ7bthJ5heq91Sd4AL13xxFbVATfFSsNtu4FK7qNV0yn5VklnjsAuv/iZs56O3d5UqzgV9ef1x
wOPVUrTCpPNbF1FLpKMGR2BEfkfMqQ8DaedDlmjSodqHlTxqCvD93rPIVvhhpw5grf3jMvwfpSYh
c9P4TERV1PO1QMlBhVQmCPMqhNwoHH3OOV9nAhYU9YNk4BEAiMcrhpsK/ObFrj4XMj+iUooXlau8
c+8/TvGPSEeiilM0It7klLSFzJ9TWknZpXXwcgY/v+zatH7KulrE/G6xBnm2ILNONknhFDdi2phH
2EOCQ1YGhgeWXPJk/rAL2nZtid4X9F8BJOJvK7X281FGz4ODhqdUUnnDsm67wU5VrzM7D3jWe05y
FK71VTuFuf5hBvAY7pmfQ2YszAOEs1GqX8bEMAn/QqvUfeMXFpA2pLMj6p86l9GPO4Zha4hIySNX
6V6tM0Z25H9kDletrzcjYf9xNq65zu30yozGOUxS7ixXDA/HcvXPYsnBa0e7MAzxf9hasRYGcxjL
HjES5+GYX0ZcdfKJh6xu30uXOKt+ArJFrrgKzkUyy2xm+l6W+EYGmU2vNffD/JcOIOgWTNzjcUya
aPLNz/ZQCSLU937A4/0sxQkSBf7ypp8eIQBe82eps7StdrvYX/FE57+NcSJcdYeycOAlz9Bh1EFe
p8X4abkrPoQawmoHwOQuz6IQB5ywdcDddUjB3IUPjOmatQmyM1UACcWfXyVjt9rgHXMAqQ/EIp8B
Q87ck3hH+Adax4YADmEhpK6GJkQeTqNg2UZsQtf1CH+hT6dWce0a1HBjfNjOD8+P4UaMw4qaDSzy
UQ2VugWBQlAFB0f36V4YbKLgC2XJlQVa4Tvr/Px35Jqv9co1a8z6jK6iqss2nUculA7CtxYHm1H6
DPUIobrBGZ/plxNU9gOw7WsEN0Y0FFKIxKgN+ftCz+O1fm2oj2/DSvfzZv8lb6UorIBQVfyrSD4S
fn/JxZ/V02pBxXqMcS1CV4JvsYpisqcLTWGoQD9ftFFV4UilC3f+Sg8l5iFDzHuKPGOIMHa7OSbl
wMFFINiKafBiU1JIrUoipdbIInnwzD3rEO731M0rYHNyk5cK707joaWWUPs1iRZZSCY2BkrZ559/
CZDInqKGHHLbPpoGu3/y/Ocr4b4Pr+WvVcKPaufXdFXwsQRbNmFPosio8oZS2Q1PY9HSD00/PYeu
wyU/0ZxIvkE0pyID037Bn1fG5ESYH2R2Oe9wddctlyUVpVqT3ZbMXhIN/dthFjlrkxauCJZ98q1P
r1EWnwhm2EkBhSxuaMyTh3h37DSH9fK+yXXS38BpFwWtYDYVSI2sGpCRvBGfyJ3FE4ZLxEKv5gYl
34WDchN9Gky3zcdEDvhUswESc3r9Jdd26sBuN1GcrRo23Y01jh2YgeogKqmSGIBri3mdg1U6+LWt
XtOR276gYclA0YQBhhB6kcavNWqYZD181Ue+MlbAdiiUsF5QjbDdUYBLigwWkHwXQWIMK7KO8sta
4xY/D/9A7fkQvt5bshst5vCecS/ltIq98JX9H7G+fFONTsk3vOOG/WyAcsBEm0TOjeAS1iBfrWyZ
WlzsTzVLCbk/X62zRTAiE7F+GegO1RolOhW5cuXoa9lpMpgql8f2SECCadcqbeiZxx593bSMc/bH
ucbK+cOCuC78bbBYVPYCW11ZRNK1ZiPLctO6mk6UEGegGKKNhomfFh5uHd2fmNZ8GQ2WgvqNIjxf
377j/YYtI0obXsp9kVNzOTPyWnoo4eZPgZPi4GHQzuZ0PtgJbuXJaH+W0R+cQ978eXoXn0J4GBxB
kqGdGvNtaS6+tCnwSzfLA7X1TUSwOke60Km+byuQfCw+chjYOVFeckLB5WrkJ2ZdEIy4D9COogPy
t0sWJCHvU0tB5o8eQ5gfIa4M/2s988d0O487U70JEoaBE4szuljNGZx14Unabh8DyoHHL9lmuxgS
SlUl/sggcS/RTuETfcU92sf1TnvLlsDT9workLrVKOj49mKwD2c72nj+A3jdB7SoCBI7E7DiTuK5
yLg8PcSF027JLp/Vs3zcbYweXY9m09GXjSHrc0GetW5a93/pFraYsd/EbJ24raixP/IoTZck5qmH
HjY7fGkWdTWqHjqedgI6o9rYlT1hJ8RjO+0LLYqBuYukJ956CtNG8rAgOYkxyCIa7fdO+rrHsfH4
QMZJZkrKY9uqm7KQYhXTBb72z6ck/41nfUZIHTLd+eDt8fGV9zn/3JC5Gvwzma/Wcxdkjm+iTnoo
f+V0aemAY613c1WMgsABkf4HNsuH6PTEMwjNZwa1GdGpjQTIOjqW7vuXN/eX+Ql5rXIsU6yAWJU+
yhTqp2KhVXhjw5ASVhKxzBZehT1EOp0tLGDInjAYTWe4/U3XPUZeI06AbKzs6l9vBjjYNT7knHht
NvFrcpNWJGagrW0yYjn4MBR86fe2VLut+7B4Om41onuxBpyouovIOgwvvj5tlAFG7KX2y7Zfuz+6
ewIDk4QjcHMBo7Qaw94sBdUiCN4p8h5RIFHDYUJAZh2vJQAX+Nhi0dD6qD1VKuWQ9PKD5Y04wt0f
Nm9fqWb+ZarzEw8VB31S7jKBbXaxUx+5reA3rjf9pun8RyF2qrnDB6q9g9/1v4qtXyh+1+OmQRqe
BZZnbLf0OCJsT45OzRyV9DZ8G3luzyoQRXeBKCw4b4uy8MvYLn8pX3S8dBSw/rVjUSAvF67T9mf1
Y4sTJRcFUceiwmfKh6uzLTS9us7FoWZO3Ze8SzrDcELPHRIf3Go5wnDMd+yEDI9bXITg6yKuABJs
H6CL7DBOKZgWvPn8PTNSt1kHnBMK3kUOQB7dpDq5a/4lP4CH01uZhgkpT7RznKOmtSh5+r4Lcv4m
iC7RSpRCieAGOvQDcYJhRz9TBZOuqaX3UgsMed+/hEJd425TldD4UMsQAu9E6cYFUHtlwvj/KPGL
ho0BIPHQ9IVzRURxmj1Ek6aB5xs4hLHnhzP5/csRw4rsALz2teU9rvPWwt8b+zR0aiG+WcNDPXws
hmyEFTGroXPIP2Z94X8zlhjeox02YkZ9v2YFRa7FpQOt3hGSMLBywvrIpjuayxksURfJxVrNlNTw
hRpn91TQdPyFiR5z8lYRlCqOABWvUjJLgt2Avr8YiBiAd4O/13Tvj6lUf+4Yxpv+DQjQx0f2byCj
vtVemQ6cnUeDx9GYAjM7oAeaIVkKwlx3+n+YOztTn71RrcNr6+L7oBx9CKwLGechU5R0ZU9sTIS4
23dPbbp6mlvIfy6ZsbFZ/JyjdTnfJfgYVKdI/A2KbkLvVvVMm/ENiwsAh7bswSJ4fy1MqcIxjhyF
+8Cp90dxPTEx+UphPFruLhASm8CdWtDucHfNoO+j0wqEPS+mQCY2+e+FDzMmSoem8nOyfH5Or4pv
GPCHQjGRMosOc4jwP4MQrOqRnCA7Sg3gudK8KtEXbHibe/XQwbqxUeG+o+LnMfx+k7G5hu/L5rJG
MZxwEHJOgyviH7knMcX7MTSUXYq5a5fN3qC3rnl9kdDI3tphXp8rJufpWDzPybfWHnT5rOUy+z+V
q9Oo02roYXWXNGE7tj+uCMtzrrLJb8629YchMa89QrblI8Tz0PTK8xN0R/6m/pZIlvaGp/+VuuKd
mBoI7ZECcmkZsmGlKPQ+947QGbFSFohgI8GWsOjtDwuDH2xVzUbpHrAv2KY4WM0Zg7RKjLAQztHr
gXQxxHfdWdqu9K7W99kW6+9H67FICPXytPItKV5QKWS5KOlrLMPt/pT+9ovH+EKzmvlCUtHVhj9E
WgbVjGjmd1jNX3jxx6miWmNaFbfqeKP389GdoOfQrNn+wJf9X9UbQKFKkjFw7CB5/CYgsBzdoYSD
2MqO8lqlznqO6NV1RGBIjEYPlUVzR8pzvBFqktaag2DPPIcO6P4jpWYCB+W8yqNtqhQy+0Ae8Dmh
GDe6v4f5Lg4tKbj9/NFcUppdGFGVowi6TbN37H3w5idt+CcMVywPR1p/gKUpKCbiqJ68KmQukS5M
+AEP7sW2ufaaBM1IuwvYzh4zodYRJ1sL3S6QQM3sXLOhmVzprtA7NDyMoKCYTkiyavGjQIsCjU1N
RQt1ycnx+NlqaaC5fkITMY1AwoG6BCkmZhY2K5ov3YFSlEV6GtFPimOlt5gQAzHE+qg26H0lWrHg
WTffH/LBdOxyBWxMbW0+3F+4Xt/VDfB4SYx436xVX/sozmJC7n7RXiaOyyYS/n9LCF4uvKHHCf7G
8QhaTBl8xdqUTRtWqGtzbgQXE8ZiDZbWBbX/IUcheJAcPPfApqBmigxPFHsGSuImaNXwgcHoic8U
EgUXAZo65VCYKJPplGV3v9qAGhaViklba/sSXCXix+GxxDXhjdEm4dFb2oSvcO6coLdeeUJwFVFW
OyGtcLiwie1O1tLQ476zhiECvqwoJ6Fkxnh6CCcznqqM4igqnfHzPshC2gb3cASvZP9DTBstbtGn
ZQRlPm1/C4cvQtTHdXipi1gxkuLttsfxXuUa/1o+HbGuf3aMOmvYzTufDqQLUA8c2SnFSei9EFJn
UWzbwj4vXXHigPzMbVcRHgoxcxMG5OQMJF/dCBQlSt2ga51cUomJQeKFqVgz9DZ0rBYTrkbfrRJO
mRNXi3r3/WJ9lli5hNuJ3Pq+fLwqiRuMmz50UDHZNDzqPICUGTYPIA7wtXYGZF/SDmjGngS3YEPd
UUZh4T9pTrffCiTpZbvxQrtdSK6fMfdyPunQcG0JWnSgcvE4l6QYOobqfQzdmNI2R/riMc5Jd3h6
RkvPqVhgyU1sxtQV+6oxFP326AroJ/ewPnMl35rrftnYErwRyJhbcE0TrbspKXvyjJ3vDEo3U4Nr
0mrD4oPPQetIYCGSBVD3KhpYk66HqE6QemVnN+qi7wvozf2H51hQo/G3YtKkolbvKSeovyYaYQ8a
8Ef9BvFHQ9X2cFv4C08MES2i44ZDiV/7gTysmSs3zxLJmtHnbmHAqZ7cW/VbpfEIHDnkQa87sXz0
1m+uIzRLSU/N3d/8NduTAvad56YRG+0UsdzSKGZUsZYdRTu7UScp9pwJDS4rhzzqycD/ln+Mis/V
ttEjvVXDZnCu7ZNZ5NUdQtERNjwd57dxWHxC3Bucd74QdTXYwX5WB2VRH3YYEcG/Ww1CAr1IoJOd
yx5fD59+/M2BDq0Epq+ixRx+JQ3t3znphxxOc4cUdWf+elXJzaMEdDwRkPekOACFh0FJ6QXhIx6U
zPCqPGxRbQhukVrecR1KmVpZ3BQABUfYDctNQi5n31fggmQAzaVxZoAtTMOXZR4cEKuSgTJ8ePGq
ovHI/1ckLI+YAIOzVcMGIhG3xhSaYyv8U8S57o0B8Y0B8GNgmaZT707YPeU77OkLxdnoFuOEZswC
PFszeFGUyeMVhIbPqHT1A6CO2ksFiiAufbQRpki8YKFHOkWRcTGbdtzgtF8gLtq47mLi5OJw84b9
QuIFtPZjEJV/vyoUHnVhM89D4nfKbwFqlhNWhZ/7cV/joPi2qsyY8GGzvKvlRJlVzacVQBxR/9en
iZtw+sYMLu3vAmIaQbHytssqIGQCXSpKB21OQuulYcKrf6hn12nGecS0veLq2FFnhQ2I3iFJw8QK
EUi5QmSO8KE4z+gsjkP7Aha/a/Izy8PZYZHlPFWBxsMGoyHkkehTA+zZKo/ZgX28StF4hm8gGwQY
HGSvKqLPij7w6KLluh6hyqp3ZGcxOtnq9IUuN/AMOKlKx8RIjkfIP8s4YR8AEbuXhdXswZrtPnBa
Bi6EVVBAJ4i9Kt05zzUiRkJgIUGg+OQeNYvtt2TYpcfXP28IeNrA3m2IexSIPwgvZx531LNh3oH9
5N127bRmrlqW0KWDCVR0G8AK6MTnqLeukbVs4xziWxv5+jX7ZdhYvo298h4GwKJftRpPQHqZQHfq
0P78e0lXqBGhdeHb9cLlRIHMIrQglz67qUM31vuWAj8pM3c1LfvC2s+BwbX6Ks3Y0Yv4yUj1YaL3
hDZEu6jYumsZYb588wdl8iCt6R5z53jvI/AkS0iOf49OF/c+APB2LSBF1Pfu3Zm88Qty/3rUXW+s
k8rBOoRMduv4e/alod5JgUESKj4nhMR6pYtAotm6iUlqEqiRJ4Ho5JK7bUZw2dQW0lXUOvHsQ2dl
s+QybetJAYGSbzxy11i6zuKCK6AMR7Cn132XZfDqjIH8NNdOfwoVx3wSFkRkAy/XrD6ZusDwegJt
tW4Z0Uwv/wlTHC2V5diBW8S4qmK/IbZg4zgev/J4Pk0z8AXPjKNODObIMLXWZK5tffGTgxVzCOQA
6pWlG5DNfikjhrBW6wOXqaUSnVAAfD1YPfmrV6YGqBNMUfuP9OMzKAE0KP8Iv5BBBzzMC/+0xM6e
Q8KyzeCiyYH3wbGnX/Wo8N29hskmSEXKv5jqqOWEkOI2G6cYtlDm1R4ioLFjEGygyL0xh9V1U8BS
kamonu+QnDktChOsP0htpXu9Q80yURU5m4kXe126nPVVo+E7vCPfllFbDpXYvEoINZNVnm88ZMJy
1TRHtIOFjs4vHWcjG8/vBIEj51lkzoUTxmw7ZaLnm+f6IOpHXZNvML9RtPzc1Z3JiXKX9aHVMEhk
L6x+vesU2ICy4yGqoc3q5b7LpcWfsRhZeE1h0Rqi5xYEikvYcRurC6WyE1XKdQV9i/UhJNp/Q5dn
PLHttKFZDzRRLWc/9haYBrPmMx7fMGtE2EUmusX71qJw61QrNo//pY/pC4/fA9VG8q+PsdqSL4Ai
WNjbMAh9+HYoqtbwwlXd+YagxEIkZz6yy2Jr/ifio465UggzOb8fe4bkNvL/hbVn1YZHpZWjy0A3
Khp0w8bX4mwQqY1pL0xpno3ynWYm3/59hYm6LCPhMCr7ROwy1Ko7i2Rw3FCwEnUtSl93bnkER3MD
LqQ3r9o0IoY/fwjCwvRGz5QfT/0Y9zNdcAQtdL1XzDgaoVAlg7dk9x0/zsUG+1CwyJ0i7GciStEm
UBgm+ZFvg796SXcKSlwJJ3ycY+atFjYybeKAbIUa+/jHxzMBvdDdkz0okXle7EcPIhAS8SWxEx9u
QoAiiBMAorleRjFG0gLDwsDg2uqMEol7fK0/xah9veMIlOmnCGez8yKXK1LTlahIyv9iBJcF+Mfj
/Q9JulBni7c+FO/PWFacHo17ehu+jwxBHVTeZd+FwLC+Te2Bf9bITEIzZY7r3KQONKiAeTfKvElP
DyauezE1TBTMjn3oqdy7VbOS2clnIZyauoTQO+5wq8T+JvDGg7unUtxWYXF71OYIr0cl5P+33vst
AHtIolf5098UlUahRTf3tl6CrVC03zLA2y+LUCJvD5HrbV/nIB6snoxoqoG4nNvLRSiwJb1vsvYq
9+g6OxNkspNqbEz77QlvYkjCDTRSXy0HS1dum4uCE+Jm/eR5mFTi7AXyV+FqaBwzjlX990K7Zx+B
QwZvwKW5gFWMqriQBXsm6xdAPse+bOhHLFy1l4ExIzhnUCLlaMVpZKWoq1Ag0IrKRx2kOKK1EcIc
qSioUehG6D/KdxF2p8UiLLQmzU2g4OfMQH/lMlns8Bi1dLMVXmC3ivdBscK7frfypsqnyXrzShcg
d8SX1eSVgyRQqIHQCa8TvznDYb7HDRXbWvZKmMUxpxYnqk41v9K2e/PZ2k1VJU9FqiWQIAWkRMDj
o5nihFR1Nbc/Kx+NKAdzj9+o7aigNlrfrZ0dyh6ZXy1fxxVI9jA4aYpMslaQ1czsAQDVv7g1rGqa
aUkeaUQ9a3tB/3e7PhWuQQCvP6WTSNczLxoTwJ3vcS8HWQd5Iul77yuzmKb5EUUGkalozHLs/Odp
kFLoLyc4WuHB491VsxQFmztkgtM1Asl8LjhrzHDWo8Cc23UvEQIVyT4ttuoO1uDzFXLHAOqdALdF
pZigGLY8rRA2uPDay+7gnh/ZJ2xFT58qRtCXXXjTPZNGQkz9L15XVDqk3SJqhg+VL1agNn6I9ibq
QJ776iMFwFMRvB7qYkN1xEEnSLFPhH+GEkylKckN7FVNPW70pT4YrTj3ljOGKG1/R9iGSUJAL5BJ
DFfAMm3ZOPV4ZnfDVMrm5pKnCZPE0CXq3gNDfyaMukMmqQQ4AKG+E7BFnzgMMpphxl2uu2FbjJYp
ZeMynMaXfVzynywON52edrsVNSJKJp1Lejff8gUl2w3nl5DBYZoTyV8zIMEQf4xPDfphjSd4k+cn
sZf1DUOXrNoOHZG2Ge6a40qlDkPTkL7syQgD5sPNjs6L28od6nEw6elzpLjQn/7uWWsUhRjAKKVd
WXlNvOT96m/P33Xd3Y/L1ZTM9jaFaF4frXbwE0zV3bxT3kmBLRkBwUaLDxFYx/jiRZbQidoy4n4O
40J4yj8Ybsc9MFpzzZNopkxPlqHHcUeSPLs20pt4KB108o42LROc2U0DksVyelSjHDfhHyPoA8XT
HFR/IJDUIeYwl87T+ZL2nhih2MspLHhbzakOogWvgNYcjJxKgrqhbTn5NzCCVRXzjsCnasEgEBy2
y2oLCGXmxSuDVq9oNQ5e694v3iF5vlzW1HUxIU+W674CiEBKit+VJPq+HY8mVFvJKoua4i2DlYr7
3baBxT5KJAU4x+G0htElvjItPvtW0oV3oBg6IBHV6qztQxVWMnjZB116WlT6zxqaGVPruOFKNEIU
tCk9m3qHXqJ5Q0UJ02LBU8YDLX2R3Ry2foNwxVrNZcOzDAamdgeYbMmKtgMLtpLe6rHA3Y1/wute
lrbCJWR8aTbnCQT7Fgb6G0kVpAs9SCMORV7zv+MZblOngDGvRtIDXD29DUor+ZwlePZXyq/bG6Ej
XBexC8OvCa55UljhB+62/5fKbodDmer15bIG1cLJ6HLPMLnZmtIx4Kf7/ON+obtdql6n0sW7YUOp
k/GDT7e52cIT2Sk1Y3y1jiU+kSdMGFPVFUbdxUs5XzQqNhg9QcCeKbzyd2TdQVbOfESIuVPH2N20
oV06TfNhTQbvpzkjbvf0JmcQnrh67F2UXkZnFz/blS+OWuhfU9dBPoaU9TXicIk7tvjdGKbBtS/U
lxQyvw3sKSn2OR4anX0fcit08DcfFuZNTeGBDo8Zg0GkUChX6QPDHh6Xd8bIux5e53x58H2HOPDp
oAF8c9o+xzudSKc9KUJa1N+LLWyMVBUBlEeHLc2P4NiMiTTh0XmqavLt6I1RRsp39TmFJI63UnyB
f+D7JU3s8p+TwhPzGK5YVfsJeASmuEfQayAFu9ouUL53zVZj0ZhI3WG1IUhBrLfkSSJ3+nsddC2O
+XZxwnkjsBTEvt75v3xBGEw3YLDJfE9w6KMEBav19RtkKd0F3NyBlijEOnQc9vfi7WOWC+eXDv/I
4H846q9qpi6efaTIaF3K3OHdiCsnmgg+MZhTNpaduWZG4s+Q8XCKRrTFGlo9SLsxTTnxFXRDiwT7
I5Vp0edLsHHh447T0Mfa5DbpwDeLfnzaUpUn9l/Cz/R0fO/RAGEqHWkNfTP+59TGUwc/h3uOcwK7
fEp6UGtRkSkdqeXLydIWPI65YPv5XUSDd0O5MV0Ya3FkMaLDavzCxrBl7lRZt3EbqasGclnrTNUn
vVFQxnUkZVMKkp0Bqb0J9nDI+9OfCLZt3VnmKEL9FPJOSbBjKXam5W6qOYTMvvgz3beTWD9ufQlG
bRvIloYGaVSl6xZ8eD1jG7vRxTMrt2ZLQH6Bs6UbmzMtggU6BeEz/EmcU1GvV1FcmUcJ4ikEGlR4
Vj/7Dr/5pEoosYwxsf2QNieaNI5Uq+EDJPlt8d1v/3gUp4boXZoLOsV4YxRKvnZrnke1xt7/lnrL
tIVVhnXoTq5lIvAip6/Gr8quvsKIc7REY3wvVs2GpP6+VMHvAzl+z+dSUN1rg0XZIyvgShP8oUvk
59DRWIOJZ04JtcIGFqhC0RSgLwNSgnZYqXMN97RQEcWB5GmuS4r7WE47Y0dEnS3d8FV3drzTp1D0
pBx/PpcGfYcZevPg84zOyteaw+YqchMrbmRfSJgVp5yBrVLbwSFmormciOCjPZQFuZD3cHBA4ZNC
VsnnQlSSAz2wQq1q6e4BamcDg6RwNumdVmoXx3ScMiXySluEcTAj1fXd0CaUtYs1raJ7HWEafYqo
Yf2Z0j+C9WneSgN+bRwwjswPBW8WAq1wF7OZOWgioM62blgZNw/2sQjnUmOZ/w/moq8yXynaXEBq
k2LL3FURfyIqdS+AhhDPBebToW/bhZEk47GrrT+wvrj9wU3Ac7//zDiLHfi5PKyWPRumnUIK+2pr
glRWOfkUeYP1R5HxWvyzB8LZlpb68jl1HNrzI5s7M3nmvqmlv3wvc+MGwzukhjW0Vkw8FiEMExVO
lHOP8oJ0xw/BK84WS09kZkFCA08EBdTyV5Sdvwvkrs7IPh7FjWuDwLz+LqHI9LaYfYvZPpz2r+uD
pBp1MQBGLdKsuDsdb12oNNFt0Tli/xxnhF8K1C+RhG4rrk/cc1fZ8VfdpowuRiwkeW8ORKwu4f6J
7Ja9LtXA1v1lWxqrwju3Y1+bWYLjtU1lFoK8tqs1DHaFJ/ig57YzmeUDChQSE/iIt1ZGxLjMzct/
5mXBI3mNESfr4RXn4cT0Urh74AmUOWwARjzofvOoKSz+tQ98x1WQl1+o7jsI8eyYS+Kib1J/Dcgt
RgtIo1shbDjyj8cBcFEXKW8ZSCQW04G+UCDUIRSPatVKJUtVF2V1ZhaWHgFUTkwpj7L12x6RF1TE
y2kyN4fuJw2e99ILSm5ss2cJxrj9rM7N2ZxwlGnGUeMJ/uptzBy4jMSKeLADSZVaUCXI2FuxQU7g
3h6bElRMFgSjFFmqLTHyZchDerR45pqkDwU1U7LRepTsEA40ZdJZ89iO3z9alYwFssUEhB3w4+Nm
Sm6qC59fhit9UUGB9/g22s/mySAe8OFKQYsWTCDBWTYoZj2npohGRjl4N8Ep4aUt70dg0sKnT0n2
DwsHDdLsFpaDuXF13b6r+wCaCR2dCDJgYk+Ku+KqLfNuHNkGZS+pyCVLPEx385sI5zaxoPqGQbWH
zAm0G4LhXrhfHfIMHAF0CXLmq8L/kUMRd4CJgKMZ+Loj9UVpOew87bcuMFhMH09YbjJRADPc27yS
jklJ7gHFNgy9rpZVtS3MryqExS7oOSneNkT+L+r6NJea9dl0BKH1YdCuj2e4Oqbd/7eDAIRV20EU
9qfyZSV1Sb2QqlVHUGMO+a1w9gn6q9R2HJKKC1pTSpiKZZzSJT4EgXKLi6f4XYD9K+PxG4UEE9vI
s4lRztedLMyc3gPQS7G+Mf0Wm60J5UZ1h9gb8jRtcxFs5bEj+npKhnFotrFTEdrcd6EmQM1498in
oFWk1PNYzz2+SWESiUNEmtQ1GhSq4bT90+U1R9ye7T/L6Vsdhf3GhA8958Cu5iFa6KbbsUm/RM0y
6ursbuXr0ol0vqaV21PFKypPhGM+Q+Qiy3H2HPHMurDmCMjS6+XWRQHM0UvvqPTqiEJrKdlldM1M
mVbWvAXDN6EEj1+vSnvNuzHWFqtHVpklFPFS5Igqo2SXEOUIj0St4xyfVLHP7561BLpoPFx80MaP
YaiycnBregmoXREqmVf5UHSV/cuSgT8RIsWL4/TPpvEcPJ21D7LONVIg9G+jImYm7qdPRRHk+IL8
EELdMoWAAi1IJPD3TLsXnY6eAwTHDOet10qdoBE4qTWZlxQjykT4lEOVf34kexCrqTOb6FNSBPyX
XDgB/RNw3tiFxn2FXSU0eqDId9HT/nj66wEaDghBktyRIZ3G+aieqwqys7BW1axcxyyot10ZkZR+
TWJ/6Laodv1LWML2WZ0MuREN2spWjl336oCnuqTRpxnCYLfDMk5tM2qnOHBZS3KAifnnfu/B/mRC
/I+oCsX7xU2bZ6TUoJ6ELQdSMOzsfM5hGBxwSsVE2fyUHcYlsgjlH6nkzujLbsZWPeiL9iKDxkTk
gtJPFPRyP1JFi/dgeG04VYJer3q8lewzEb/+f9LxiepeIQVp3fHnuGJuN1+fM85R6PHiqU3fbuPr
pi2ROCYDbB7YLqnlrf4Y+Es4cX94PMiRaLvHljZ/guCqD7aFM8EelCtlVLZ3O8to7VRhOoZb3dZJ
U0Wn7v5sayYL/GVwUVQr0d3zbWNR820w01kwa+dA4YhwONriW2kX8BolHLvonEkSGL04ngvBQOVl
Rm/xxoxb4XoNuwK0d19LB2I0gDNUx0y718bvs/7WqrPAsjXzgXLlGmeJjnN6f6rnU1SkFSEnq3zk
Fuj3OUgOLZYD+Ix604JsD+Ic/TGjcJIE0Rvqp1Z11wmUd9RI+FqNkoxbABUNuTNylpfddrNcdfq6
0lzhI2NZqayo6qfBagOxlna09fTlqyU0ANE7RCtOU4rgUdQpnlJCmHNDkWV4e6wZRp9Jk94WF4EI
We/dzbVgg6nO90c4JIzqIHGgmRdHvCeUeaXR1TzTv4jU60VxumXLnFtkOFvjs40Ltnz5LTmKfG2L
YtjVXsgHcLj4dnciUYu0lrxDsUwg7N4iQuB3Hu+5nQxqHeIR/gUQYSMbVJXMLEZIEnl8LX4Z2hS6
VkbxCvnWwWVlJCbjmJeg0bxfFOAXNbJIiQdmk6urCAnSG7KXqH9mk7yFrvpmTbgmO+tl77vl6qAd
oHXRL1KmhTcpybJEtSR/UNvD/THD45xpcznZ/iOT0rJmpjOvuBd7ZjvJKMtc8r2H8TkVdOWSbHTV
34uJfQDnVbT1mFc9d1xiInKdH5+Sybbjwkj4PJTTfleteWb5iWCYEwWk9Abba81yhOMNi+WcR/i4
hLjrOEmdGGIGAZnGJoFFZCcIX3SdjoLsesvaTJrx/KQhZ8DJKF3e5x8G8LKZcArabHMTfo2GHI2n
WwFRMwjdRtXdatHRO3gqiwIXOPP6S7XHqEY/ZGTW0vBZrjmq+qRuMthJxJgqxOggjeHJiXOcVFHb
8niStiqVGeeW69CRoCRzUkP+V/A6T5+VtE0KT25Ohjrt2WeLImVkEVnOV+4RH8/zWdac0KkQ8X58
xkC9LJvm9hclCtfPCOZ5Jch5TTcaxe0VJUpfKK/aKOO98aUfgkHF3kmwNgZSY1rkX8sruDj0uQAN
0dapZZarIXFpm5fEzW3/t6QC2W/tkogFE3wg29j2DMfhC2JFUC9ZCwOLx+YdYLSJEEwTvYMTFsHc
+ZbNgvMx9QyOLNUkb1PxjpEUu08x2XeIK7TiZPIWKizunAlD+RXQl70U+XDcprtTk+mcNLtkLV7I
fJvxKZVoQwy+Er08GCW6YjJ5gGRTrKR+lFFzXAHLndKlcy4656uKDg0s5zKyDJM5GZsyaGHYfvDe
Idk/VnnpVwltaQ+iUxFyeGenG0UOyrn2Sh/ne8i08/b/SJaN8FDzhZBQphyyz9ggzWOsyTV9ZWOS
jHaLc5i3LmMo+sva3G7pmreNaRZSCoW358kQ5WcRQuGO+EvHeBnp/chwboyJXafFVd/croPLoCUx
BzmH2JEAfwEe7ecHWJUuuqb7vx8nN32PxFk/UMvSGlK7+IbCYdzg4MCtB8z/ucX3ePqcjGAP6Ake
lcjJtqSYbsOrDrdbCIq/VndsVu3uSYx4ZXQ0JH2PRmGIgasOuP1238S0zsKybtOW2Prpkz365bkt
kwcZ8Xh6i/BjwIJ3tLfi7xHrLt4UfSj1nbZrC8ajCqVSZOWLypgNrf/iUcbSOoImC+7BBLZnvo2K
d3FEZ1Ku4frG5XHj1sm8XkkwYUzOD/AZWb7Kt00PV+tE77VDfhAvWFTrS+pVj/SkEheGhn9HsAXo
TxQcdWvAaJOD3rSo41usOePyQu20BJCvrFkUxO30raU1KDECkYBo4Y+xPuWSpBgqf7qNe/BF4fdZ
+7JfS+cEC5VXWns/gQ3MXnNc6uraMs8cnV7zolxV6jlXMBn2sKlcC0tCCBR6+w+inKPH/7fkTvqH
cB/C2aitEMOpA1GSDyovfj9K/6KHsQHEXeLE0esiQQ2UCfZw+UYxxoU/RcJ0seUmi3kAspDguiOJ
lh+jURkVAgKqVxaus25lYV/GCm8pkaXGTGWT+eKT44wk9ohuy/fb/khBWcupoBp/vIcqDS1uoCt0
xbGn13UBrncOetZsYmEVsnZHHCwIRWSoreBBdSoHe7vqO9pm0bFwpptwKxLIKc9DfKOTqgx/VtSL
p7zQ83XzeCIC9f4n/yeNqwTwzQJjigrUC2tpmSkeOi9n7l15IyByqLvGMZo2PZH0vTP8sfAVrSCp
1vR1fIWcN/8nmq3QlwweORmqxhMFpK8s/2sKeEm4H+BL5FVRfG7OvpKa3jpHZ8wv9z/RLCnc6zZ1
DndKt62Qwwlg9QVx7dNRFnHXouEe7j29Td/wSprUDJf3uWwWdqgmxmh8cwyVEuSb7ErZgNIi4aSE
INrIINeuMe9BoJO0JTIJLLv0gym4HPHkFpj6HshXwVapwZ7X4q8ZhbkvzKHwwhzDXO3tfT5JZj14
GgBRtYcbMDU+kNbVuzMPioid9IkVnyrSHqnF6nT6nl1a4XBZRSIGXHnRRlkr/GTtD7sa895cWtBp
lWZf+fayQ4G5d0AlrqXcLAHsIsHUbWh3tFpmooh6m27tjEASA5Lynl7md3qet2Cb3hKaQ6K9gpSW
T6VW399iMJUjAv6pzy+FPc6ACN2u7Cmcq0IhvTYNrwZnEXkDSRkBmAZt317tPN+vmHPOmg2uC0br
2GUBVXn8SD1r/cAQyQwSdk9UPp1RWR9NTbwLUIH5nDY37ueImsN61Oodgnl8BUt58V53J1FEu9aI
QBd72TiY2T/8tkxXxJv4CBdGuU7SAbuALIHfmu5AHEA1ztugy3uZop8+RJ/oDQgMMnF1g1T3nWd7
1NFgWFEvTmIoe6Gbz5RWZJMqNicCgbkJzMxn3M5AwwWt6BbnTyBA+DiRTI+oT0h6jDf1IIEj2d4b
9jCrHC2Cqz4E6qfeEvnsFPKPO8wjk9U+gCUrrVYhrku4XX8qpDr4vvsW55FkRMg3rwyhx+KmyATu
HA1wlRU0WCSsgT0SuBJlTB6sW24yUkJXGGvzDcUEKESC76ibYx/B4rtibstW96op0K8YNIfVlesM
9ZxP67b49kq8OQRKn3khj2lxOoAexGXe0fkV9ngHQpNEciaJ0qZLEA5An4xaIkH5Aba6S6suo653
M/yaGbk1myH0WcfPuX9FNtK3LhBrlAxucbBQRo+DmJE7UDD2yz72RBfy8CrFJEWKg95i6x7FiGTH
9WIYZwVFrIa0zNw+xSxs62Quqa2C3G3Q6J2oVIjfclGXPSfsrQxeCEn4oIwrl+8D2jiwfprRTg2z
asW+PdBwfni6g6eAB5H8sGVh+SKua7w6qR3yQQVH4frazFcbtkb6XymEBFnUjspaBJ3O1cJF6Xao
UGdkjcDtUQuI41Tb0QRcMBmCAPPdKFT5LcvRj+irMVoST1vMAKIDtM5tT+6DNfyA4cUGIT0cRIma
O1cKNV0QX0YdquD+PNPhirNgScpZ0ZC8dDTGTYSSYaTDWMEDoMqoPriLnZCBijjcmlcodC4kZayF
WZRNeRKS9iwRRuA5aUidlY2Tga3uBeAfBQjdkzSeLk1Ei+odikqL1Qwm5Xz9OCzpPsUiO/hFZSKm
EL+rQhGIw89TdEe0ro08PZeSK6MTzktoLg6n5Kq3xpSTTlSxwMOTU/eteqYglqfcUC7SDsvQb8y+
gZ+VPgUhZPbSX8+v3iIVzxDAy267SBvL9vL412fctOkA1LoH2dm1smuXSswkfj1whmQeUhMEbuLv
EAJFNXh0sVeIRXeajhjsXaYnBOl0fP1xjDHtD8xJTwb1SLO4YxvHEchFOH66rBQCEIVuKc6v2XiG
L2G+mwxi4C5zv798oXX/a7S7027mDJw/1xz+5PWgFiaH2S6ORT6SBPaKSy2Jommy/B3PhHGmJGk6
WxWVH8yLGaLjBKzYSdIyuvZ8mdMbZyb+ZQqPqFNtcIy7qPEAu6KwhTz3DnS6y+a+82onM4bEhvur
Cioea5TjJODBV2UNRphJORVzuIwXjOeZnrv6Gb6a5K/CnMB5vY1tF6a0p+1xo1C7PqGDGgk4XsU4
drGKI8pFIMUhiFJDxujj4gJyGW43HlYcHI+Q4VgL12b6uRPb01u9fxGJ9K8oOlSYkrhOzQWyKCHU
QZXV+AccfFVAiOpM+918lbvmdiIqWaOuyiPritrAKhRbp9WvHtqa5bxxzSJ3qeBSiMorE5rDZN9D
6AxXce3hL4zdJ1NUBpEMCJdq8ZrOeywArF9f4e8XVyzGiEwXi/JTgV3lJRfkwrzjYnSpT4txdZyt
O6IqUSyf0Yi9hLMj8hVth3U4D9uovYtcs2+iIfJsXi3F8l5BlyQDTYbDWVS3qTYs743jyFKfbFF7
rip3G5RzR1BXBdKGimhwkWR0spHSi9GO4j9v6iwI48sjljbabCsmbtm5JNzy4R/v+3ta4WmN0RVY
9gbLdMC5HZT0F+K8jb07fPECh3LG/ueUDAJAbKMA8EL5Fj4+CK45IU9q20hCOCrKtn0zNVOLaaTJ
tS2srxrJfqRr7zQZZm+11dDcFvwfwQhoV6Blb/64ngMXv/gjBjHIhOoL7hyuJJEknSFLSTkzQ9AV
5E9TYDPqbgwPvmbi0Ag7rrD+EvfP/8w7GVUaYJbtohT015PV3TSMUzkMuzdcd2J6zt9bWeJqPLsN
YAtqVrBAc+m98u/epEgmh1LiIVNtUj6NGaPhFnkeOBS0RuFI0gjjPFlJJWE0EpMxwMYGSZ5csnC7
qE5PG4Sp8YXCeZRigx29lOOEPSsw/+PVGy4Lj8VRvQYdGdPxqXRpMndhfM+lH6q+qls0TJm9FKho
CJJS3KdqUqWCkdGquvghYKmfeW/r2eRfbyEF+V3xKUYn1NIi3+74Ne5ZmkRZzBpCs+sah41UJlSn
jaXc+xcnk2+kiefYFjHEVqjRISBN9lrhbP3ncmbQr2JWD+EWTKlO+gFlquHEvvMOhplCJRUyv4s6
4shiWjOXams2bBMADBoxmCkcygRM3xnfNb5JJMmz1a/AXKz66xITkd/CkSVbEG/eh1tjPW7au2M6
+//pyHEi2P4g6ysG/DNPMEGKrPpJ5R04FvqGWXdrCnvplrJGhGM11KCaOndy/LIYIE1TXIvx/hem
/XfIf8nY5FW1+u9gpotwR1aoXHEw5g4bYYpTyP+7FlsgmDGnmcadln5zS2Z3+zgUHMAusT26k1O4
+n6YDZMm2b3GJXZpbH0kKbifI36XrpcMTtZ2Wr6M1m6GRdzuEkoJnT3Wpj5XMijWhdUT4BrJcJF+
ePSjbJOoLr8BUHI4mVNSCOsb5Tu8PeBYNB2fWt0vvGtY9HYO1LOE2IgtBH/qO5lSgrKTE3z4cHFy
PDlUSo9fzxQPnJUzdA98yyPG5H2prrzNgkZ9CymFcAVafYfvDpAWWr2yEcMFzDXoF3ki/JlDrHGA
GME/e0dG7S7pyJQWKpptsjyNiky6lZzf6teJoDOXAhnAo0A1HtPA8I1aQRDJZzw6e60cGGMtoXn9
xqrTUE0c1/6mniAMkRxPpn34FRGHheRwGoiSkS0DoHc3PR6eg700CVhVe7s+ReEVQMzWc7PKOEzn
VUKkqq9eBRdC1VrZQSh37CpBPZ/1rs7UsnwAWDKHQGSp88UYCQWUjTQKGcwhu30Z5lPKt28tu2IL
Ropm9glhQufBPBspZZWSCd5pMUZRW0VNUZjtvfbyz1Xj/23DRRzQ0J3c+RTiQVob7SXumJOq9wGw
IRLBZ3OCBecmMV/47bb34F4Nu2TWhVmtdMiqpREa9kKarK5VCsHZUdg34+pV4YHCw84xe/zfivw6
WYAjMH3YZ7vkr5x6Hm2eFrZ3isi3EuXV/Q6eqTSdpygK2D60ZkpFm4ARs8nqoNDdvFf/WYbwqUzN
rUtHrsxeX11jg9oB9HAEZTNjHt1Ct8nPuswKsI1GMF6Bzc2l7ap3Ho7GX3WGrgvzcSaDGWj/Jffl
ccEgwZwoTgIYyseyM5sY43d1DgLmjXQQG2TiYFa2RbpPryugT+kDiDwlubhTIrgLRZGVomxNyyy9
NSdNkLUiTm1N6RRAknwM3IunSi04sKz2mRQvwRTYNTUX9nymVEiyqCG/Jq58zTeOf/VbdYaPdyoy
o+4Pl3kt+gQW+4U3kK5tbqHmr9edPpmf/uaRwSoQn0QPsej59Nw3jip/f+WQ3nsMLxaP6D6xGmGb
kN5CaGBPG9t21ZWv3l7qs7tOUocZKi4q0QxuChr7UoSBlHlGvZ3hPHdvh1YhkolqEZWjfQIOE2yo
V3xXIqHP+RIsu469CfydaeAhVt2pMzwuSpRLZyWSAc26LcXH05zNQglDH/XWrhlrHrinxsl/49Pq
HSwtCbj03/GRigGDf8eS830XtCmeIZmFZYeeWXty3c2KV+IyOnXk7CASSuj/vB3Vav0mII1mmCTd
unZfHLJ6eIjnzKegcTff3oAo8wJL920AQwNsnyW2cxmObXmyn+3ug1v6UUd5WmrkEmZM872Nsi9A
9yOtxIGK8tb3Im0sGkBggYr+TKW/T6ka29joY6W0Qv6GFwlVcYRJsp+9MmN7oiXa2SuW+il07F2q
HuvvDKG6fXhjIvW+etrK9uXTcEas9ExoOeXfl94y9BGRzLIf5AoGphQhk6X0V9Nkiofx0HaannXQ
ckhJ2t19vpjCzyyBih8rXl8+pwmMe6arjCMCm33JrsmkvjCMgUN0zJB89i2ThUzHNsueH9xauxhS
YsL9hCTi1QD6MDQZh7qom34fcUUjl+RBXeVqlzkXc7a0IV0sZc+ET9+nw4Y9HenSRdIkC1tIC6nw
oQ6GKLrCVZ+QORcyxTLTPshe9WTQeO8Acjdpbt5kQiXuoXxbVImq5NWroBabYzF+ORpuvvoGc6bz
+xpUJtABmLubCeRKdnk9mAPBvRYINcoMP6nklDN//5WPt1mM180qGxITq/IOAPhEBA6pDgSmaE72
0Zv7tWjNSHPBwr7wrYHdQ2N5IS55Qh6gFTgkx8B4JxjsUH2G/eCI2MO2ER4RGQDo8IbXuI3sOiLn
qR2SIkq+irBlnIvraql848ykeSXPKiNmr91P/cmb1yhHHNA6KGNqTjAnRu9BHG1YoAdEJ5SEnNBa
mAaN68egx3ZTzaW3KFczMXSKBoMpuiE0UzMCEkO01E2YSRncmoQeoPVL8K70kSohucSbyUyDq6KZ
aAF2MSKsAOu2/84/+V2dp15alscnYSttJZAQhjh9rZXOd6J/G+unjP3Ka2oVxupIj0aJjytTeXIG
4h7h0hQBiyUGvRGmC8RxY4tDUZ4Uu4ggsjFNbvwLS43/onf19FW6d71/qH6IlHNzUzBrIBVKy4/1
XpvoJl9OBCDIsMIK0q+OgCdQ7C3aTzJjcDmghzz6nNZodAVmToEKyybsQ/ap1DXygZ4I+ErVCjPp
4+R9UDZqO48wablsjrx3vpUs5VSSg5bP3h/f3JAqu98qklF4fJR+wB00A9uEFcJpV6vgXBNySAyZ
K7DPCtuApGWFTsHOB8mq0PyO8oA7WghV/vuqIidPyVVRvLzEMqdCZlx/9O6vp88M8IqSZd4Exkcv
DxRsqSXZ29wTdgRglpS3aPBGqyuElNWzucVFc2C47mhM+/S7q+S1pLQJIVMfyk6xUDsGGv4xn6Vs
8dlghDo93q7pKCdEA6aWRYwIhB5es6sz/21jQ4RliIcr9hK3CTGRlYBmDPUDDoNhHBrjmOySlr48
PWx2cDVjnLcYsEJdBrATHKGzCrpSCM4fGOutUsLLHbZCq8LdohEUQZs0ya6UcIyTBNesvaEyQH8Z
T2e9NkUiFFEHN0qRtE4eSF7rC39tc/p/D3ls16Dfd2RwDCWQOkzu3xnWTzs71lYOFZCMw3eS9PKB
CU5q/BQzNFQRai5QfAWb651hiZi+nZWCXE9MDlid+ovORzxt1fSwIYhmPpaj8nEhBZIWUAzQxHOU
mBTQBJhrLrgLB4Nw+xb2Szopm/EGbXn5vgSskBAA/S3uibmQuRLHDRgrx9Xe6JuDk/8hUtbF3RIG
wpBqDNs5FRXDj+4xNaFDt3KrixqOIR7AMXX3ayrqqMxn1UUljTJGoMAT0cIcFVdbNNb0Epm6Cfdr
lY1hS3oTKhxMwe0B00MHwviJZ2HhfagxdmoT4tV3Plo6G/3N+/CUlQ1OSAChmQ5lcwTFWdpY+6Lg
GV9XjH2pFkiBf/Aw7JvHDvWJ0uVlNBi8MinirATLclcD+ZBeWI+9Pu8BAjy8Z9wRWNbHy9C2Oldj
kGE3XFNfr04GYZw+/ajYlo6Xo+Ydyk7Tvtrg2kh0mlJ3NB2Tv8hiqVmTqp/FoM28DfcRHn+/mnv9
eZF2gmu5cf0GsdMn36jEA5UID3lGFkyI6eYHbVeJUwDVXgSUvqRvTWwD7k8ULqnFC6GB3OgpSlaQ
J0zOetam+AbZQq9+XEpDRkMaqnqXlX4jyHb1FwItMaewuDfO1sM//x7bZYFU0SwPtIywDW8Mz8QX
TpqOGtbBj2Xew4RK6jQFD65GCOkAawv+lVRAmsyWE72N4giggSrp31gcs+LjoAM0DYUEfd2MeLIg
pVU1VNUSmrtscG0+7zQE58rhWTPcB+ZEOEDIRhemmN2Cp75yBg1Yjl4kWnsi5KgoT+eYOhtnkl4o
vnVMs6ZsYOa+PajhxkRdBismZvH3ibS0VjT33fiWTQB0lgQee0xHv5BEplyR9YH6VN1mgcr7g1uc
8mDHMw6YxvA6fCflK2UVZ+GbofuIF4CM6cDkI5KKlSaA0Z9wUHbtHGb5D/JYGqxW1Jlh5tPF7OVl
8jkB5qIbBqyB0LGHDcQxA7aQOk8AvvM7OIJ8TaNkke0wwQpWWeyyiwLSQ3kVtCdahWtBfesIBkCC
THrPen5rVpvKjIv4wYNthoHN+Gbu8HmfWNfv509znlHg3Q9zCfA8rWCMz0TaZTrwWZgz4dfy4kxL
22z9Bp4erNWTGm+x4ElPq0VA8SMrHZB2/g5XCmQHAgre4uYuIrNXLEjZ1NZ2lGNrfVWrWHmFBqYL
YUSd6A3WD/IHkreY8OqGT0RFH9MQsiz1g05iuyAmPS7AE0MrzIDHWZzltGg5M35xvbFMA37QcYey
epukUOFGZTSD4juaHUxDwQ4BjLIQLwq3Zjn5fHZkzjcUYhllwu7suv0g2IY6SyYDs8Fje/HX/xDg
MYSC3vBAroLC0LdBG7HfXYzGvZnPpQN1ca/M0821amAZG8jm6jjCqtL2NUlKxAtP4wc5XqNzX5BP
lyotzRrOjTqU3Kk/+3XhZs6Yvn8L4WT9nptAV4OO5SYsV1CsQlehrcp/tuLl2VNk5qbCUD+xPa9y
pyS3+MGUQ1oTIU4KdY9qv0Lk3HdWGQwRP5MpOlTQK9BVVqPzEUW1UFp2Fn4AsNDJcP5rDRWg/2Aw
emcFQlSjsPz0dJFzQ/tBYTlbhNOUj66HlEnTlif5+Qvr6sJj1ZdNk6e9q31w3qt/uAqks8J/eItW
r8BP+TGosBuqqdiqLRFI75MLQEBr3GeGRI8VzKVhYO5j6mgOmaUaAsJeqtJh6s4F63i0cwgiyVU4
/32L34X0DEl9QuDPt/Cn8x4R1tSFrbqKr74nlN2bEn01l62h4qfwUEGkIGJ0DZiS5QTolTWej5rV
Bmztd3UswBWZVZBerMuMv/RWlhZmlTgqbtbD4Il1YAistrHEvJizPUcwNrXGdRTQQ/Q8WdoARmSD
2/zQ9UC0kE3q3Hp5srMSS16Om32cm+xKuk6/zh0zVsEvgzyLPaTS+iKmNQ+N3kNZfoeY/TZHxk3b
OGAHumbWtQQ4dFAKdq/4eH7YjQ6u9MDbiADhTgvERvuxd5x1pm4oh+kNIWTXnAmPdWfblehADEIr
2xJCK/3ywL++EBTvcpx/qfJ5mSuuI3fOZq9MJXI2oHyDNLSN4Vly+FQnSid5/bg5xrAAKCVrUdCZ
DOT7jof+Zvd+7DG90Z6X8bLBJRV3mcmrFzXqWglpzCObrOJuobOcPEB13ytAQFqu/+aa9eoeFOvw
/UezVpTn1JhiZ5zUFZuQ+bMClUsIeb643f+8ohGegORidQ9917CbH60HiO2dng8HiiGe9ZMYAL7c
LRvDMSoX/73gNyOhK3saNWvN7U+OAADz0tg7DkrAeW+lAGbiYqJIh00CT61/fLKb9P/HierHX+MO
v7Sdedee2EKVACKoderV/1vcWXKraDkEfWDcET2d63Y+3NdNDTt0gDUNL7gnxbK1Gzrofwav5beH
Z11iTvzzkcbOaJzGd4QaISQp/dqr8xp2uSvGgyEqromAkoy3JLzmZLMdyofr0tDIrsKq7HIhgFKa
HJSo5Qo0rdLBLpmGBeuQErZTrN/1ikxte+1PruEVxvKVlvyQ6F/2fyMcTYq7Ih1et4UerwKBrJfp
RB6w5+WteUFoXIbCyDubuQdy/LmNJdzv5zs6T4XkJViU6CM6kojjSHtHy/otbpfWXI04lD/aCmdU
4F5naY22JcdXgTyd2e6Ea3ZIhf5Uj2+uLxrAdxpC4p5CX8AiSaEs1BNuAWnBmj/ro905DAHWCRSO
+TTsac+hSjtgti2pAhYUvKUeaEM75VIbMoQTTcLlF3BbwBcnaJkFtE7jcj/H6yH6dDbpNL7y6bwd
UW03sT9imMBb6ghLFv2PXiP7e1CxJIm+EDf+y02D/tPcusCKbirxf416iG7+/Y5TdvgdgPsuJDhY
ISsbcDunlk60lAQKqDd4RVi9fUfbdgGws8vnyiJ7sWf6BC+ar4G82cbos7nV+/TXmul/2vJ4o0Ck
c7/jvmix5ks2p+iwlJj0iVretHQMmeZtIWnAhIEsNQw2Pr8+PBhCBtDSY+c8YD+JVA29JUib7Uo2
j5YzVCrL1r3oWY8qIHbS00dOQSxy0fBdPDHsv5UuDbIp675ndPzM8IVONPuBIGWOyCrt4ZGdmsRK
KZUBjoyJd/wr6stNWU9zS32SoZeEPcjzTObiVCaAEHExs6i4Z16mHrLYE4rujnmbP2xCri36gffc
OO8dcoAqsOoxRNJvikGj94p+ivk39XQv/78VCdqgx9umY9rXjiUt3NxFq7HWGA94nWJr2ggQLX6V
nJW5FboBvbPKeQD8zVcsRAEXaDyZp1MgmKv99m4zP1Ekmp52011EQ53FqkuR5jbdfn1tIbai8dSj
WRloJMAXTz72YDmF/+MEnylJsFaY0TL/kycPvBy3lS23DltmKZgPJxB90pX4eYhJiv7VkIZrkDgw
GEjCID/4bwCLdCy/1pPdk4btu4/nxxLpIjjHUrLFkY5UwEVUEy8ya2PCW3ODhwZmOc6XTxBp+kBC
WJ+xLe9ygFMHaWrZCArFz02/Auj++O9T5vLfZbtP4VxoT3/3Tf7Ql8rj537mFxm9S6dG+sedIn+G
jk3Wa3+cG+Jn/LBMpmCY7iblAA6pCA/M+CSo0oGdXspFY03FnyxcTme0dWqWvMiRjbi/Q7HU6fkD
mQPyxAMZiELQmQcRZF35qEQE6y8dyj7eV/juAhN/xLINIhtTzdTWteaZ7H/m4SodJmPHywor8LKM
DOd2urcWLngFUjZnJi4uuVkAbvceVORFEktbkM4QHXTei+wiOGMmFlxZKZvbXiUaTRhD4r3bAzwF
iyrio0Uxx4o3K+ud550PXR7/Kkagyt5EQ3OGFL7f/QCaSxTvZl1VIBBPwXPwHBCz3L7SU1zcDdLY
v3QneCPHgjFZxcCpvjX1FkIRPYzcYexaSmRGDe9E7kW/6bVYbGQQtkxk1C/ZM0KSHDRz9mz5OBgh
fxN7U7BUCl+HCfjmyqEjQEAG5bE8cC8dNjHO8FQ4Hxb0VM1POiay8Hpvk3I8ec/jrebvBjFDonN/
UxKPcCoWDwVPk5O1m69rlmc3E7PT8ilZw+vDkmMuH4r7H9ARRfZ65bJk8s5weSlryVdtVZcSspy5
FEpnD2OdrwysKXg/8uOPbYm/4W2aISP8yOAcX2UBwI4l89ZN6ODatvYFh64SPm3vwJ04X7BjY+BN
is/N0j/mWn7hxcRVs7Rkzf935kT9mijF43GLNiBcnpCY7jXMMseqB1eefFkyGn56AHNRN1nnNZEM
8MJF2bWhiwCUx8fnqlBHEnAMhxlRO2f8JGr+RtI02e3q2Km3eaYmqdkAkL9Ag0rXJ6MCz8+N94Bx
v/4iHGYPg6o71oY68P/Jp3SSy+B5nVbWvLuaYVwtYAPc2IzfLrc0jC/G383s7aa8f6++HZuSv9LX
gwigJRAQbfUNMT6jBYMeFPoXoKuV3gHZWzp21ac5lcW2pXPIGKdUSm1AplkbzepcgbEq4iUrCJbc
311RIYj+nJTSMBlEr2lIHDIUD/rxCBJD7adIW17H2PHaduOrNN7GsvTdLzgkpOxJasf3Wo1a4vb8
10pIonshLCBbjxBRPvDSvX52PlztFqyItfgDRMcDdfa1oe0eBltomqqQp4+zv9yyKt2EjkvnBfGe
stywDhbvDuQ6sLRhxk+o6u1WfAVtwDMVUg62OpYaNF7Ro6RZtMg8v63o96HlI1d5gtX84ZpHPDVx
YI89wafSsh/lLGf2tlT8ei6y8x0IbhNLuiFwuybz+0LA3sU0m6Uw2JbKIfr0U+qsSOES6J+Nwsrc
cqv3cMIydBLKApt3b/TvcIaON1l28tvw8JxZdTvs8DYN5NhuWpxu89GMNZAfrrk0kZuIIyDBbVId
uvzxGR2jnC/wf/qpnVbGlnkpKXAicxibgMrOX24ExmlmD7FI7EWNLfCWysQvH7N5MoH8dUHlngza
ZWiyqcz8EVsjOzPmDyM45dkgRqFwE87RC3kULtAZjHfFZyWbhoBOn+Rh79kXhRIWw606zWkbochh
3u9ujtKBxylAS80r0Xg3qr7osESFWte4pCek2977n0NHTB4SLtxHB0b51LjyjEYERXeRpf1I8qF2
Q4LOScgqadXeyylY/98p1UgHFJuTD5+O+BZeZe8f43kyuCUdutmlu8ydW9ewfLF1qW8gxM+K7hIk
L1HNbbJ4uVQ1+Tv5D8iOb6X8+667bzXVuppP/kXCifNiijkVHW2KuwY7OaIjkUewiFIv6c2dnhAo
IXYspFeAEMVhsdq9spcOBIKWkF41gXsLK1CXtKz+8FdhqLWhtDtyNk6TjjD/IVEZwwXxqQ6vkRN3
kg6bp61x/wM5Fn4/+XGYXn7fu0CZ6/cI7LbKvvfo/MjjBWVAJN42U0jC4mGX5Aq+Gt104nZ4edid
VrmIkbi5zoXgmpgfRyzaDkVnI+hbVKBsAoeZ2sCcosCFUtCb3Zc/XmzZmX0UipRnuQprvldiAaUn
L6TegQPNLKM+ub8P3uuKY2udGDXp1i15BmMyUD+ZMlS2sl0+5fHPRWIUYrw2wvpEcZ1pYhVCmPrI
Ox6oDiDiEe6ov0+muI7sf07rTk5IZ2xswgAI6I/mWS6AdA/xS9X+Q7ty0BJKtUgVxVQ+R6bocD2b
Nb+3JbJeDXl79wUuaLndE8gETm/IRzcleRecBeHZRI1F5xeqfS8W6mhAxNb/7ExjLuB9eG5P4Iq0
y16nkXwLca/grGI0qxjCxuO5NNYKACgnS36093laNxtTf+HQYX0MsM8iJeHybiIyO5tSluz0dVGc
rwiQHQRwMhMvhQRvIhVqvf/vBKChoEw8MZsGdQDMT9KN+nV7COSea6TcQWOMjK7E2zP17AQgpnvV
JwnrsX/VZYe54NVhq31y8EOVa1PShTELKaX3B1UdaqTv3i4n9/okobAvI7gnYxAUACcSLEQtO2XB
iITJaPFs/2bLlgWMLqVZGtXdBve1d+mCLJBzZ31a6zMnd5M3hr2tOVg+f7/NGaGolzsjI1F8XUxM
ksUwE9bVUfiIKo6AMaGZR0t0QwRRM5HfE1m1dpLiOoUfAVS9Ajffhj31ZrO7NgqSUUTKzmE8h0vB
+NZkGx7lV3cLNHU7O8qxXmZSlnv6WB4w2dY/pYczzNQ7JyyXXFPtK010R5pvzIuFjbRqRJqmAo9c
MvFi67hJECO+gglX8GG0+iZq+KGf1pVmWhqAdSHy072WmQO+iFmYTg3OqvHAGztV0g3SpjueZUjj
ciK+ZeirYnYupZHd5ivt2Ol0eVH/0Ek0AAXbkFQhytcnIsbLwNhvJh1mlXxhJvI9a8oWFuEApBJR
VGCR2e+vPcAPTRVtkohxye88f/ay5WKK949D8xl2CP9qlTbtPDLZUJw8IX3PESfOigPYaPPAxolU
tforJ11URWXSAG3WMdFJqoKQcBAWsvcPie1rCBLwmyWYac37RGxdMFB8vGeTRTDB8o+q/GMhpsDf
sAV5c+vjyd8IFpdt1HyxxnLt+1vBKFS//9QEA6FMQ1Y/xhh0tioyPJp+MbEmGyqauGwR91SeXnKA
EmDfF1O0tWJtpZRhonxpCVZqdI+dkQ2MzoHKfQlh8IRph61HAjcgq1hwYXcJ6tBwdKjBaAShHr6k
Oj4/MXKD/aVx1P37TwK31r9yek0JUxMDTliGZ8dCqbx7ldaulAbljqGyPA2RFSVdbe6o24yT7non
fZKWrOFHT3AHIcmmqEPjKFNBBUg5qXvkltCYLp/7mbae/cdmKqedKx/S5PzU0B6c3kdIlJMaAkOO
tz5d8Q99LLnjTZgcw/LvhaTLyUAIP0n7ajYRkqKoRS6GIcy+I57lWRMMjbAd1vqbAdn5K+uOi0Nw
jQlL/0iMmUkvOP0cilaRfX49ZUQBf30GG7V8wfH6sr1M+HiInp/zOE4XkT4al6n1/2VSY1CkaXvn
GQQaA/CwrM0kTSxjggZyB/HV58wD72hXhVRPhAMoVG29UBLR6ZS90eBS6+21Q7Xj4KQTVzjLXXcT
hwOXJFiX1eYci8duMjimN60G8XI56BETFnbKoSo9ARqGvFu59Y4zAKe3iBZyR/5biTd3M66+Qx/A
7Op+ZWgb65cjSIrwnIufK50s0chMCyPmZZsORCpfoIcvE5OW57IHWOjypFSpBTlyl5sEMoP2GsMT
7Cuay2Ei+OTE2uhb+P5UW8mVooBjKZQcn+1Uoc77zxyhLxI0gtxLrsqqMwgDzBjx42JrBIkSJC2s
r8flM/4XoFFKMmKVwChLIIs2AKILgDzVXc4JCWjGuVXqLL/QXbE02t5uVIixGsZxkBbsaLdn1gwl
mT+Oh3lOXRzOkkY/kIUUbhc0e9IyBN9OgsrekAq+6659PGQvv3890Vqw8cfX+B0JAiUqMXmkBjTB
WmV8kO+TeApqL7U08BU7eihACf+4datYPmZcv0EuvEZoRM8KMf/QUr9/+gtithDYrXK+S4oaDbVe
yEizM+QGoXW7JNdkhzlYjWzPLnrBdSEVqf55jymuSZs9p3/Fp8337mg5CgbTfV1hdbT2YYqpevDi
IyZmIdVGCURCOCdRySrYrMZr8EuEUO2wb+S0a+Gguuo6cpcQ4/xDo99y1kDv1qyFuB6Ze3oQIhQM
NkeDkP/HKOVtPaaeTecX0N48V8JgDvqIc7AD6JsARMr8u+pJwG2odyAifz5+Tk8OX2hLMg7r0qRZ
FrkhPjG3R4G7CuD+GAkjeXk/ozPAHmLL0FGaMD8W6vRapO/i88gvCGoD1ujNQ6/k2JmCxMdg/naa
iP9PmmaAgZxpjN5HE6Sgfv03FZTh0td49WiE4ffRadkYnhDi/3p2D34s9EQRf8d3ntsyIT/QyyLi
muW3ux1HeKzJbjg+cEAZNaJ5UD1Oq3Ks4N3n7bqdHTcPXec/pJ/2zQj6XRMYSHjCxQ+LfmszthnT
N3O3O9kWyMG4DhvrwV0BhLHjk+flgqhccz2rOtpWtLrfFZTDm9S2uI6wPCzK6JgoaG+dQhokiFVP
3aI/3th2khF+ywYDQO29CZ6stdrp9MFRFigbW2xBS832Ba8/iJTE/ZL+0yS3fcbgV0zDKTiyFn9d
kWCkmP9Z3bGcx4xHZlB7cV1MtX1CFlhCtOK70zoLjkmhCpS1fMxpbEkNA+hLkEEwLmB4tsPiMEzF
M49CDOhsEiRvriJ+iw3mj7zocL9XNYUDxwcCgMENnM6mo6qWJcR0sHEO6ANZvt1MJ9w0/kpqa5Ei
aGUaZfewzVcykXVNk8ZaRXvOMMpnHb3O74nzfYGu0vS2D1GuN+aLaLBd0S3hF3ntEsMiV+hyn4qx
yVxF75WrMmPAQ+L1Ricrz7GE0NvuuIwLWh09IOoMo+c8bf2SMfeEKlkiSHqzPlYgWlotap2ox794
GxaXgEAh11yvhIwK38Lg2pALyh6GNXM2O3FcHijeviUklelCG1WYo2NsDOjGYoUFFjfAabsldggU
om/2EHWFy7Df4dZJcdenYHazJ+7aMgjCLR1x3HlGOXQAGsNE8KC9QCOb+YkTrl4ERbs1jPdvrb0z
MrTkOqWf/rNyI6i9rgtbW5quKFhKfIQD5fwXTymiGTbH9KMuFYhEPI0f0CU2kDr47EKItYw16s/k
z+OiPM87BXAPwJpxCn08owJqw5YmX2Lv3Yhq5gDEhnVKtkhzVAvo2VHtIxreJQxRkiXj0SxL785t
B7Wg5gUmjId7FNwI/A3SGna2Lxs7kuu2JCNwutHboIHtPjj+XT2kH24GmXvYBuR0NNOP5DcU4Fda
eDKOXVz/iunP4YjC7fURQ14UmaGw4z17ECAgKmUACNasis/O5M6W+OEP1FN3kcByTUIhdgmK6QO1
eRjTBlqy75/gs2Xg89pVa7VgsmcE126xpmMyCWu8G8iAgaS4rne2mvi7Kp9TJVdU/WgYaDvPF7OR
vz/tWyIEMPHyEgxxrrNzRh1/V9XiJh8IFnVFgMZRYX56c6RnnoAMQTYfVVEJ2U/mzMOHgAJnHdgY
LIAI/zqjdWMYyaJaiT3xeAVE9IpwWOwQNHIa+rh4s661PIq9x0Q1oBdxQBNyXWyuTP1ArjtOQIDb
cStCkI57hMFtdyOnpgaax4XtUB5qU1CrtdrLMV0iFGe/71D52uYvcZv7SDoKmoTiVGuJJ4YfnA6g
UsHDWy00q8U+p6F6kitf3FlhCLtnKD1p0INitxpQU3NPFiU+/QULC1zOyfAm4DaItgI/zkMBFmpW
iNdQ8QHth5RIfP1OlsN3Yt/kaLeR7Xbg4O1RuDgrSoZe+okux26k5NtUDbC+bIY2b2yjcGkPhFtd
Zpr/3d/CETorEwMjUqB7E83rNULgxorcZ6GiuiZUkpvEtLCkvJy2AWT+unoSD5Ak15Uec2dK3hYZ
gzdaS2XpBvxRfgM98IbMzL43Us26SDGuMnLmYpjD5g9pCmsVquW1QNTpxpSudQYrTgJ2vtcH/fOn
1U4CuRh5vuvHVbgQZI4p+bJRtYONPVtY69clgdlAQAN7amHGGbJbc+asN7gOh8nyiw/QwO/EqpFP
WST2bNfefE7ne3nTvLIRsZUxxCRAKHfmoDH3d5E/HHASwEYEhMS7xuvly+AiR8KaJIX8qOoBlHCt
DJn6gX5zREf/Ldx6Ck4j2TRu0j5db9wd7N9qWD0i4AtZxfoCO16yNQ3O49HpBssXhVJYBhWXYJeb
8pNxBAlTYuPyFXIXBC6kHCDxsT1CAQc2y5svbHdAKOsU73EWCmRQoawVgUyNpbLaP7I4I9GF7EWL
wJJZxF7lu8VsoeuObx+mjXwEMpzGD90lWllaEojU674LLdzLFs0f2zpKs+XjT8knsKw2h2K3z3s1
6SnAxZHdKazs4Np6aUFcUjvGI5stqVyJEfaZgrABdW8bfFFjj/7GIc3UmSXQT8DFuOwPAxTjKzI8
Ad5qnQlIu/L/NPGltySGZwyiWgoCUe0XLvkOnbDbuXpRbxH7FRGBIGPVAWfdW59T+Rl1BaBsC9rL
5rVQnE6PX/Vq5zD8zM1BeU80/xSFEKbn0osz7QgCCBUOqVsONzKwt+igfK8Fi/NRG6NNpFbNuR4t
rrBb3GWhetyg6RqLDNvbkWi+sxeMVIFCOb2RHiSrYoxYT6gWh9o0AAE7xbiKuVrVCYM9JytaXv1q
PrxSR/CDIx3QHuG3+Kbkioz36j5r3lnifeW3oDI9r2aLdQjVU4KfInC3uQEyOt1ukRw9eNja3ywZ
OCwiwijOBm2uu//RlL8VI7CFRo+meWokrsHUrE6k4DMk7CDzTwYJSRVD9t1C7tdI8w9pa6rAWgXi
o3Np9RSE7d3ueLMyMMN3aI+V6THCRr3+Lff8gkW+bFHoJSr4diMeQyYE5GHg0L4RNi6cLcDeNC1V
lRZX8J85NjHZzQSYeB2KalUOUDjQLtY4UNGKq42Rmr/QT8vDqj23k4gW1j51KBD7zSIkRPG3H9ch
mIThVg+350Swl7UmNvDx0vzPKk9JRPrP5VHJqZHOvve7HlADlQ/tDmMNNsrp7iNTcvNtYDTGcLrm
Uo98ZvAhvdGbPRqeDLUjjjGpclEA49VoZMED9JQcWF7mvt44FPzNz6XD302Z3mxskF2Go57bTZY+
yXdxhEAVHP7NqrlE137Qld5jJdoniljvmQEZCyov9NWR6Nd0vfFgWdqpJ108kgwHl4oahvh2MJSK
QexHJNu5XC5SrkgBJTsxkh8rrzQrdbucWNr7UIX673feidDUH9/a+IHTOt5zmKLcOOrvSRMKUc3r
0nlNF7uxY6to+wJSHZySqC32D4CpfM1LuKWKciz0zOXNGaP6U01vOcjnzW69R1aCf0NXFsrFKFOE
dOA1fdcxheroCqcoAdeaVFtEM719M6hDBNNaAwU/vaxBhghnPvhjApZlrbcqMjdz4gwAVz5NDRI5
QpgqxygxQ7JIKgoxCmr4LbkN6rgjt+AT0NNk/pLGmNcLWkddlyiHo4VR9NE+VnzuCUNdiAeFaaE1
mPojGLdUtFKg2PzZbJjuYFLWqVSMfyJnUnaLJU9RRLrxmeJ5Q+CfqNRe4XSIC6iSr/WQVgE1v63g
ADO5+uIo/iTVt6G8UYpHS+DWnpfqCHi9TYBnTggJHBTn8Wza6D5nfdy7wDc3areV9PAfDMxmG5t5
MOof3Reb1jPSUcsxuiIH2Dl10K6e5+YOAYcaMYPhQ8ETbYQFj7xvHeaxe4eYAlvB1Br+OwRqk/nI
G6TvG5TD1EzR7kKshQZdaD5yJfBpxwxeo2xEOayd1plmnsZ6PIl/X2Ga2mtI0R0SyOnHzQIvWypH
7USDI5UavgKJFOCg5naumckHI0TSOgV2wRRmHHQqDP9wr457QMivghfDccisp69dE6WNZxPz4g8r
wmiYRubVPGgbls1QH38RfLEkdrw410oSYPwohqotl6lfJeCHRu1DXVD8zy1wqBQpyxFGv4X9K7v5
9xHx8botBur61jmpKtqSfrUKUJW9cGxdWyTZHynpTzOdsX1h09iwt/51hHoytetPLuyfWeUT2HGo
aKeiyrN1U21VQrww5TS5TKz97dBWH4P95x9KLyjuRwnyuN3+VyEF17XFG8Iu1MCT73q4yuHWfQG+
PGKxEclRuzVTRPvycVUdtVrt/tygb8GTag9lmX/FJWclVWkPWrCVsGGMR+fvXIapOCH+uhLV1rK0
ab1UwngFNZFl7VosMPeksBouD9rM8IPVDap/TKJY2VxEsuAGwad/LVWXo8dsbZVrHliP5sYJaoHg
oZ2FjW/supixM95z2Pw72ioD5TVgODWmepG/4pFG8itQ3WLF2BCGLVUPNzaeSgFMbS8EAw/Xoc5z
ON0ZeIsh++vxAF5hpkHNHQjgwK0FSIf2/oZg8trloxST31Am7ve5spm06WPbVRSKsVywH3pliLaj
qOaxBxytt4NDFQ/nxqXMiEft9kgWhpV5DLqQ4oKNx1tomk9kzry/ljLo/7RT4l0PCeZGTfcYGxJQ
sc2nSIOE7NVgJTLcQO1Qmjs1aBhS4Guru4T9LfuPgS83Y9TbTahpnSBFJ2TEx+XWlk1uB/cFJRyI
9zliGdT0BatOGpitDt2tClJUHoMoLNa5LGw5pGKxXdWK+X7Evf5e8W6KrOUCzjPPes+zmKtVudlp
P6A2lzqIc87IzR3L1DH82g8l4+aSQb3x9h3Tnz7aJIStQ5obBLIo/clLx+nxsQgKqqr0RXuFCWLE
7R97D/ps1UkbVQbsTxQA0p1QhlJaTJx/kgjmilBqtRPUarXhOYs6dcCpMtF1kJILfaI4uG37c9fd
UZDta9cBGqtBN5AYBZHJo8gTfYbbaE8niunJ/68VY3teNi/gmqHQs8HHdNvA+2sUVVP2dHWpKgqB
2ozUfCYQf+LiPtwMxFeSZNeLgufSCdq+0YJhFYC79suD79UZAUQ34lNa/Ec4j4phrgrrXQnYbaNc
IWJerkib6DOvsSvWHJBRvrrkgvzN83qyCSDbSMmsQSbd7vYpyhiuBeIG+/IOqY7bQMfB9pRHycJV
BCxaiGsIbeKIDxOQ+5oRUr3lyXGET9oZfIAPr6aSm8FSSKwjzU+bF2BfuaVta9e+kQqTUoEk6bo6
s1NWslJpfiZoxsiF8rfHmL+LPii6vNcSSUCKduVzZVKpTZkfz+f8oAcJPiK8dkEfqCKQZn/L8rc9
Kbn8v+i0gFehbxbkCpI+WXb1CYyyXNHIpKT6Nfk8BseApMY/Hp/Eu3aXtEh04L/Q+M/Ow/6W3Lof
bghMhBCbBB71Blfz6nbL0yziP8cjUrb/R96mdW9tDTa7aR6Yw98r5Cxv6O7MC2pVXgR1opalQGqe
ZpsofjZ4AG6XGVqFYgfrL1hzhYY6tlgc4ne2+bya5NF9v0hbuIevMFIp9CYZW48ubRfEOg4n4vk8
g/d3w+FsDwkicYqxYa30WHOLRBQ/e31hjGGna5g5xoDkV/8ghUW3qL77zvZZYFm/VlgUEyeBjvOH
9r/maTgInlTxzEEDZqzTH4u94+z+vRmyvQm2SgviyTpsMQht5i4JG62qDdfJgIps3ZnbrDCrX7XN
NqrTQTMFc5JnAqosFsrCx4nA2NMW9uJ04bfAgWN0fndlvA7+XHMJfWfVXTbmqFIdWQuE2iO0u+Xk
nv5HxNMWXSt9oelIyfKVycC/dtd5uKb3Vu+ZpmWnz0MyCEHuu5Sx5iPqrguXo4JY2wAlzAh4osYl
gWblXJ3FlXdRamfHl4T33BTVPXCM4hXkpySKC+li/UUps/aXRbpGG0LtJuIdXja2kBI0S+tVm5Sn
+8Ytz6Y/zU7AMvwYsFu4/R5EbR4KZBwX/aRiN5Q6Yhac69DtKRWJ5mYlYKMzj+yyWVcD6cAvLxaA
aA/S8QCXjU9PXKfqaoSxmvvSmhPnQ/YIolfphVZ8Qu5VTi+tVCYYfM/tDzAqxZva96zGcTwxYbyF
hV/mGdnSZqRQmGVR+ABnvMB2x+VDaknPdVxHUx0ANi8Dum8T1buUoFJAXc21RpPrSXYZ8AvPQhyP
NvJ3dmGQR1xIAcYEODScitmPNuWzt3oNC/NB7QiC2XuLV9noPCYNkwJvfD0bwqLIVYcA5nE8kaKp
rtHaig2kyruUh52R+3CtQhBZ+v3veKyibhjNPNp1TShJZb9ZGsMvXQH/gsbVMTcgsV+gPb19SfKv
mjR1bi0uQne2PNRS8WRrI47nbi/WxtwnmrNCp4LWlKKiXQxnoYp4wEPuTxO7Ihrx9WCkQRtjwgAU
GZKogeZZSthkK5YcsSQ2CDxQSPAiIEfQf/gMnkqapK99Wi4FMGrhVoldZSy4TddPi3lwrRRijhUr
NPPpFz9m8DeD1azx3WjcuOP/j1QRV6wd8m8dxViFplwGv+CsN3aClcYIP7PVJF7zJm1u+sBdyfvu
oznCzn2C0gJnD6Wxvlb/DymT9u+jv1Thk4AJ0hJU12G8CxRiR1BsPO9u63B7IwBD5/kqCzjjaJhD
PtxcfPI2srGqeRpXAsf6/fBwT/QsZXaSbPFuwKcBAEDCYxDBZyjR/KzQeBrmRvnSmMg5fd3GtR4E
ydAU0yMwxlznnJUgwKA1I3x2pmEnBFuXd5NCiUT6nq2QYwA9nqez+13xidl1MrDzBpHJqKdr70ra
dZVkLckt7abEFLwoUl1KVeSFhKfhzPGEIcZGXj4l41yWTkFTuK2JoiVYf5pm5V+Z+49z7DK5itPN
HDUpoKSAUPZLiI27CS5lZsBdgoSQ3kDiHGPFFe8Co2/XkMeMH9pbQ3Jq3nwuB2sw1O3FEOMvwpPp
qiojAsAnS/jwojSVsruKSQ1hx7bx30sgTbrqP9o1AwZWYX1PrpOsjuvp74kJ461Y0vYHyd9K1y0W
L/P2cMRlVjq7kJqFPItzapiWjpPzbpfiLivmeiVTDNpM3+zdOVfO990lhZ8yXtB5bF+FgQezIn5A
v7sWrSxWLn/5a05hx5CU1aJQ2Y4PinEE3n4402TwtBDNJI7J3+i9iMuOQR4GyNCz9NWj/m1aQlQP
xR6ojIz0RRyM7kddv/TOBK8NS1YLseey0lkB6x5B8hD0KvTO0orLzX5pDLOsfMuEm5roOaWKGc/q
8XVDz63SB8E2IKCDNX/xjZ0Eh+KqZlHFpDVTHXIeDUPpbxRDN4L7VxXY0qWmG1Sp7anG+KErt+f2
1ogCmwvT9JlwXV+NeaWQM6wdWapeEozH3QoXaM1slwK8JWi+jpXhxvLNAo9Gxe+0dPEZ7ab1w1fK
dgFeYL03pqbEcE+u8vqEFowAhVien0+zMUaKNYG464+NIraCC65f/gLNnBT6ZQHAfYAXN22PzArF
PAUu+SMLRC7i9Duw/cy/u0BZgC7gDXiMpgtevtcfZGpEzfhlWutSsA9JRrPkarKj+uWS7YuUrdMF
+19Vx0sAmSZziyfrzVA5BKAxi/umv3wPeFeT/JXYg4+YM2m79jKizzhEeR3aunqvxE2RRxah91+Z
bBnJEjpXN0y3yr5l5awekKVdYcV1LwCVqQs1MsfmOoeSrCHjHsqr/iSJGdNTKxsM5tY5mxr9ZpfX
njUweyxkImOX1X/WFQdeC0ccsYPBi/boYH/Ec95djXhnkc9jtpeKMhyNnGlZ/H7EXHWqCUQqvXTw
tGL1jr8/i6434LRziFlzAMuzhp3npB09uz8PaN0BpqvMjIgVZn+bGAFwat92rBblFGwfMqhOgGU+
444N92zaXnS18/OZnByM686GOg2tiFlDSbFXOlMT5zCrxqpv8YtJUNzc3RmMs0nBMNMrz5p0CXg9
anV5jHdWKUXC1aMtolL4ov5EfYbCzpmZD7rkrerl+0vvcSmEUiAb+C62UuDN0C0jtfHHlor+AR0k
WHtsFppZheoiFRQAKhFV3ssCBPm3w4j5xECbYwtUMOsFp2Vr/kErPo31NcUCFqoNUtY7Rvu6L0Pb
Kmpe7JkJsbl5fME+ZQyUBk5Yw2ALljDzySRkYJgX3Pu7lY0klf8sCIEXh7XHjqEU5VLTRKx6nB/+
PpP3qQnzPSUjlfouApK4EDXfPhA9qzghJk7utR9GqXKeoihrZ0N/Cny8cW10/BIzAhWTvTuInpyN
nQ+MSuAiFU/KfgvAv1eSmwWheMdYiMvKYrgJJavdW049acwGJCyd//kWS/OL2M1WQhZbXscECQoB
L1a2pcHfN/2TQJc1q7xdmU+s4LzBFrz5D2NygPynut6nhG7AEr4hQouyk8VCh/5doI20kAFw5eJ6
nIJkqSSzLfE3Q7kjNPtRoDUbPMYqFnK/0B4dcGpUKKfMvQIEFZeiRp4IlZNz7AAm9KrjvASeAaTP
BjGfWPskn0G5GRfVoqJj4ScFMVuSX1ATxa4woz1Mr/teIE2Q3628L8MftNx4L2gdmA3vB9Uge642
pA+lfEpZpRzCNWwi3C4EpTTDZhUF19b7VrVbBw1h7moMLv6t8LdU7v2S94FbXa4iporNKTPuCNkT
IswttFuXmpfBsI70O+5wtOpkF6Jasaz25GgCSEYgKZvsS8CVzu2Hf+djHhBsZRUUJXdElJ17JfYO
cWefe04XAHal7oB+fqHPzrUZsJBweAUnClsA8SC3wfTknMPfYTvpwaw0CajgtuZ0KDfPhO40lhOu
s2hAZepnbx16oryWaAI+KddEY85GgqeSQcPHgqHIxMjuzP49vEAZABymRVnRxgtKEluL0v9xNqRO
iLGckKFJGKCzQ0LLdob5RiE6OO/DBYBTawVqwJ3HulkCmJJUGVOhW4Lpj0b4Ce8gh1sM4ehxR/BC
aAqInY3iGEBqucspw1VYU5VWckFy2vsy/HLNxwMVnlAJUteiW8Fj7T/j9zc2QZLkrnceutvvFWec
lUGl/xLlNg/Jjd4GAfWZBVlbo85Irydbpcq7t7lbBCQletaDHU30/OQNEdRs/Argai3YSXTtz1M9
h94HbGBjrVvITx09c8jijRdRq72tmBBnwE22ujpFvawlDrYgoEoIHQ5FCaEho7FuM2Ec5vQKh1gJ
gBcQ0Gz/Yx3xckiWW2Kftu9vJkk691U/AyesVzqa2Qnvuxeo5JOLxsQhHYnCmHtDXA1B5XjAxe+w
kLQSJW6bXP8UcVKZ0uwBTEmS/K7NGixn76oykH6beLfdbXvspOGUBga2dT6yx8C2WlW1qq8TpvEt
JNugSJZoffNyRt2KfKn9LgAQSkkzQ8d8ZcXChBUkCqxV8GHlYpovGTGWvdPyLCkrO0Fjyp1E5wOG
Ppisnbn2yx9f73oFONZ9sF5tBZd4xG0L5DTUjh5SXqBKtL/VEsA2zYr4CpniBh5YKZKN61TjY4O7
BP6XryK+ssTE2ohlz5E2RgxAk2TcMEQiPp+OoYUzhA7ctOBHx83t3WnhwTjnhkCPK2NFdpzS8KOW
Ak1G+BiDuaMqGmeERYciHCeYAHD2buyYqLIuxNyc2PwHHHnJGOSHGpUTw92jDSVe/CYibG1z4VYJ
gBatVj6oJAI2AhtCRKGA8YQK0K71xKwatnved2TnXL5A3ZBMjscmOn2sg86XrgF8oCiw0KDHXU2F
f0TdbxWZOcIjM/PT+E6LHG4Qe4UGIqQhAaJB0HRE0okq2aK1xkRe8dtCpQk9HJqAan4cciJqPPxq
pJZenGcjM3ObD69eiVucr9MMq59viFuCtpZV7qqyALXiaI3m8Ek7kr0XP8Q5gZaX8JS14lwoOBiF
TjopuBF/ZRNGg8X8zKWLkSy7PIY7bcQPKEVz12O3bNj6Udb8p7mxfIEqQGmtZWfYKfGkKHcpKKJE
3Ck6YS6UOH52rCzUvgH+tIo4t0rpXKimb30Wx1UtGKhzRgf2opICBmncmDRvFyZjJHCjJA1BmmPY
zzrDrCzNcUtm7qGwWVLTPXkP/l0SY5GG6ox4rt3gMgZxWKg4XbojYNfbw6Tc86FukLM8CbbuobwD
g+vyg79RMPAm9PoSeD6Qtma4mglMqAuvvf0sySqZIcDAM9/uxZY0MLDg/08i+0t993b1oP3NTTEq
YgkSPIcEUWlfryBvgVdFUE3dGc37rwsy+5H++1WWDfTgpDTuTxzL4wmF5NnIDUWBEFa0zMUXhOIn
e6vNbMWdmClVZ5Pru7cjXBnW1l0VKF4/DMCuEMdAou1bV1spHSK0UCqZ2+RyZ/8ge+LXatGO81RD
wEx33BTvfKo12FduTgsVXYn/hdmhwZrp+oB4qEE8seTXg4YbRLPx7vbZw7Yt7Djaaka1saxvlupS
bk77zAwK/3ZlDVQ1fU68xXbPEtUgavjEFB1YmWAl0Uxkot1TCIFBVy9lmRczkurPhaQvGvkdEIhN
ZBuR/pZM305TGhxdFKwKPj4RizUf21FZEwitSUXrXQWyTyisTVo8/FGK8NBsNbHZPyEyhKjDPAQJ
7PIaqv/bNQhbPJ92h7h+vz12Gi/9qYrpQSpgIU71gDCQTQVHDQm318gd4rGZbMvKderTC+wu6MDQ
YFDiEfBka3E9NY7PhxD/9q8+h+fpmpHytHRIleGf/yNL2JnrDIASEkcgXD0THEQ9Lt8FxIAartpH
/SZwZyP5CRElXzu67IlQRu6ALU9wb2zHxscGxG+/JlQ7ShLPra4+F6aOVqwK8n9fbuPb+fneSM6q
TSGM2m2Row/jmJ4s/6AaO+OQvzfe4vyBcaI/TrTYRaeZMr1iqHaPWXKguqjqPDjD/w9p7qOGYM3m
0bVyb8BQOJo+cm5jpObjERIQJoo2RSoOH1Wtp6LI+/bYgUk1XiUtXFSxouhgPYnVXszltJ8k3cpm
+NX+iRtthxzHwd6Am7aLyCDXlpsK105nudfLuAKVxYWkQEirr1BmxsX/Kj7g0XRFYCtaNAHfPQlp
LKFVG+IlycI/x6B6Hq0Ed+88JjZtMfgPCMaF4DUxucc2mOf4JMVJw5bW+BpnRvTaXFwfi9qySTvY
J1YroO8aE9LacfhicnSuCA2umigHjy5LfTeRHnqmpVQIqdyJaaO8173H3oyhUNSie57zZg1GFDl3
9cwze5DdknyUyoxFncXCvuhOj2soEW6dpQvspX5nWs+sLsM6VDBPe18CTuYfAQup7i2SvETxUepr
Zt6MD4uUMhY82U7Jogn7t0Bh5gR8J09XzD2zXqREzIbK75xMTj0VKZJ41myKEB0ujPBgrTIDT/Qb
MAzGefglF2xzmRjtRgRYLsZDPb87JWlMYbiJED9g3QVvlhGLm5Xla5jyPnogb1uXWyZq6mrMMDlb
uVaRPkbHt6LI8ONQbdRw5alGRhoNT3EebQXk+1jzx1tjLAMprWb/mtvn4ORBxTIKZ2bD99bC6jnx
XEQ6eOCUULLPBbYv1DdfwxBifDgVGkg7rauzYOJiS+ksRnShDIcy6WAejHgd2aK+TufKbkHmsl/a
PMkZ35DPXLX2I6pBtLdyiKiJLiZGfrT55ZysNDGqgCMgbtPQ6xhz9fDjNZb62wpwtbcIPk6x6ndN
3XF9YUVXisSY5+wM3TjVTijYk3aDr8N42r05eUd9bBszRESGpVlnp5U79GY0DV8NTrLuKp50zApW
8UGTSNzmFSp42aaxYj3kSz+cVKZk5doW9pQHATMLtpY/W9yufKoyhh8+BeqyUHQjJlq6xmr0u77H
IuuyKJlIiocJPW6Dhq+rZ2LhFqXRiYZjo4fEYPVioHxosSuD4tdSqXPMLVNVX/KzrDoS+ANs2L7n
Mqcowjkp6H/EDrQUyABYca2Yfu/l0u8wR2qkST/Uwa2SFbfFlAFSzD6djtK1bZ9SZdKnHFFMYWwz
+18MSR8KYnxFU3C8vunbQe6V0vpD6DJOcB2x3I1IsfjC7yWWoVfOZm4Y90ItsfIkux1Cp6Kxy3SG
Xj8ekX8kMCs/EFY947Twav90ypbUhxm5FEhBL8dhmvFUlrrgmxaH2VKAOwVz9tN/gYXR2jil5qhq
Jzg5Fi4Q4DszA2BOE0M+VtUn1fyhOwaCL43uIUvj6vrtu5bd/7rviksCgLMtm5riks2eRPMxAgkp
rc5hfecd44PEGwJO8VaxqpemDEElxHMAjW7PSmBoIO3KZ/tVMWtTFGmr7fUoTYksOzff/9Jpv6qB
WJI+o8/r0iH2WDr80+L5ePz7fZBCxZdiYbCj+EldoaNRgJF//CY7D/4Fm6ZUf0z1qrxx72YwiuAk
dIFl7ZowS5skhc5wCAlUTpWslp5W1gIo5NtZlQvdC6/qLAV0J1X6UagulR6/OW1nEKhX0xvB8MFm
+oEewtyx47JgleUE6OWpdTTAi9ppXMZsDTqYS14tzL/yEZxqqDASwcGJonXIuwgOiIp2BdHqqaEO
VloPZjyH8QExbtbJESshHMi4Q+uBOJAnRjklx3E6iFROzWhSih+yP1emXq+S1rjIzv6mpYMLqW1d
41YMiDQ18ydwcTv784hHkRwpdBATL9sHuwt67AwllQXcpBY8eW4/2mLGvl1xU8BMrnwwOvhIwzI+
AyRp9B6RtsIs6OYfofnyd6ZJfYBDj0Vmszjx8S8i0c8e3llzIoLj45p2yBn80RSSmde7wJ1IPGIm
AcmWsJ6iQHvzPzK/TcO0RqZoeqvMJs+arOivn122zxwMzMy1xEPALJ969h/EI4A7yMB6aZ6BTr3q
INkxM8qhsYeab59KQI87jSOlpdVG1TTR5ANgRxyu7wSUds9BeGT4MGRyjvZd7aFr8Kz0KQUwmuhw
aGY7J8OQ2JPWa3RjG6e8YVjRbkL/BIW5sRwNDbLM6XBtyB1B1pJR8730XE7Iqn/obHuwdhDzEsQ5
NOHWPXbW1nc7MVd+e+ftKieOQKTY6ZLi8oa+sz00vMl8WG441sWBofduUVhN5azzVoZe6UOAIogL
HM3oKOb70fdjwzBqQ1Vn8ZzJG6P5BhkyRIihnhGDZAHUxR0nrAFljeZJmahhdLg1Y/B53I4ANzzV
rlLGRE80uMUk13jflhSEKHWIxEjSTPSmL2pZaVCrqlhoJ86aKsHL4ggbLSW0MJ2bEwIpqZEawMLq
6fVbTDT5X7IgUHFgmCUgGg9sD2Vl15d8wKamajERA5dATgQMJIKKxxK+dgRRRRJaHkgs6h5XhQMY
hiky3iiIz7+vhsbFjeTAedFfkigmMag4XlABQV2U+5fr2EgV3ngcCMUgvaKMdFAV2PsuOM4V2Fg/
iL3girL8G67qXtevM/LX7ZWet3Ru+PCXzPkhRtP1dLvK0MRRU4SyQq0oRGtS7dfBH5F4v30XVZs5
HHWIZqERW0WWofFeIcJG9iILwBKfFSc6wwjziVJuywLGl4pE38/1udmfcsILSy94ITof7KtOK3Ao
rPmrjHod6gn9THgdtOzmxSKrh8cC98ifzMiHRSN+y9dhNbDw/bRzHn84XZdGytLlKuplMIaCRes4
4R140ur7ErQuwG4eEqGug7Lfd4OmhtmtL869a+fS8QgBS/+ewilflcz51hf5S6YWAhO8iN2FC/FU
APMmGSQEqauVuPL88iY7vX5/67jV2euZLDnejZAxNFbyQlXkBCHN62lyK+aJgr5Z7HWKX4cteecU
bsCrTQDl2gdm6seVb/CjnGrCY1AEsF9gx/5yfOusxxkOrQxq07wEpgtLRQfHDkFQ+kNw4LtLoTiK
FGaIVnJOt0TlnK3+KI7vurnvf7ezDe3s7Ff4jpzWOeWycHw+NFqSAOFKWGldRQ2XTkE4PJbjh4wn
zLSr/LQQSsS21L6tXQ1d+J8uRXjPKEzYdMa2rwEXUmf8OgRWxpJZpu4ahszJ8i8GA76ypyXLo9yd
RGCrB2snz3bXhiBB+aw6n45mk5yitpzpWaZ4+7wMwgJ6u+AJYJKswoiiqgm3xoRSAGPS2f8aGkyR
dmNXdFTc0caybDpVXIPyvDhDU8heRZCx8ZaZSscwYimr+i1IcfKjClVj59O9+tKHpA8iTQShxR44
O5g0vzeTr1dfP0CozizP4Kgn7DoU/ze4H4kiFmWLS6OhNrbJPquGXG9jKV6arwgCw0Ce1KhkdgkN
KvJzH2IQQyM1QIsltUXffADvs4Q7qPGtqCu8l4pVXe3tBPpw8pbdSHmd5gKTntn7bHQf/WaaUe8z
jzvrFALxW9TeDnFJnnclOY3rsoxBAW8mc2udaqrntcqVzvr2o6frbSyKsyO7ebAk+VbSIPOZ6CPD
gZ9t4M4BV2TBSJh51uOS1pl/RaZWIOY8gmJc0JtzmJYt+D0darUNH/0dKmLzRgT5FnmyARhkc/E7
Adnk2VWmSKyKNGl7QOIoThHptDvmt0sJbN2AvHxydoMhIrQcs45Vv1b0SfMC64qmX4izbEQECRmO
5pd85EEvKRdGnRQhYCM9CQ1VNvEL6PBiNVsU/QLgG8//MU0p9eTcmYCYAYVIOtWjYAn2mWPJy2Qg
XB6znbUTZPD/7uGRZ23adCrHkoGaIDXMAj8awJZFwWw1/p6P8p2bXs0DFQnjg81xtVMTj1WwWJI2
asZYvnzICt7M0KsGihBTSVaxEEe5JsVWXqvr9326ukW3oP67TB51TVwZBXAXkQ1aOCV1d/4JpD2Z
zaAdQHDWGkh034+iZMI5gYm1i6GgCd3Yx757fRCl2mmprxvCZFcETKSnKwI1LbdMHuYp22ZIGNPU
6zcIKiC+VkdX6oTp74uoI/kmswV4d+miK+SHBFeFWGqJ3iwB+3uQf7VqxPMdKCes8zZu05JYOwCv
LLBuzXCaPSLKZiagsgpyB+6OByStIw/Owra7SkB8FU9k6uYx2pH9qLb6tyR/DDuPdK9Zke+Ii58R
S7tejQAkUjZpbSbcsKcF0sppH/R+lICPsfTXZqNw+Nzhl1u9Vmd5Bcq2Pl0ltkYzMsRkCJCECTU3
DY40qaaARGF9+hwmMD7QGySug83Foy0C7HdGDjtMb/mjZ0DuaiALW42q4gMQjTjm4Y5QIoPw9n5y
oN0Ytmv96YGkPuCcVo7XsEy9u0TeacF+2bHbjlSwrGwhunvnHW5eNt7A+K0ggLfWE4SepJ8igvLG
F0aED6MM8OBXswoXkCwHEvMXpOHmc72RQxBBOEJyqUNiDV3VUD9L5QvM5+U8NrM6F1TWtmDbLbXY
iLYYULVZgkc8upO6SlcLQYfow5IvzkkZuRRTq83d+gTYx5Z3ygAx0eXRIFYsYmaWXigxQm+xFD4V
CFxU8pYmsLkqQqEWdICEUTMaL0slYKcc6CL6FVhYSf0er/1ftDHxGYjesNC1FhklXLlmbrTp4nAT
6Eoqk3Y2wMaeIm3o+o7/o2JrqfSRIha0kA6OOGWUgZTyu7vD6lq3oXRSwUr9l0zJgEWtJJLlbWFq
YRHokfcv8dX5RlO90b21u44K9gzB3n5FFqqMdK3/y9/XpsVz9j36NyIgU/l4+BGzZDhobUArS9j7
gs7fA5yj/vAeOb4fjRLjZIE2mXLtb957CttSxyLRPYihrt/H4chMSPRxHGlmgN0r5+b6l+cdULbt
1g6GVXhsyrq6ssmE+w8/S9KjjDxHgvVXyQVmJC9ctfYGZXwQZe3JIUbvx9WpSg2GKwgPowlAZkI1
/ZAkYM3l0/PAAicu8IhA92SqBtZpZFqg895tAu8DOMfgs4bW+KigPJ//yxt1tw7JKSV5K6ejAi30
ypKFaZ2QVQPj36LTmVoWnvFQul3QFhzOn+UkAWk3t4JTjAnYDlpGUO0OfmRIJQyhPsXvasbQuau6
2oZ8JO6hpmvMsIK0y58A/yDVtbq/gMRz9u62JkYGVZ9b4Qkd72UI7WyUxvu9clLtGuRi/lrqLyui
gl1ACO9VqdgFbij7EbwVXIdbkODaZWNEk5JYKyAfrTHn4fYCfM+/Xvt0p+gV+bMpFEzIRUYaStcJ
MwNaBS0ZYKra7NRh451ZpnjFrFm58xcNIJhSQncT97WbSIbX3egqF55cD2JsiGQbDqOvjRM4eIeT
h1CIYtLLEHLOfjc4FTHYJ2E9HaeAPFKNH6Bo3vT64zRKzcsbRrWRd6ejqu7lB42B6HoxAxhvYvJI
dyG9MmYUMgm0dYKTlSSsPb7KNWQMNpuwnkIEMILPqBMtAd8tVZdmsoamRl35i9NiEsD9MnV99l5G
SWQioBbRTqgH/2FZK3rDtCLuXNTwROAXvnvtEd+0x+mDdSgzJpK9ieRLsgZ/XVquPlhmNVwI3Qws
7EWlS5N45f3gCCNABN84qlG2xHUCxi3usoz+YiHm13/assEJMwJqL2e+ZeKvgV/R6fVZ+dUEGGcP
xrjpfSKyIoxY10UY/NlJuJWBHn4nKey2n+JJeiajpzECaELlpu9z/9yx5Qve61649vDcStKBcqOx
FA/ODK97K4zWhMyKBJL0CvQLPZdpCfSUUiSEmggKQ2pIcmpJsSbXKe5WUisvEIhHqpRzcRHIWJcr
NGA7oJ6or4Z7Y2qQetB5iM7fM9Z+XVHrhXLAiAwRLzlLjJv39y8QCx7w8+oPb9t3jByvYuPKKLeU
rTaCral4pGlgogN3ZT33/ROc2DNR1LYtK3D+oFn77b8npt5Gm8QGPL9GOHR8DYTr0tJ+bvgY7ZS4
RJR8ldV/jQLei1kbhpl3j21hqdzUgU6KT3QmucaTF5kh15o9SGwjhDfyFpcLuwVuiWws6SZO2Yq+
R/jtWqUrMHiaeHDImLVqvDwNLEKQlNPBaQ0GF92Ke/j+w56xFmixU3dxpIeKJm0+edB1DdqWZH9A
jkeZWCAwms1mujFl1PHRIT1Dz1N7CT2pCzPvTOsEw3FVFsmvzy/vDghw++wLH/QckrpfDOfbejyB
5tDDF1nixbKLcXqcwpoyTgZyXNGlvESBDV8G9iJr8Jgn6GXl9173Q2EECZD5qc4bqnYIcc/2yaMm
Get1VwqaRp9kOJUC+3BY+6lPLNy7sR5FJhEfn1zlujam3RX0ZzgqQSaNQLtXg+bQOVBSRj3qgPvl
IWc6P+O2LrGIkh5N/HW/6WKSA3hXquxzL40W1GIsZmJHMqm8JaGJvTPBYQyzvg0GdPoyMHQaDgT3
ePRZzdkbz1DN/500ilHM7wJyNADbmWuNRQtYHGnyHUlcqhKkwQXHz3GB0nDEqgoLdN1UW6SRDeEh
QlYmqKtn+CRm9wucRs25JjMGEooemXRF+DilJopr8oBoIibWhWrxC/KODcfcEwopJEfJHm5aP96a
kXCLtQ8BhRb+Gf4Lu7GYo/1QfIoc1wl3DVWcyEP81pM8kGPmz3iUXmbIszK7D0MiKdywGBRnEy+U
6YmlM2mls/4EWmFV7JKYpsPUkRx83VjaGBxfjPQZuN+7le9dj2gCXVRWYZGwc4wrnyktGrknBOr7
zwbNunpK/b5c7M6sMaMBJHGuDHmle+aFy66LeZtiMOKXEO018tHMMX/QTwD72vUkxXg8Mr9ibeDX
HfczM4VViic5HbXY7btgJ97taCwboLIsEM4qWPEQs6/fW6ObpAj6S/C5uDI028MU1MWu/TRf08x1
EWw293CxblU/+0MOWxtr2yryeRX6bS5r4j2ImxGtYjNusB/In33A5UVpucAWYk1HIfVKk/YwkwFY
4IKrXJrZhNOPJD/XasbLJEg3p2SOM6af8n287Gixh0racd8iwMdqOORzKJeQ8vjvR44cmD5KhCc4
ScMHKbyUUqb836ifVlk+LPb/7oc6a6KBoODFHANcu0ODz8/Oma61gvJq/2Ie4qseE0DMxJoiWOT1
rN22vw097iY+Y3/YkDjeWBHtzfhxUX+X8i9pdsTHYLGCuiyM5PujQub/94M7Jd+b3JPvhB3lKeVU
aiNbmZxfHidLE1XKxhioP9Xko1xyMR7lNjoaTI/+EOb3jGQW2NrFA8hKhXo0dLV5EVdyCjA3s66m
2zzRm/q5hx4FLEG4UNjzELR5cdizZnhEtDYqkvKSf8/nDCEnhsoIIVR4y7HBFZc8USIqv+cgXPqF
GjFj+YcHU4MEHlgjO3Nz2xV8/+bXE3Bst/nY5yY2cwB0zvSizRVycwJKVLc8Szw2mFufsKI0puyE
jzs99XQNllL9JSYUymDcNXMbweLFf+0479AJHIwcDFcqipuOpGIyF7bE9gaAgPSTylRSGOsNlc04
A4Sat/3Ty0PwBwpFVqC8VSpdFdHHoaQyaclaKGXEEtqSKxpcIkUfsnVtPKFacxvZTq1m56o6FiuT
ECNMK84t3ImoxYc+TaamFaHN6XZfDTK15XhUIV64QjGmqbE4SWwmr0lfwHKJvxyqD9AswUetcW98
2rECA1EByH6vfw8i2139klRwibLRPbln5LXcxb6A8W2gswgsljfw4dYIjZsKzs7qKCg2GFFEUULI
u6cxo5WC9OXigplZQl8BtBmqsJ9pcAixXMT9pbmZTJVlOvVGJWj4x8F4ACnYq58YNb+hAojKPNhB
AWOGibPmcAHzOh4iaJ4bCWBfZAnurETMg/3HU0lCbYP8qKi39QaR7SwE095AwAf5IlWE0moVBENC
9tvBwRpOIukEX/0xriMDwZ/4MiE9oYY6OkjXOlxp2g3FM26K3ZxP/aCvFq7oAcFm+8+YdFX0K93+
heqyqckmut1/CpnzOwCvgYAkAAtKQJEhnqWAWLcMBaNXjNAE3U15D11hTGQ9AFZs41jcZ0pS2MOh
IflbtzUHPwgaKhtnSMJ6jYVOrQIcMfGnp+gm+rJDDLo2Gd/YTuTV+wcZNB8/bYm9atE70KlnutbL
lpUbt4yy2KBhNkXzFrNckQTjGWftmRWjsIYTQKPv/Eq9ERe8tEvvrDV/lbTWIPR2YkQTWvpKYoqw
Shzs2mb2KE2t28ftY5mO+skT/JgGt1KlaOo1aNvPLsrBWsgulk2jSbShWDfFBk3NZTa8ZvD2wAY6
5M/ACQBTPnrNILqfmeBmTd7CSvYI7c8XwfHZhSsguCPeOkGFeTc4+bYat5IzpmrlCmvix3UhyNus
f4YuhXG61fPCu9zBbgkpjrmu8ym2CQ0+fmAvAawtxGVtcpUc/MGYx4/Rw0cWw/dVZPUBcQYopc4v
IOyTcwIDmdy4PI2alFZ+ae6qg6SjFefYxqfQDGjqchdTZCOc5N2u/Ik0RSeSkirBhjVeu69EHRRx
mqL/xNf2IgdcVUU5OPP6zFzs0/3PW0Euzf0D7SxJBzfOsPUoaK4e8IvJw72qFPEzdbDZKu80h5fL
b2ffjkSRbLi113Fxjm1i1/Rlzv/fWujXuuKMDIdBJCMTaAgcu5c7xIRy+wRg+YDOAr4oQDQa+c7b
S9OqnWMVP7Z2hpn1+uq7AVIyP0ouTeEFOxPP6WgHQTmSYdzlV0q2pzNLvEpy6OVNgvlc0fNc8If/
YkU1PcN3Hzb+810La/0CCL/FBTHzcbePFWUQnD7dyM4Dxey/X/x61Pnd1iNMlPO+nt+ns93FYJWZ
oMwOArfcNRza25zNlZwz09Z9XwKXisVlV8FNWNu4113Pi8dWtfkrDTsKvWcOoJ876cQUy+kD0l7+
aPx4ztc+2k96iX3M7N5LvN3I/DTZbMcwyVhdwxKkoj+B+vGTC22hYub55hgHnLukYo1lOEuDGktE
Z/Q8AlLExbq74rtWw1crOwSCQB76wkTZx0g6dsnzgWKNkAK21wS/cjq6hIJ4T4doPUktQVGeBGGp
AdiD7/z3i7zz7KestkDxGNeh+j41CcTwI09JT5yPLWNFSrF5yCIiUIiFIsjVHD9s8jQ6PBzx9nqO
RVyrVjhgIS37VZ1R1Na8PX7JH0M2aAidnGc0aa3Zwp6VZX1EM0+2VpysSRgFqp9HvD1jNmQvARq+
mF2C6f8V8Ox3kq/HBDPOjSDipr28xNY2+xU/aFFQ4VNyYgefJh/AJPSeErerCWN/zKhlmjNz9M7E
X63ldXwO5TQFYseKqOimTY4lcbETjzpCg3w76t8BPIwz8Q7y9MK1N/Y1yv4kc4GPbYCf//JcCVtP
F+T/ZBaAfUhaNgZ6DaM/PIwkPSrwaFUOSjjf8Nj7jo7h3wo5jLgbnUmPC8eZEhJOhUDtUwIvy93x
/iiyQqJl7L14x9ACgDUNhe5RqjvtupoUxDIbBFw717cxsIx1V2bQtprpAhxD1mLX/HyYeDoleiFz
N8UQmk3x80qKyXEOfV+z1UwkLLKTliVWEWXWKJQhqqc35Yo+mVBypEDuxAd3NlPDyww8ECsAep+T
OZPtrYddekS7LYz1jPl2RHf6z+SRebHJsUW4hg7JoSyUC7ETcMpHMCEvaX8Gx6Ohama0Y9TFrttb
o6gUB060s09M19+Ns8JX4k7/Ahrn6OXj0kpZWiRnE3bHkH/lhIbupMUoqImssu1x2pWUhLqkdaph
j1EK0PBHE3FQTIVVGIsR/VhSzy8At9xq05XeMH9TrtjdKHjuSG7ZEStX6HC+wULDGcbsd3Rd4u7g
xw3NmSGzlEvymALxZ6FHuMcbCGzoxL0FB/ol4puRTKRrvDQ8atG914bH7ChvZwjwLT8V+/iJwujq
7qojfEBEVZNXAiPwb6AQsFqX9ogfuvgW7tYr1N5KELh4Phh7qye1TDf9Ylie+Sq9gAHRbMavcAXC
ci4fG6R3cT+RRaMEF4U2WMbm9uyXyfNcc/qZvhGGVm+K1EUQ4jnoMq/1udHv3mMIz5exEAF4Z8Eg
9mHHcFXiV4WC1mHAimgYObXbkJbDxmMEkHzcJXZxy6SXb4t7jvxRtSJ5RKV9H/Cup0D8pkST8Us/
KxOBwpSol9o/fWh+G0j9LI5qKkHZrTr70/VZ0HUvwIEObTg4ULAdxx4V89Ow6RheDnhSeKeQ9RGg
IDYCX93pLCnT45tgeXE3Ud0JYuDf8rTq6EgGy8E5VNKCQUYP4xEDpc+oLc1QfgR47bUl5DvD1Mrj
Mb/Jdt3DkpgHYrBDjjDBEj0ZBeHooJKmb8RylKXyOA+EU+f7wysCK7DVzihGro/6zZj/Yj/OAKzv
xH2X2g3BXy4DUhsM29FRQcvm6V7Ob3jeh4KylCsho7WuPvQHhIwMgOo1Ux01o4GJ60JAfCv0aCkS
q6QsYzoWiZ7MiP4WXc98GDIbbq86MiLFqMDOTsaIIeQw2bwx6hvwTi2Ek4DIhM8PO5sKCCgcQgcN
W+RXjn0YlhTFLBYVCM7flVMOaRr1Qwi/S+/AOA21njA1bRA/GfKMnvlsUInGYumf+pmLKKlbCfPB
s71uTODD3EU1Wv+CfzJ2YbdBdeFlSmmLRDhI3tf0BVh4IucGFXy0zKLl3xxeYbzMZjPWog1Hv+fg
cml3wZwNPR66w1m1PbixWd02MVUqn7VNWt4lsoSAwixS9HuTdJFIQ6nSvP2ninVPMX4FYsjCPu6J
Lf5740FHxel409ixEYjdA86F7ewD6e6u2fOjy8kz+Emb822lZc9vHFlnhhJX3RYpn+Xm5ZAYOKws
t4cPDoWcqForS2i2U0G3wJGFoiQ83WshrINiD4I75gDQXxA9ICwIEjTiSPh2kXEeRulTLvqbltAP
somgUv/c16tKWGe0aRS7bkgu/Y0nTfE1heW4u1iPizIl06KywPTrU0bwPxALu2HEzILKbaAEsmWY
g9eAHRMdizLVVfVShfwSgPOBv9LXIEJ6QOnKtgj8m2LZ3asMUx2tJ5ARcCXB/TxB7OOnUSqpKtNJ
SBLMNPDlovqhpKKB+Kd7ARR5rmCZ77Vw1GheIbJhBda4HXe+zMkjFrH6rWGEqS3fv6y2wFbz/1hR
GG5y//Rr54ZtSS/jB80TY4FdzKwemHuD2MrEb4O3H5YwelcKCo2AZZ0Ewu6gDqSBZ1BzQ5pbNWts
AQlOzPnHTZrrslXKNVK3Z4xPR0P52VdUj6Tm0VlRTUZSQx5cW+71vCI4qgl/acwa9dX8TyK6r780
8ysBcAv2gggP4QMQoTE57zPxOptghyEoUNLGmTII2VH8Y0I0z8cAEv9uuT3uthj9UCm2cnNcE69G
CrHqSegcKbKohKxpBVVd8sYwoSYVr8x0b0MP117Zkjlkut3oLAjbZ2FfheZoPi2WDHPIEF0L2tp7
z6Vx1q+yMX5mvi5eCtSRrbHi/YfPGAVjjm7h5kYO2cG0pMW/G7WehoWuL1eO2JZre6Uwn9Fl+Lmz
NPo3YC2mhxL+aDf77ZaDkyzwC0FCORi0hj5w2KcS8p18uVDJ0Um3NErRKh0qqK7boPcOuHTg0kZk
fpT2hmRK/HvPwzZBTDQHySCppq+yY4cdmHu/GmS4xuCWNfl0UcDXwt8s3BCtzNtuq0LaV2x8EVlA
9ilTfYxUQfVaaUkEGBwRUDtrUIucx9s2v5tISNmTwzjKrthMrTrHcn5+2lQz/6AHGyirz97iHpYZ
M8cgqdaotWtPFBJnM9Tyed3goRWAYyoEZOKCc/US67JnM2b54cXkqzvXLz/5h7dwwgdOpUsZXYzc
7vZVvZ/bPVpFH3FhRAbM8qh+aMOzTRZ3/diuaY/kH3NwRmCaYCGUoXtHfRyApuDyIhRYzlNIpv8w
UWknVfnztZNdUCpJCUot/aBRXYJ2NpYmXPblNqKolzRxMMuag4Pu77C3erdkIieQLrZP87XPyIUx
fDDuN71KgkCAJY9Se5PQIUqRRc/gVg5jh52oL3/JN8gS5MhuzVQQ2mlEnap0tMMc1jkndMO24QDi
oYNXXE0lMGe05hkDNKk4uBaOxOrj348KAcObfbYfKSmXVYPKwNre6Cp4J45g15eXW9kEdlZFNEwV
isfYfUSxOTlatftETFBq9wkTttrSKY9ecGInHF1PkrkizwKPwL6UqkLfdIcmZz524tO6SacMXLcQ
UPBEz8/zLfpWpJdauxb4fZU1MiwG2LZmsQO6fMPZoHh0WR9aJLXCn68C6FJyGJwceQdSj92lpG1P
9IfZ16WIlDo1iWRiRBg9wDP1SzIg+oNqSuCeUEgbo7aAnt5DYDNFt2jnjKuZ3oxreT+ilbYjjA25
f3Lbo6bTok2Lv5ddplrG1iLsI5Yxm0HnP3aJcsXycvVfa+44I1Tn+cMvw1W4o9npU6GMUIX671qR
GB0M5f0XpM0AfD+JGAoi+V0018/eLpHVed8FS+Z/Gyd2d+TT16SCBKly4Mxck0EE34pW4CNf+Ewl
1fZrcEoT7bM5REFywCZw13PrZkRQlquRQmjAjQnK6SlKicQC282nOLx5ghSqzx9mEtxiyW7OU7eu
zldwaVm/ly6ePbi9eElgFsea8HVijE0oSgjNoSxtZfaL/3xtvUq4hpZxJOJqv+//EE2FQ1POmhps
reIKMHKjigCnpP0i9a1rvQz+uGpmdNHleZyjH7MqBPnaEy3CLucu2loVOW71O0PkXx5r/Tq8o9pt
wa3zJn8AShbofurev4O1igSlj46D6IRedEahMdje+9SCirtpoypECAguWWDPG/BQgShevWDMcIQF
Hl/KYfe8f5oYu6AyP/XQcOx0Au3NIFz6qVFJNsVoEqYcXsVGVMFEXHrtEWiZOtY4Vcs1nBbe3GIr
g9rp5lhKoR5homzACq4kAyzMvbyBybG18/EXYrCDs9cb+jr29Uh4IIu24m3tV9xE/iVdLLx4+h+n
hDwxW4ZrFPaGGua1LWF8dHFHosg3E7m4R5WR/d/ypEC8S4XMqr0uwelrEI+CLL8P04O6J8Dy5qqm
jalQ246EUzq7d8wRwfs3grSrcllUCnCrbxHRsdsjNBSsYZOzkqg/KrWzDL3pbsAGoGFErC0t7UYS
EtJrfWDXNKdmP/mUfjoFP2FncxvTxmlPMD1enpuhYDHFtrPr1BGESwD3+TbwXZkRT3rZu1IPDGDP
POOJw6A3lWDn6XLk56vDn/XqEwcsaI94v/CJDZWGCcNPy0SrBtIXEw7QgLm018lpsHlJoY4iqel8
gZYvdM2arEcWa212m9fB06uhIWkmiU6GQeDZuGMlXXkKKD9zDwWyODA8a5TQpcUjpiNyYqU+O19h
f3PCC5vTaBM4JvW2j/+jhIv1r7K+kTZ/Xc98awCPelTQVotUDuwnzpryMMk+HSDIlieGrUyl0qLk
WnfDRgy3zIwgx2W7NYnYSuLgInkeLFrpzDe/XyZrlCz4wCEjmaPYVM8INtSUQ1yLMBWYJXZfgc3/
ZhYkh80h5Fn2irFF7Sci0TvV1YOmp7XcLwhBmm9idgWfXZRu5l8TBF9QbghpJTkXsKk7CfugSu83
pero3vgzvasOWQ++282SttOtUKBa0j76k+VF7hivx9Lwlq1xcPRZw47aMSopXB+Jzoj634A7n1pG
Zhtd7BNbuueRfTeoeZRECtKQLFZkO4Elka0CqC29tBDYxf7WxRk7FUgGeVaLSZzD9uTa3Rf0aI0W
/wKc9vA+ET0Rf1GVzOy8irEvmyh64yRPD/OG4sGHPbZzNDfJdMdAwehhi/iRgxv3zfWMa81uh52N
lQ5jCmF7loLg3arpYYnir9POrcMV4kJv3xdm2mOrhNh2cSuOJJq4cKO73OQfG6JrNQS4l57rmYpk
Xi892rIWJ2Kc0gZjyF1P8rk+u+wDF+BRAivsyJT0i6VX18YC9/GuvP1Clw0z5JsDYBtGnSjtYYfB
YgAuM5MJ7nGBXthsESGwbGplk35CByYrDMPrqiLAsox8rwNztDnE99yU2+dQdpzzlNaHFSr/xPzY
rsIYNl/PBsFhwm48vf3PL7/Xs181KAwHylRRZbuNeP9EuengI7lBkUP17fBbJK1zoPZPf57onywd
9FNOmiIbeDO2Y0ZHM9GKR8dORxhs6l+XCFui7m7RjDYbPBiRiTHqSIoi6LeeY8OLMf/oKQ9Fq+Yv
G01bG7TBGC+49PXsfJGXiPv3vRh4/nM1esjlYruKt+ZFVoxCd3xO86kXkuTcxzsTYXvws/NavvcY
MJKHJ+Fs69MYUx9Ny0bFjQXoQB59z0qcoSsFvSBRKx5F3ZNaoJBlh8hGts+FruOH4atmaTv7bl95
7NBYB9ibPLvrj6bLY83tfb7fztjuX7v8YYqa/4GI8DogRcnIPd8MTv+nI91sq1MoccLcBC94Plv2
pveon04MnZSUQ6VTg4hs1bfwrtyvSF0wqh/IEDNhuTknfPCHCSy5l3zdIgXahb8Yv09mFEJvg0cw
vsGSAlurQ2rGjCJvDUWhZSdWBpD32MuvbhX4CdvtOGFSlbIE8mzRZueTPl+MPzkZLQ8y7ZFnru50
OFjjOqkpYrled/mKUv50tQ9ZN/KK1A6uEkJLvZR+yvP4STmb9/0ZSwAuFxGIH7iPQHU18yI/W9AM
XfD+GDZMUIKIlU+b4OT2LaFpbsHy3zT7d5ktvkgqEqt0t9NnH0OpmGmmOESUnFs5ELRgxnHLL8lK
RkRnq+N8eO+g8iE394YZcWnP/KdvZS7S/1cuyvHs8UjTV95mXRnofiyu5NqKOy113lSA2z0JUkYQ
1MbjsM+nerNewqj8/OUj65wK5P68MwtgO77ipwkmbzd+fGfNYcmM4m3Jz64jjp7c6lfLdGIs8bos
v8otcHBudesFjlfjwaEXMhkvfc/iVKyDHXCLUw0PWlfe/oMkAmjw9GwUS2jOAd4JJgB6r+KPI9xN
/2iFEEqvfypGhDuv7T/laDOOlcClrlmdIOvrtn8RsFkgQtnkB9FdBY/8m94UQnr0y6sT2vODo5Le
FlT9eQSrBv1mBNLKMgXL+Phhk4Ed15hiOxxvbVk3Gl9cO4UnMf+RhRxTsqHLgxci1zilC6piYHFi
kCDgwg4aXO+9F2/Rhk5Gk8byVe4qVt0jZ7IjPniwSNq/kAoZjA9CmINpcHylFijH4P8iNzfC7vzL
ZXoHg60ngKqN5YTLQ0prIpI0mEPMvhMEebZM0k8KyhVCSH9VnFTs0Xm4CedpWUOTMPcfVl/HrWt1
lDD0rKgWzwVF65FksRgYFUICpGmpaSo7wOazJjiL4GkzcovGi02xeMpU/9oKhpDlNcJWDHTCNXgX
uGGkxYwzrVkZKo2uX+nm4X2c6HoZlHPnJ+K62ex29qiOpPpkLXf7SkQD6kfm4ID1nq0UhyFd+0Bf
V3rZzTuMBcV1UIhPeApDqUe9+pi4uVz6mccyATjEZbP7Vzx0zK0MVnvBrltMdiIVWGas+MOV05oz
wZQqcrM0NqsAuzVEuvHFtc8A7RtaOEptiPFzzg8KwmJBMan3260RzEHx6tTt/GJfA35de8Y0YOa1
mpHbFZS9GVE/H4ntOt4NAE4XEfU1hwBGw1bNYoWbY5iTwlEbo+fncsflOQgxEotqYuGOYErgU4CE
IGHvESBA/OAKj+Ijs5kfcNW6WBq56NXP+oXgLzyBVXOoT4ZZDoerth6t3/FbaY1Bu8pDv1jfQ7fL
6hmtmXm1SlfyN+nl6EKi+Jly+mNQ4IbzV7lwZgLZK0owx1UaUgjnBxeMheYam3TO/ze4O/zsF4OG
KqjG9zBsayU63q+lvena220fY/eABC+kynuAXY996X58q+DHYB9CQWTbFQoZkDKrjdDQHTWnVRm1
CBw5KWHUfz/GWCj50zohs68hjYu/nmKOjnEWgEXxXHiD4IOACvcjn7VcE5bDKazueAY3FQzlB1iH
rr4tFvhn8ItizHAxe13vofiWvlHwqmKTCi/5qOCz2CCcwk425vPdVHTTkDmW0kiOio6Bo8sqStVk
emsr1hlsMiYZvjAJhS5rwCg1gP4C46IrS6MeZVCvI41j2Vw5i/b1y239YTQdiilF5XwTBP0WufQ3
4qF46n/DaWs+Nrf79KOVufazOAjfrHGhocBUVScT2aA9qpQpbJAbJM7YFuncV9OKtwRdrnB83bwb
FJgGKVqUKrWhJWG7FJoWKphJ85MO+iZq64fGopwXNIvJr4dBU6jfGBcZgijX+Lc7+HqycmQ7vBw0
/d2/WoT30uQ3qh9K28y6Jy8kaxAibpCF303sx6KIKfVdJ7LJYfHVm/UK2srw8pRz0RA9+prUyCVy
qBuqupUE+iteOd8SxUOBg6hwdY36A3o88qSZUJRAdQBtZDhF7m1pnCL+NpjaTHRUyDmkKUKiMhrC
R6PpWjPyPASFoewf5JEL+vQgcwOEH/yagJC5dfTLe9Zh6Wg982VKZVyj7qVc4ONlb2c+HWcwNOTb
YTr2do2+vatXKy/d+WXUhR0am2ng1FZNpmXtIutnTEKAIw0xrB4Y6OOgWH6F60MU+KYDkz/mlDMY
y31bGkeN67AyMRUucW0M2W9Jk5Y6VpHf6YybXBUZt9tOof5u5vxYunvV/PBLxuvpsp8QIHV/Iwl+
8WakoyM76Pn4+/g6WJgF6d9IqqtrNUIpAkhDVa77fi8e/dtx83ZtVsf7P0Q2kwopyQ1fYOjzskhU
BazJIzlB3XMzuHMpgzRl6hWGQ4pfAHmoik6NQvr0X7Wf9l+VSAXDJ/hCa9GdxlMkAFRDRoBTTS4s
UhcVCZfZRpMC3fddLfW6c2kFUzl2mMS8PHg9yJXEuIlo/lGYj9Nu7GvksRFq8n9xTAfXgRatqxn5
JidO7fusdqWSlHmJzRWvCaQ/iWC0+dXYR2U+aXOK124hQQSlBxaIHDP/t+sof21pRm13zDclYsSm
zZiPtunlsPJCKAWZOtZhKqzDmiuK6ByZIb6thtxFlE5DBTFHc7zYF+o6o1vZ1hCRJgz5xtuh4s6a
Blwp3Ovo6yDAirr5OBc7l7s+66faOqCL72qM9iG+WVE5Cxvo9DgiBXjV9l6DsAYBHVqz3jW5drYQ
IE/yoYglEyLdzm+BHjTncIeGoSX6tTipc+ezCproNJP8IxZnAR8PpD6Ibo7xrFMdjHDZegZXshzj
5JG9GehaNYcB44X8exjrbIcBEdL0R5WR6KOlDqgAfoE/IWX0Bvj3DGwezi3Dx5JnfT+y/e+LMRsM
WXvEpBf5HBTd2Zos3Hod3cYAcL7puR06MqLk7uF6BN2DNIUWTwYNOqSal+S3p3Xf3xNzZVZLqsPK
PBoPFkR1V5qbycLsg/U87+uDJQL1Ofsq1UFdWIQtYzRrRWCoTpdoG+xamkFgc9y4FuJCYKA4l+Dl
bjXn8izs7PLAEEZLJ+qqnbNO1itSWGzMwVl3jKeB2MPwv/mhYy2Y7mThsXCqmexEkyj5GFzrfx/b
z74dg/6b0up/MoLmYvDJO92SAN9QOXn9cT+HMLJYfSHO4vcZomI36BKuD5kgHuDn3Z4ZAYknn7Hm
fMPeJbfiKoBBJcLMV6zPrdQ+HDBhPTgaK3+ccKdoiEIgPwmNwGAaOgsfP/D2ftS8FkFvbdT5IUIL
yYAVNyQoCvCC/J6lRBOzJk4OIm2kla82Yiv2DdIuCIhYaL00gQ4tsu1jkwqOWdga7mkZdrLtrEPR
Oa2DVbzEdMmq1OpB5BLW1zPNz6TcvFGtyqfo63mbR6cUewp8klXdUWu/6eD0wFyl/A4XwMQ1lebm
KtizFP95pMqACdmJv5Zw2axdOiYngmfIGy3xuwCYPK5UI+aL5hNqEViuW1vPkaaEskw0FN2a8Xut
CwXrKz7gppKpusynWNjzjNaoxgCRUfLxbAVCjztapllb2pXxhme4XS7NsIwIH5nSvxEmrsHa8eEP
qvNlNKpGET5Xr5Ou1Sf0uxZtKAQBSV0oHkOZHT/pL8yxQAvmw1ONkuZEoiD7Q2XRFrRAVQude7w7
ENFhuOBEe33VnuM4gPs4HZo8CIK1Uu09DP3+c5C1pNComyJsrA0dtvykp85jD5NoLqxxFJcpg2Ui
FCTWpbKgxwPhyXFSuL6qvsz5E9LWy0LLY9aKFMAE73EVb+0uhaiE8VtEhj17aIe0U/3b4Zbpaop7
KPy8fsPuQO5m868SnKW+YnhC1ASH7nTmlspsRdj7Qj5lSmOEZAieQxfzU1veP+FiOE77/pcBnXZs
nb9+YCYIpLKR2O64GItrB1w/Y4Ct4N9/0x4TKq8yoheULgIfrlDrEUwHlPcvPuuyO5hxgE9RPUyp
cgquar595RRDW0e+FqT4qOVcxsYLQQn0AMJfhfpNlwFptjK6/mrJ5SnQJEq/BAP3oGQWOdIeQTA7
dbKWF4kPycTPgJvcjNssdYsm53fBYS7VEG4nWKdjxt5mxRP0ArwA4tazL2F+Ek1iyc0M4ah9lJex
qNQspnY7npWx6IFi2bgfCP6FL0YAJmzElfeb2t+OfbxoFC9CYAhpZCRqf8HCFhxAp1/uDC78H5co
v0LyTg110/qm68tqB75BsTuLMR4og7xXvICF/BAXSWyptG5ldTKVXEARHY98ANOfer+l0cHFvDyR
b58bdnFpKMsy11wtTjfPSNyhIiQApvKOTjvfxcckCj43vIsbH0vsVDD3rYuOd8ik9L5Te3kWiL2w
eo+EIpDUEfrgBWmMBKMYTyf7B5/MI3xo6QHQ4CGZBg6WHw+4jtDAsCoIMI/XqDd7odTQu42hfQCl
t0/NS+5DivYKjr+riL8gB+csbbRK/tGcdB/+0arqHSW1Idbd+1ajgP2ysnVS1Ok8XvCVej9kxj8H
sGJFTSdv5tlSLdfE8gGKRShu6SvnK+bcHbPOEz7CuW9txfwNQU8LRHHR+TjXZGZRzyFxthSpGbXi
/Bz06AQXK0dhFhKLoUZnOtJWQMEip53LZhZ1eo54lZyW1Jfr6MhgLEP075axVnqiYXxHg65YrsCr
ct+PZ3HTtTsbTuebdL0nCadr/g1bF3yZ7ZblBvBl7V7PqNLkc0aZZLveNAFXVFdyhsGhAfz1G9qH
mkpdyeFPXU7FOuSXfLI0N/U1j/EIRbobYRraIKZq49SC6VTw2444QBXutS+l+q5X3oTNEsEjCuKg
/FJ69R+hGiukJZOsg9SN6cDzKPNGOsfTmKg+kaS8Eygu23E6NkQuq6ya/vXb4oG3InMc1FgNfjGb
JQ9FzsDZGUsEX8Ys7XG5NPeP5Xrwmxgobn0f6W4oPo/QiATlp8qQiM8yjvHmhRlLSUwgDWVKRU7V
Hu9TbKeauC9mv3oL7J6FTurILOCJkuPK08JMcHUFv/w1kx3bDKQXh78JzG97jC48n1auF1E5GZmP
Uma5OKnH6qxMVIL8P2nuDPtrtreu2XSDkA4TofkzPbvAbB7gR8vK2HkMdU+acgwsWCEvcBYhwqmK
dSq+Dl2YmwmVzGkpfLEFa4JvGKNDemgOJOK/VHez+UDWLr4zc4KWGehilGum6cFl+38BsncV5Fb1
3YoLLXPlSrG2Z0wG5zlsFt/otIS8m1k3oxMeOha2jCRQkgARNUmcc/SUt04OaiG71VGi5kSRj2c8
phgh7EUMmTI4EIC7XvX6MvpEAqOs+oelNG4mEo5gwab3V84HjCHwDeh7h1EvP4Hm1bz7v9f394vg
LDYzSih/K0I+yaxs8OYuIHSw48L+13FAo/7zVF4PK+7efUMP7wGOqAH07lvxzlgenXkCX5IGegUJ
nBVMjox6AS68OCPtGmp/QLVaHAIzvmbfpqyVnr6nRmz4lNRK2mAyUW16fhrD56d0niJ6lJPGt2Vz
TQvedjbgEa3O8QBXQ1otOzUTlOhVDxKD5EDkVar0SdZk41t2ws1aCW4ypKcRXsuzRaCFG/nWR0Ob
pBXsuDRlqqAQSYyipJuneM/J9la5WkaH5K/mXXfKNLJq5lyuUa5vjQWVLMBnPpxtGauG318HVVPp
siouXwij63cxeRllWliF6dCHWe58MJWUJicNmaeZENUW0Ik0l/nnI9qMcWooz25vRjJK8HbTQnhI
XAHN+E6FdXLvfnFCVqM40nHYrKmPidkzjq/OBXHvIeNnnOK1J7FVJJYPZgarX+f8QCI1ZN7ZfStr
j+v7S5SZoYfg+z8ArUY6veV1uOEgTopbod9WKKWQNgOARQuUwVLsMRBYRXjRffrEMeKptMCi9V0E
Tn8Fpof+Xs9UrKF7ntFAPoJnKNtYD686jFah+vKuCm9s82qQlFAVa3s0EfEtbaEwKFTkAvB8FxqH
YhSoc02uMYpCpZOoQZtW2ZSLjEtp42lMC+fez9BC3UP1nOGKUX6B9U33/LUmsAn+xR72NVFgLjoj
I3mYA5yY8DnirJ8PxHB+dO8rDxGfLxAHOMbp/i7+FBv6vHX0ybN2jlsp8hQ3ivqZYbwLwjXsNNAD
gJi7LypCK3YXfzjsGCeYLCDghglENOj6IRNxb5T4yoS3s8bKnc3rGr/g7Rr/TD99rawo53T8qIRr
Hkx+A7wc5tu1VjFklJtPjearYAe4En5uI+SOzNI3eAB6ttpwme1o41C6oNMoGU1daEHhyJB+igfV
wklnGn2wG+VAhauXPWVq0EmUGTBw80pxkpcasmFX5L2otH+7VSjN+BVsfEtFsxk0QIez+LOiZg70
HVCoYiL5z/ZMI62+Zoin5sHErlzybc3QBzts7ShkJRV0Q5M1jzh/MiRfGpwI8WTP2rVv+5TV2q+y
m8uG3rfZ5YOxtXkgdXytypnW8OKgeVp4XsMum50Bv1iM3TZiaFyiBIAiasr/i9WE6L0RHTosadrE
cOuH9LDY+XoiIJoA2V7yg+DBpmApVeUd7ZG5XPhJ8T3QlfmEsozeykXIz0Uuwj69crOw/jGE4CSh
IVdctRLIVFjt+yi5t5VT9L6OuA5QNwqK3RHuM9niXwgqhhUvKRe1GUok4t+6K1PV+AYa28DjT4A/
EqfRVXdoOqIWnNIeOTbUZeVuweJdsVMMhKVkNuRl+s6LIMHUFjX4HeQjkTwhMYcpleEevsufyTIC
V/1X7UnqHLzO17JBtwZT/N0NDCsoWG2oOD5I0/LGIjnhq/5sul05VqsQXWBd12LqXYjxfDoDKBIp
gFes8k1QdlwVRWET1Da6FxcLH86JLlpWowQupWwxiOndjP7P2CLHNKUFji2ZSI8ihk/Rlp0jU85H
/3OvnXGCDBTAoVi47Yhd5kAPWptp4KsvAozwCyR7tjEJcdg2FS+FfWnSyBHHjMJovwx9/Z6OaStt
6/Sg55zk2OHWvk0lu7Fz0SaRuHiKRjisU0Hz/JAi4XGrx7XkVMoQObOqylU9GuEbMKnLvL4D7Vlb
BZdY7NtNKUWIdA3vs5cb8Uc7uo/doMimJrx71MBe8fY9cew6psg7+IPZFwKp5XknHzNy2iMtndFT
Kk0qxppaVxxZtbIiw32+t4FOU2mYzzt1PZr0K7bWLJ/8dskHik9wHjfRgxdEb14d4EfImEr5CX7V
l6wxXobcU9K9j9GMDzlXlk8FBrttzdqbFqF0ljBTzgF3uZx8eFA3D0h7/mrKQ4AT8d/B4GlJm4ad
IxgpMbimI++YYTjlCO6wl/uFjl3JFo/YPNpva3Vnu6GcDrZbZLgeGr1mCYXS2tVDmUsHo7H1M7pF
wRr3Tyzr27TnArXLMdFU8/rq9cGoonPE32qe2nW0vizLsiG2XV5trJ1hPu+Zs0i73HeM8lHg2K6+
iu/8Z7WMqK5HI4fXyTMy4o7oSMPHm/6yEMoZi8tRUOVUwJ4p+ef6RCRsrBfZK82IJsAVEWnMj27V
MwSKSpjmkDqs+AnqqDT+7iDHv213Ei6LMjofp+9VK4sGC1oPZdsEpfi7TuQVDW1YxHaJWgKom29T
8pyAPVQcYBkV6pZDQKiHaF0b91z/AxXEHfKqaYBgdtKur3F60PdB702zHW1HcbZsi7JfQKeL6nsP
y/kqbTOL9X55QgnAv02W/Op5JZsIxFAU2hMYRnAUy55w+7QILNoqAPSOhiZ6vRwdUvcDag7uSm9M
gDCiHPdSohmXoDGV0Xny4EM1kPbrwOprP9HMs+zFNEW5kAd/Y7n+YeuwkBE/LrWWNitl2DJ5rdQx
t4Fe0YXNwvVIiZVH4ImC47ltTZ5bbZkDxKy1y46+j5oZ8srJ8yzBQ0HgQqybih8K1sWe2Qetli7G
eKCXxFeU5sd+OU+dz8NK/1B5zN4I2++xyiXryblGNmUAr0LnQM7b0/6F8+yLeWnp+GFiqjXhyqML
MTR4BvKhB0dCBLgdVHXmVBcL2/jzJJ5ExXjuElU9WiL0CkHAuJmrn/d19e7GDafhofVT4+PxjcVy
rp0ywKSMiOBRJ21h0RBZNCAXDV7oJYeVjQql/cxORz/LuRPYCLVDMFs2chmSP1lQBZFZNI/iZ+cc
i+wi8IRdaaWsoh6Z/EhITayJoCk/tZ8VBpEPtcm8/2DfV6OmOYRS51UFDl2aGiyY+CYv7XWiBX27
T18HOD25rHCeTMozjWQQ/9EU5hBQtn5L+RF16vmxS0TcJw+HtEyCy7q0eCSr5r54RwXnlUsqaQTk
sDk4Onv0CbBTPvF85iJ8OzAuK3w6yHdtrltKx91gNXk7D5oX03FhO1/gjGPtF7AYJ9fi9y95NsuJ
LPcyfyEbVXcI5kJYU9OZvMOiNsG7/j8S58Yb8CG3ked5dq2TEV32xwwZ2d5SrC3+jqezQx9aXTEE
K4hz9cEgp/hvXnvl2MqR1zRF9ePPmmusq1aJMsj/5uC2THlnBC9jz/Cf852ObI87MSImTF6+EO/z
6t1k9M8QKszg0V5tDX5c3QmsWyvz3FxZPZJyR3Z6DnXI3b1DEbqu7tguc5pW8cetsyQ++Vk/Hfo8
H/TQay50pIigQK6ghWijak//iKVJLogV2hpkqTf08s+XP1R6l44mN7gVwUfLSg3DyHIkZ50MdrSy
2kztuvg7sp43qywZqtOUvGeKdhRf6Mkbe32rVz5C77Uvv+PwIfr34z8bq6yoNLiT5LWYDo9XmcS1
z5AC48/TnrV49FlhOj4uzZT5P16iC9LHwrXl/wPC8UUl/Lr9DPU5hsmGKGk4Z/AUm7y9omJHzDLK
G6PhoOl1iMolX1tPLkclFgnCY683TTN2pZMraWkHfQpK9NaaId2ZHUU/2K+fpAVpzPsJXi1XIsbf
1LMu+qdOLoKXyIf8hF19BN1MK5IHMsfLWNF0rLJcc+s5kn1v7+UjmBooM10qCAjneSAX5CJDrYXm
eDMA+osDLj2/GHGmhjtBBXpBo3ZcjQVw4CyNF67en7S3Mz3GN9aMB52ggrrZV/h1h8LnVu5hLIA9
Lsd/WYUqphKAuFx2M5nDWRx6+DpZqDTsDL20fvcGklqCRHjL8OTJyE+0Nv5lp6JNHAtignfLMKv3
Z17zu5CGDlmcyaiWa/6BBHaX6nQco1EeoVe5hcj1D7ztMfnsBWxYpry0H4O6Go2TO202e6p4/uSQ
sjM93nA3aa43HcdFaqU5qKdwr4fIesxQtFRNFAOTtOe1nl28oAj4WAgk3ukKqHPU/5lVKx30kQZA
juC/Htz2tqMZYy6qFsgjjt+2T+I92KbI37yxSPnUDHUC+577H7xrcclyvZUtca+pCPIVXEglPfrs
8JQ/ILMSGySkvgVW+rnjhXGzUZKpb1v0ErhPI3+CZr3HGMgaIym1Js6dPYRq7nizBW0wUT7FZyhZ
hi+kInpcQm77XkV6+7zitlGLJ7o5cR8jPqzkhd34grKIvYmVSoujCQUoUXB4jdjzuf0BzKAbj1eY
+JvlrVIEhXHE17qaWMwc101pw92fgxym7a0fhoXt+iISh+EfL+H1pYc39k6J1p5JRKzuAxwtDw+R
xupxgoS45B5/G+MPG1jnETebEDP1Z06iKnqOK34z/7oXdz/LnD55LvRKnZgz07ksCglQzBq7773m
w+wj+clEu/Sm3jI2pVHUNTPMApHNA39nEHOpNQHYA806wj+cmbvIPHBQ76eZ54mqQfJl7vX2I/sV
vKRDAIoaTMWq4dlczZsJ1GvV9wJakhHLtOb5OJeorbfkFijwIWv5/2fkO3YMw0hqkGjeec0sVDuB
D1nk+6Wjs+RGgkzcPnFCnpoZTGqUbg22g8/zLBKmQnuAt3mGs+3vpKI0uK6ZLJCPCuGW632I6Z3s
QkJ43fGA8eXtoNz/CrmFePbO1KtzRG/ssZUcjG75iKiQG80W6F+9FdbwDGVStUEll58kxoim+l5L
Bo2+/tCZC3nKo0fnOkOW9W749ngrf7wPpEg6LZEtT8aBds9sY9Et8AjfQFpVKLhDsM8T2btafkQV
2sssbpdhqLkMkwm+M6jnvfw/xAmH38zIQ49c27JGR240DLfRCX52c26IpOq37DWxaJe8Vj5sNGzR
N/bwZcbYAoRWlDG8Mo/YFfdi3sfWw2SWRtz+uAVAj0coP+c6tgm8/fE8b5gE5i8q2ONIeNI43dJ8
aMmxlY/R5fRLSSMmd/4litNYrau2cPWmgRl2amPl/8YB1v2GIXcI4JhAA3SHCO2kkXeReJbL+ynA
Hu+zuEgbVsR6ompklzS4ceBy/xacCdxfC8iEkRgoDpxnawsPmW3NLhFlDm9A4XL7VydcrxnEl3wC
ScQaVHSfynjWsdYBOJTapqMVIttwlasdHX0zZ6U5Me9Yt5SJKq0a5k2HAoXhMfccupNUTJm49s3g
UfLv6jT2vWQk1rYI8d2akA7YxlGMO+tATTa8akNhefgJ9BXsKthoHJ6zjdPu6UKFzJMMq2uAxKPd
1qupn8B7mJQaI2aozxZPKJag4W3Ww8AHUUNLUcfZpnIB8K01y2em8CaSN0NpcGzZ6XqUXzCzX1QB
cho4m39AAixPuwggWk3fxqxFotPgsDCer7eujE2Q2A2WKRuWoCumCnZ4HWQWffgmX/IsCLE+pzAx
U91P7KXoNXAztrGBr+pIa4GVJjpJcSJYS5KNnUUEyKZKbMmPKR10UCwi5gSN79nQfF6SGKkBrSi+
grKmKS/JLrRzvPLHvxE3MnLto5BaicqEybiojqSxl8Mx1G78n4Q21v7dnGtufwOMknxlNkvWJTkx
XiRZnilhzZWveRJjeVwsEvkXjnp4kKt8NJ9Hd8K6q4TnfajFdtK+C9NlH3AR4YvwL1yC4hFbuxIz
vU/+oeNaOLTAtFTSnW7gkOzV5NOE0PgU14CwiKXYtfr4lrBBNMoRQpcJPIbUIy2Xy5Lckw0KE5JC
qZxm3dt/5QAK85qpM0NkMC11kObDNAtm/4fqVtnj1IcPZNYi0D6Y8ApumVUwFqQBh4W2EO7eCuIZ
aqETXCErm63wdE2hRGxGQ7kY
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  slot_reset_n_d,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input slot_reset_n_d;
input w_sdram_refresh;
input w_sdram_write;
input w_sdram_valid;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n245_6;
wire n581_6;
wire n292_3;
wire n302_3;
wire n383_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n523_24;
wire ff_main_timer_12_6;
wire n917_4;
wire ff_write_8;
wire n274_9;
wire n259_11;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n353_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n527_13;
wire n10_4;
wire n10_5;
wire n810_6;
wire n356_4;
wire n544_5;
wire n544_6;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n262_14;
wire n262_15;
wire n265_14;
wire n268_12;
wire n271_13;
wire n529_10;
wire n468_11;
wire n468_12;
wire n20_7;
wire n463_7;
wire n320_11;
wire n316_11;
wire n314_11;
wire n312_11;
wire n352_7;
wire n544_7;
wire ff_main_timer_12_8;
wire ff_write_10;
wire n259_14;
wire n262_16;
wire n265_15;
wire n262_18;
wire ff_main_timer_12_10;
wire n390_6;
wire n383_6;
wire n371_6;
wire n387_5;
wire n356_6;
wire ff_sdr_address_9_7;
wire n471_13;
wire n271_16;
wire n265_17;
wire n529_12;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n465_12;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_main_state[1]),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'h4000;
  LUT4 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n810_s2.INIT=16'h4000;
  LUT4 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(n10_5) 
);
defparam n245_s3.INIT=16'h4000;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n292_s0 (
    .F(n292_3),
    .I0(ff_main_timer_12_6),
    .I1(n810_6),
    .I2(n356_4),
    .I3(ff_main_state[0]) 
);
defparam n292_s0.INIT=16'h4000;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_main_timer_12_6),
    .I1(n10_5),
    .I2(n810_6),
    .I3(ff_main_state[0]) 
);
defparam n302_s0.INIT=16'h4000;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_6),
    .I1(n383_6) 
);
defparam n383_s0.INIT=4'hE;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_6) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(slot_reset_n_d),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_5),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'h35;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT2 n523_s20 (
    .F(n523_24),
    .I0(n245_6),
    .I1(n581_6) 
);
defparam n523_s20.INIT=4'hE;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_10) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT2 n917_s1 (
    .F(n917_4),
    .I0(slot_reset_n_d),
    .I1(n810_5) 
);
defparam n917_s1.INIT=4'h7;
  LUT3 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n10_3) 
);
defparam ff_write_s3.INIT=8'hF4;
  LUT3 n274_s5 (
    .F(n274_9),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n245_6) 
);
defparam n274_s5.INIT=8'hF4;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(ff_main_state[4]),
    .I2(n259_13),
    .I3(ff_write_9) 
);
defparam n259_s7.INIT=16'hBEAA;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_17),
    .I1(ff_main_state[2]),
    .I2(n265_14),
    .I3(ff_write_9) 
);
defparam n265_s8.INIT=16'h7D55;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(n810_5),
    .I1(n268_12),
    .I2(n245_6),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h030E;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(ff_write_9),
    .I2(n10_3),
    .I3(n271_16) 
);
defparam n271_s8.INIT=16'hF4FF;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n914_5),
    .I1(n259_12),
    .I2(n468_11),
    .I3(n468_12) 
);
defparam n468_s5.INIT=16'hEF00;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n529_10),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n529_10),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n529_10),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n529_10),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n529_10),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n529_10),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT4 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(w_sdram_refresh),
    .I2(n20_7),
    .I3(n10_5) 
);
defparam n20_s1.INIT=16'h4000;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n529_10),
    .I1(ff_sdr_ready),
    .I2(n523_24),
    .I3(n463_7) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_11),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT3 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(ff_main_timer[10]) 
);
defparam n314_s4.INIT=8'hB4;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n314_11),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_5),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_6),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT3 n352_s1 (
    .F(n352_6),
    .I0(n371_6),
    .I1(n352_7),
    .I2(ff_main_timer[3]) 
);
defparam n352_s1.INIT=8'h14;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(n316_11) 
);
defparam n348_s1.INIT=8'h14;
  LUT3 n346_s1 (
    .F(n346_6),
    .I0(n371_6),
    .I1(ff_main_timer[9]),
    .I2(n314_11) 
);
defparam n346_s1.INIT=8'h14;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n314_11),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT2 n527_s7 (
    .F(n527_13),
    .I0(ff_sdr_ready),
    .I1(n544_5) 
);
defparam n527_s7.INIT=4'h1;
  LUT3 n10_s1 (
    .F(n10_4),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[2]) 
);
defparam n10_s1.INIT=8'h0E;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n10_s2.INIT=4'h4;
  LUT2 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n810_s3.INIT=4'h1;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n356_s1.INIT=4'h1;
  LUT4 n544_s2 (
    .F(n544_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n544_s2.INIT=16'h1000;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(ff_row_address[5]),
    .I1(n581_6),
    .I2(n245_6),
    .I3(n544_7) 
);
defparam n544_s3.INIT=16'h5C13;
  LUT3 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(ff_main_state[1]),
    .I2(n810_5) 
);
defparam ff_write_s4.INIT=8'h0B;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n259_s8.INIT=4'h8;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n259_14) 
);
defparam n259_s9.INIT=16'hC500;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n262_16) 
);
defparam n262_s10.INIT=16'hC500;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(ff_write_10),
    .I1(ff_main_state[1]),
    .I2(n810_5),
    .I3(ff_main_state[3]) 
);
defparam n262_s11.INIT=16'h000B;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n265_15) 
);
defparam n265_s10.INIT=16'hC500;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(ff_main_state[0]) 
);
defparam n268_s8.INIT=16'hC500;
  LUT4 n271_s9 (
    .F(n271_13),
    .I0(ff_do_main_state),
    .I1(ff_main_timer_12_6),
    .I2(ff_sdr_ready),
    .I3(ff_main_state[0]) 
);
defparam n271_s9.INIT=16'hA35C;
  LUT2 n529_s6 (
    .F(n529_10),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n529_s6.INIT=4'h4;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT2 n468_s7 (
    .F(n468_12),
    .I0(n390_6),
    .I1(n544_5) 
);
defparam n468_s7.INIT=4'h1;
  LUT2 n20_s2 (
    .F(n20_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]) 
);
defparam n20_s2.INIT=4'h4;
  LUT2 n463_s2 (
    .F(n463_7),
    .I0(n387_5),
    .I1(n390_6) 
);
defparam n463_s2.INIT=4'h1;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT4 n316_s5 (
    .F(n316_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam n316_s5.INIT=16'h0100;
  LUT3 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n316_11) 
);
defparam n314_s5.INIT=8'h10;
  LUT2 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]) 
);
defparam n312_s5.INIT=4'h1;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s4.INIT=16'hBBF0;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s4.INIT=16'h0001;
  LUT4 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam ff_write_s5.INIT=16'hFB8F;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n259_s10.INIT=16'h8000;
  LUT3 n262_s12 (
    .F(n262_16),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n262_s12.INIT=8'h80;
  LUT2 n265_s11 (
    .F(n265_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n265_s11.INIT=4'h8;
  LUT4 n262_s13 (
    .F(n262_18),
    .I0(n262_14),
    .I1(n262_15),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n262_s13.INIT=16'h8999;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(ff_main_timer_12_8),
    .I3(n316_11) 
);
defparam ff_main_timer_12_s5.INIT=16'h1000;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n810_6) 
);
defparam n390_s2.INIT=16'h1000;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0004;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_6) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[0]),
    .I1(n810_6),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n387_s1.INIT=16'h0001;
  LUT4 n356_s2 (
    .F(n356_6),
    .I0(ff_main_state[0]),
    .I1(n810_6),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n356_s2.INIT=16'h0004;
  LUT3 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(n245_6),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=8'hEF;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s7.INIT=8'h20;
  LUT3 n271_s11 (
    .F(n271_16),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(n371_6) 
);
defparam n271_s11.INIT=8'h0B;
  LUT3 n265_s12 (
    .F(n265_17),
    .I0(n245_6),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n265_s12.INIT=8'h45;
  LUT3 n529_s7 (
    .F(n529_12),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s7.INIT=8'h20;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_10),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer_12_10) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_10) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n383_6),
    .I3(n390_6) 
);
defparam n465_s6.INIT=16'h0007;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_18),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFCE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n292_3),
    .CLEAR(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_4) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_12),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_13),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_6) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_6) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_6) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_6) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_6) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_valid;
wire slot_data_dir_d;
wire ff_valid_7;
wire w_bus_write;
wire w_iorq_rd;
wire w_register_write;
wire w_bus_vdp_rdata_en;
wire ff_busy;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire w_sdram_refresh;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [1:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(GND) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(busdir_d_5),
    .I2(slot_a_d[3]),
    .I3(w_iorq_rd) 
);
defparam busdir_d_s.INIT=16'h4000;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[4]),
    .I1(slot_a_d[5]),
    .I2(slot_a_d[6]),
    .I3(slot_a_d[7]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .ff_busy(ff_busy),
    .w_register_write(w_register_write),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .slot_data_dir_d(slot_data_dir_d),
    .ff_valid_7(ff_valid_7),
    .w_bus_write(w_bus_write),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_address(w_bus_address[1:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .ff_valid_7(ff_valid_7),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_register_write(w_register_write),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_busy(ff_busy),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_sdram_refresh(w_sdram_refresh),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
