Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/work/util/job_launching/../../sim_run_10.1/gpgpu-sim-builds/gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0:/work/gpu-simulator/gpgpu-sim/lib/gcc-7.5.0/cuda-10010/release:/usr/local/nvidia/lib:/usr/local/nvidia/lib64
doing: cd /work/util/job_launching/../../sim_run_10.1/backprop-rodinia-2.0-ft/4096___data_result_4096_txt/QV100-PTX
doing: export OPENCL_CURRENT_TEST_PATH=/work/util/job_launching/../../sim_run_10.1/backprop-rodinia-2.0-ft/4096___data_result_4096_txt/QV100-PTX
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/work/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda/bin:/usr/local/nvidia/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/opt/nvidia/nsight-compute/2022.3.0
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /apps/src/..//bin/10.1/release/backprop-rodinia-2.0-ft 4096 ./data/result-4096.txt


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency f4dac2716d6a883d9d6f8c2699b636f5  /apps/bin/10.1/release/backprop-rodinia-2.0-ft
Extracting PTX file and ptxas options    1: backprop-rodinia-2.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: backprop-rodinia-2.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: backprop-rodinia-2.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: backprop-rodinia-2.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: backprop-rodinia-2.5.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    6: backprop-rodinia-2.6.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    7: backprop-rodinia-2.7.sm_75.ptx -arch=sm_75
                   0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /apps/bin/10.1/release/backprop-rodinia-2.0-ft
self exe links to: /apps/bin/10.1/release/backprop-rodinia-2.0-ft
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /apps/bin/10.1/release/backprop-rodinia-2.0-ft
Running md5sum using "md5sum /apps/bin/10.1/release/backprop-rodinia-2.0-ft "
self exe links to: /apps/bin/10.1/release/backprop-rodinia-2.0-ft
Extracting specific PTX file named backprop-rodinia-2.1.sm_30.ptx 
Extracting specific PTX file named backprop-rodinia-2.2.sm_35.ptx 
Extracting specific PTX file named backprop-rodinia-2.3.sm_50.ptx 
Extracting specific PTX file named backprop-rodinia-2.4.sm_60.ptx 
Extracting specific PTX file named backprop-rodinia-2.5.sm_62.ptx 
Extracting specific PTX file named backprop-rodinia-2.6.sm_70.ptx 
Extracting specific PTX file named backprop-rodinia-2.7.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x562293e024e0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing backprop-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node was declared previous at backprop-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix was declared previous at backprop-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node was declared previous at backprop-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix was declared previous at backprop-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node was declared previous at backprop-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix was declared previous at backprop-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node was declared previous at backprop-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix was declared previous at backprop-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node was declared previous at backprop-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix was declared previous at backprop-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Parsing backprop-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %f20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at backprop-rodinia-2.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE10input_node was declared previous at backprop-rodinia-2.1.sm_30.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ22bpnn_layerforward_CUDAPfS_S_S_iiE13weight_matrix was declared previous at backprop-rodinia-2.1.sm_30.ptx:33 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:145 skipping new declaration
GPGPU-Sim PTX: Warning %f0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %f16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:146 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:147 skipping new declaration
GPGPU-Sim PTX: Warning %fd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd19 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd20 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd21 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd22 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd23 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %fd24 was declared previous at backprop-rodinia-2.1.sm_30.ptx:148 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at backprop-rodinia-2.1.sm_30.ptx:149 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-2.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=21, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=17, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-2.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=21, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=17, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-2.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=23, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=20, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-2.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=20, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=20, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-2.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=20, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=20, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-2.6.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=27, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=22, lmem=0, smem=1088, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from backprop-rodinia-2.7.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=28, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=20, lmem=0, smem=1088, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x562293e023a0, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 4096
Starting training kernel
Performing GPU computation
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff141cdd88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff141cdd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff141cdd78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff141cdd70..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff141cdd6c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff141cdd68..

GPGPU-Sim PTX: cudaLaunch for 0x0x562293e023a0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e68 (backprop-rodinia-2.7.sm_75.ptx:48) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e98 (backprop-rodinia-2.7.sm_75.ptx:57) cvta.to.global.u64 %rd1, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1f50 (backprop-rodinia-2.7.sm_75.ptx:80) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2028 (backprop-rodinia-2.7.sm_75.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1fa0 (backprop-rodinia-2.7.sm_75.ptx:93) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (backprop-rodinia-2.7.sm_75.ptx:108) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2020 (backprop-rodinia-2.7.sm_75.ptx:112) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2028 (backprop-rodinia-2.7.sm_75.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2048 (backprop-rodinia-2.7.sm_75.ptx:119) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2090 (backprop-rodinia-2.7.sm_75.ptx:132) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2050 (backprop-rodinia-2.7.sm_75.ptx:120) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2058 (backprop-rodinia-2.7.sm_75.ptx:123) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,256,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 8325
gpu_sim_insn = 6557696
gpu_ipc =     787.7112
gpu_tot_sim_cycle = 8325
gpu_tot_sim_insn = 6557696
gpu_tot_ipc =     787.7112
gpu_tot_issued_cta = 256
gpu_occupancy = 39.1989% 
gpu_tot_occupancy = 39.1989% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.6446
partiton_level_parallism_total  =       2.6446
partiton_level_parallism_util =      26.3665
partiton_level_parallism_util_total  =      26.3665
L2_BW  =     122.4539 GB/Sec
L2_BW_total  =     122.4539 GB/Sec
gpu_total_sim_rate=218589

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 246
	L1D_cache_core[1]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 235
	L1D_cache_core[2]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 225
	L1D_cache_core[3]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 227
	L1D_cache_core[4]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 217
	L1D_cache_core[5]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 261
	L1D_cache_core[6]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 251
	L1D_cache_core[7]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 303
	L1D_cache_core[8]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 268
	L1D_cache_core[9]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 262
	L1D_cache_core[10]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 239
	L1D_cache_core[11]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 221
	L1D_cache_core[12]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 262
	L1D_cache_core[13]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 267
	L1D_cache_core[14]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 208
	L1D_cache_core[15]: Access = 392, Miss = 160, Miss_rate = 0.408, Pending_hits = 48, Reservation_fails = 247
	L1D_cache_core[16]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 188
	L1D_cache_core[17]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 188
	L1D_cache_core[18]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 192
	L1D_cache_core[19]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 152
	L1D_cache_core[20]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 197
	L1D_cache_core[21]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 156
	L1D_cache_core[22]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 218
	L1D_cache_core[23]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 219
	L1D_cache_core[24]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 167
	L1D_cache_core[25]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 147
	L1D_cache_core[26]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 202
	L1D_cache_core[27]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 157
	L1D_cache_core[28]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 213
	L1D_cache_core[29]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 150
	L1D_cache_core[30]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 214
	L1D_cache_core[31]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 184
	L1D_cache_core[32]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 174
	L1D_cache_core[33]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 155
	L1D_cache_core[34]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 174
	L1D_cache_core[35]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 198
	L1D_cache_core[36]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 202
	L1D_cache_core[37]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 158
	L1D_cache_core[38]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 215
	L1D_cache_core[39]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 218
	L1D_cache_core[40]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 161
	L1D_cache_core[41]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 155
	L1D_cache_core[42]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 191
	L1D_cache_core[43]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 168
	L1D_cache_core[44]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 220
	L1D_cache_core[45]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 155
	L1D_cache_core[46]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 214
	L1D_cache_core[47]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 215
	L1D_cache_core[48]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 173
	L1D_cache_core[49]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 145
	L1D_cache_core[50]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 216
	L1D_cache_core[51]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 165
	L1D_cache_core[52]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 185
	L1D_cache_core[53]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 173
	L1D_cache_core[54]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 192
	L1D_cache_core[55]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 267
	L1D_cache_core[56]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 177
	L1D_cache_core[57]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 154
	L1D_cache_core[58]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 208
	L1D_cache_core[59]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 222
	L1D_cache_core[60]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 173
	L1D_cache_core[61]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 155
	L1D_cache_core[62]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 193
	L1D_cache_core[63]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 155
	L1D_cache_core[64]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 173
	L1D_cache_core[65]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 162
	L1D_cache_core[66]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 170
	L1D_cache_core[67]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 240
	L1D_cache_core[68]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 141
	L1D_cache_core[69]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 165
	L1D_cache_core[70]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[71]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 155
	L1D_cache_core[72]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 177
	L1D_cache_core[73]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 158
	L1D_cache_core[74]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 154
	L1D_cache_core[75]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 204
	L1D_cache_core[76]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 139
	L1D_cache_core[77]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 156
	L1D_cache_core[78]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 161
	L1D_cache_core[79]: Access = 294, Miss = 120, Miss_rate = 0.408, Pending_hits = 36, Reservation_fails = 188
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 10240
	L1D_total_cache_miss_rate = 0.4082
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 15531
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3072
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8007
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 7524
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 149, 116, 127, 116, 138, 116, 127, 116, 
gpgpu_n_tot_thrd_icount = 6557696
gpgpu_n_tot_w_icount = 257280
gpgpu_n_stall_shd_mem = 5110
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9728
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1060
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4050
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51474	W0_Idle:92868	W0_Scoreboard:616502	W1:0	W2:26624	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:42240	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:188416
single_issue_nums: WS0:73472	WS1:59392	WS2:65024	WS3:59392	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77824 {8:9728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 389120 {40:9728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 356 
max_icnt2mem_latency = 191 
maxmrqlatency = 0 
max_icnt2sh_latency = 77 
averagemflatency = 229 
avg_icnt2mem_latency = 110 
avg_icnt2sh_latency = 9 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15629 	6387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2930 	8075 	9791 	1220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13429 	4821 	2114 	1151 	482 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        291       316       321       319       301       309         0         0         0         0         0         0         0         0         0         0
dram[1]:        326       326       330       330       330       309         0         0         0         0         0         0         0         0         0         0
dram[2]:        318       316       321       340       321       303         0         0         0         0         0         0         0         0         0         0
dram[3]:        311       313       319       334       332       325         0         0         0         0         0         0         0         0         0         0
dram[4]:        306       327       322       315       317       310         0         0         0         0         0         0         0         0         0         0
dram[5]:        324       351       332       348       301       313         0         0         0         0         0         0         0         0         0         0
dram[6]:        298       323       314       327       315       308         0         0         0         0         0         0         0         0         0         0
dram[7]:        308       341       338       323       305       300         0         0         0         0         0         0         0         0         0         0
dram[8]:        318       354       334       328       352       332         0         0         0         0         0         0         0         0         0         0
dram[9]:        337       355       333       325       345       338         0         0         0         0         0         0         0         0         0         0
dram[10]:        309       330       332       311       341       318         0         0         0         0         0         0         0         0         0         0
dram[11]:        300       354       327       311       338       321         0         0         0         0         0         0         0         0         0         0
dram[12]:        303       315       335       333       324       313         0         0         0         0         0         0         0         0         0         0
dram[13]:        302       311       321       306       325       318         0         0         0         0         0         0         0         0         0         0
dram[14]:        293       317       314       321       312       349         0         0         0         0         0         0         0         0         0         0
dram[15]:        322       325       313       312       338       294         0         0         0         0         0         0         0         0         0         0
dram[16]:        338       309       339       338       316       320         0         0         0         0         0         0         0         0         0         0
dram[17]:        323       294       320       329       290       302         0         0         0         0         0         0         0         0         0         0
dram[18]:        340       333       336       353       326       325         0         0         0         0         0         0         0         0         0         0
dram[19]:        306       322       317       324       318       299         0         0         0         0         0         0         0         0         0         0
dram[20]:        322       312       333       353       313       337         0         0         0         0         0         0         0         0         0         0
dram[21]:        323       297       313       314       322       298         0         0         0         0         0         0         0         0         0         0
dram[22]:        354       306       328       319       289       317         0         0         0         0         0         0         0         0         0         0
dram[23]:        316       301       316       356       292       328         0         0         0         0         0         0         0         0         0         0
dram[24]:        321       330       336       320       311       301         0         0         0         0         0         0         0         0         0         0
dram[25]:        306       331       327       318       302       305         0         0         0         0         0         0         0         0         0         0
dram[26]:        305       305       322       317       298       330         0         0         0         0         0         0         0         0         0         0
dram[27]:        304       342       345       305       327       334         0         0         0         0         0         0         0         0         0         0
dram[28]:        318       323       341       318       297       319         0         0         0         0         0         0         0         0         0         0
dram[29]:        316       324       344       317       304       334         0         0         0         0         0         0         0         0         0         0
dram[30]:        302       348       320       318       301       297         0         0         0         0         0         0         0         0         0         0
dram[31]:        309       351       311       316       311       330         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4890 n_nop=4890 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 4890i bk1: 0a 4890i bk2: 0a 4890i bk3: 0a 4890i bk4: 0a 4890i bk5: 0a 4890i bk6: 0a 4890i bk7: 0a 4890i bk8: 0a 4890i bk9: 0a 4890i bk10: 0a 4890i bk11: 0a 4890i bk12: 0a 4890i bk13: 0a 4890i bk14: 0a 4890i bk15: 0a 4890i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4890 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4890 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4890 
n_nop = 4890 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 342, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 346, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 342, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 348, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 342, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 346, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 338, Miss = 8, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 323, Miss = 8, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 347, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 326, Miss = 8, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 346, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 328, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 374, Miss = 16, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 331, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 379, Miss = 16, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 342, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 376, Miss = 16, Miss_rate = 0.043, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 322, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 346, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 340, Miss = 8, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 341, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 346, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 345, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 343, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 344, Miss = 8, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 22016
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0233
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=22016
icnt_total_pkts_simt_to_mem=22016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22016
Req_Network_cycles = 8325
Req_Network_injected_packets_per_cycle =       2.6446 
Req_Network_conflicts_per_cycle =       1.7511
Req_Network_conflicts_per_cycle_util =      17.4587
Req_Bank_Level_Parallism =      26.3665
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9702
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0413

Reply_Network_injected_packets_num = 22016
Reply_Network_cycles = 8325
Reply_Network_injected_packets_per_cycle =        2.6446
Reply_Network_conflicts_per_cycle =        1.5801
Reply_Network_conflicts_per_cycle_util =      14.5670
Reply_Bank_Level_Parallism =      24.3810
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1497
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0331
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 218589 (inst/sec)
gpgpu_simulation_rate = 277 (cycle/sec)
gpgpu_silicon_slowdown = 5223826x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff141cdd88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff141cdd84..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff141cdd78..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff141cdd80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff141cdd70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff141cdd68..

GPGPU-Sim PTX: cudaLaunch for 0x0x562293e024e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2238 (backprop-rodinia-2.7.sm_75.ptx:204) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f8 (backprop-rodinia-2.7.sm_75.ptx:231) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,256,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 7700
gpu_sim_insn = 3539296
gpu_ipc =     459.6488
gpu_tot_sim_cycle = 16025
gpu_tot_sim_insn = 10096992
gpu_tot_ipc =     630.0775
gpu_tot_issued_cta = 512
gpu_occupancy = 37.4309% 
gpu_tot_occupancy = 38.5126% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1192
partiton_level_parallism_total  =       3.8336
partiton_level_parallism_util =      25.0273
partiton_level_parallism_util_total  =      25.4913
L2_BW  =     237.0404 GB/Sec
L2_BW_total  =     177.5126 GB/Sec
gpu_total_sim_rate=197980

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1146
	L1D_cache_core[1]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1173
	L1D_cache_core[2]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1161
	L1D_cache_core[3]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1271
	L1D_cache_core[4]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1123
	L1D_cache_core[5]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1223
	L1D_cache_core[6]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1150
	L1D_cache_core[7]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1302
	L1D_cache_core[8]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1196
	L1D_cache_core[9]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1288
	L1D_cache_core[10]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1195
	L1D_cache_core[11]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1298
	L1D_cache_core[12]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1156
	L1D_cache_core[13]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1341
	L1D_cache_core[14]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1170
	L1D_cache_core[15]: Access = 1196, Miss = 382, Miss_rate = 0.319, Pending_hits = 120, Reservation_fails = 1357
	L1D_cache_core[16]: Access = 1387, Miss = 419, Miss_rate = 0.302, Pending_hits = 125, Reservation_fails = 1216
	L1D_cache_core[17]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1454
	L1D_cache_core[18]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1208
	L1D_cache_core[19]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1458
	L1D_cache_core[20]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1195
	L1D_cache_core[21]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1504
	L1D_cache_core[22]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1203
	L1D_cache_core[23]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1500
	L1D_cache_core[24]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1158
	L1D_cache_core[25]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1498
	L1D_cache_core[26]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1264
	L1D_cache_core[27]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1519
	L1D_cache_core[28]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1294
	L1D_cache_core[29]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 124, Reservation_fails = 1476
	L1D_cache_core[30]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1221
	L1D_cache_core[31]: Access = 1366, Miss = 415, Miss_rate = 0.304, Pending_hits = 125, Reservation_fails = 1497
	L1D_cache_core[32]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1138
	L1D_cache_core[33]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1328
	L1D_cache_core[34]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1135
	L1D_cache_core[35]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1309
	L1D_cache_core[36]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1151
	L1D_cache_core[37]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1279
	L1D_cache_core[38]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1190
	L1D_cache_core[39]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1312
	L1D_cache_core[40]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1165
	L1D_cache_core[41]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1332
	L1D_cache_core[42]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1237
	L1D_cache_core[43]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1205
	L1D_cache_core[44]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1274
	L1D_cache_core[45]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1232
	L1D_cache_core[46]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1207
	L1D_cache_core[47]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1275
	L1D_cache_core[48]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1180
	L1D_cache_core[49]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1005
	L1D_cache_core[50]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 997
	L1D_cache_core[51]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1302
	L1D_cache_core[52]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 987
	L1D_cache_core[53]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1052
	L1D_cache_core[54]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 964
	L1D_cache_core[55]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1116
	L1D_cache_core[56]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 969
	L1D_cache_core[57]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1053
	L1D_cache_core[58]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1037
	L1D_cache_core[59]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1080
	L1D_cache_core[60]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1021
	L1D_cache_core[61]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1068
	L1D_cache_core[62]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 979
	L1D_cache_core[63]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1062
	L1D_cache_core[64]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 997
	L1D_cache_core[65]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1062
	L1D_cache_core[66]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1085
	L1D_cache_core[67]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1212
	L1D_cache_core[68]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1036
	L1D_cache_core[69]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1072
	L1D_cache_core[70]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1018
	L1D_cache_core[71]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1145
	L1D_cache_core[72]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1013
	L1D_cache_core[73]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1129
	L1D_cache_core[74]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1053
	L1D_cache_core[75]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1111
	L1D_cache_core[76]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 985
	L1D_cache_core[77]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1157
	L1D_cache_core[78]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1090
	L1D_cache_core[79]: Access = 1098, Miss = 342, Miss_rate = 0.311, Pending_hits = 108, Reservation_fails = 1131
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 29172
	L1D_total_cache_miss_rate = 0.3113
	L1D_total_cache_pending_hits = 9103
	L1D_total_cache_reservation_fails = 95152
	L1D_cache_data_port_util = 0.133
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 82927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9103
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 21631
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 61296
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 12225
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
203, 170, 181, 170, 192, 170, 181, 170, 203, 170, 181, 170, 192, 170, 181, 170, 203, 170, 181, 170, 192, 170, 181, 170, 149, 116, 127, 116, 138, 116, 127, 116, 
gpgpu_n_tot_thrd_icount = 10096992
gpgpu_n_tot_w_icount = 367895
gpgpu_n_stall_shd_mem = 21919
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28660
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 589824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7750
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14169
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:95747	W0_Idle:197676	W0_Scoreboard:1002826	W1:0	W2:26624	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:42263	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:299008
single_issue_nums: WS0:101143	WS1:87040	WS2:92672	WS3:87040	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 229280 {8:28660,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1146400 {40:28660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 496 
max_icnt2mem_latency = 266 
maxmrqlatency = 0 
max_icnt2sh_latency = 77 
averagemflatency = 245 
avg_icnt2mem_latency = 77 
avg_icnt2sh_latency = 5 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39309 	22125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8943 	19094 	24855 	8501 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	35789 	13441 	7489 	3852 	834 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        344       336       321       354       328       326       426       410       424       372         0         0         0         0         0         0
dram[1]:        354       326       345       330       357       327       424       409       400       367         0         0         0         0         0         0
dram[2]:        318       316       339       340       353       372       399       407       366       373         0         0         0         0         0         0
dram[3]:        311       333       371       334       368       428       395       382       384       380         0         0         0         0         0         0
dram[4]:        322       339       329       339       369       410       372       410       385       359         0         0         0         0         0         0
dram[5]:        324       351       353       348       368       410       384       400       366       361         0         0         0         0         0         0
dram[6]:        347       323       361       327       397       376       407       353       384       368         0         0         0         0         0         0
dram[7]:        370       416       338       336       379       374       368       396       390       361         0         0         0         0         0         0
dram[8]:        351       354       334       328       404       373       380       358       370       399         0         0         0         0         0         0
dram[9]:        453       355       361       325       407       437       370       357       364       425         0         0         0         0         0         0
dram[10]:        309       341       356       330       367       375       367       391       346       367         0         0         0         0         0         0
dram[11]:        410       359       337       416       388       367       420       412       330       401         0         0         0         0         0         0
dram[12]:        373       315       366       429       388       394       375       424       389       361         0         0         0         0         0         0
dram[13]:        380       311       384       386       380       416       412       436       398       370         0         0         0         0         0         0
dram[14]:        294       329       363       381       388       410       431       394       409       412         0         0         0         0         0         0
dram[15]:        369       325       358       360       338       384       412       392       367       385         0         0         0         0         0         0
dram[16]:        338       358       339       338       380       353       422       442       380       382         0         0         0         0         0         0
dram[17]:        469       310       320       329       427       370       476       496       403       395         0         0         0         0         0         0
dram[18]:        340       333       376       353       425       368       386       443       346       389         0         0         0         0         0         0
dram[19]:        316       359       358       324       414       401       369       434       355       405         0         0         0         0         0         0
dram[20]:        347       330       355       353       406       390       422       404       352       411         0         0         0         0         0         0
dram[21]:        340       343       350       344       426       427       441       409       365       331         0         0         0         0         0         0
dram[22]:        354       400       328       364       406       405       418       382       357       352         0         0         0         0         0         0
dram[23]:        344       425       316       356       440       400       410       389       351       334         0         0         0         0         0         0
dram[24]:        329       386       336       320       355       397       392       392       410       389         0         0         0         0         0         0
dram[25]:        306       331       342       325       358       347       383       373       410       390         0         0         0         0         0         0
dram[26]:        327       313       423       329       362       351       359       362       347       350         0         0         0         0         0         0
dram[27]:        328       342       402       321       358       388       396       377       309       381         0         0         0         0         0         0
dram[28]:        379       362       342       349       371       445       370       414       462       352         0         0         0         0         0         0
dram[29]:        316       335       344       333       343       399       372       432       438       354         0         0         0         0         0         0
dram[30]:        309       348       326       333       360       377       377       414       426       409         0         0         0         0         0         0
dram[31]:        373       375       346       359       358       353       389       395       424       397         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9413 n_nop=9413 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9413i bk1: 0a 9413i bk2: 0a 9413i bk3: 0a 9413i bk4: 0a 9413i bk5: 0a 9413i bk6: 0a 9413i bk7: 0a 9413i bk8: 0a 9413i bk9: 0a 9413i bk10: 0a 9413i bk11: 0a 9413i bk12: 0a 9413i bk13: 0a 9413i bk14: 0a 9413i bk15: 0a 9413i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9413 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9413 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9413 
n_nop = 9413 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 955, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 957, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 954, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 956, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 957, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 961, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 953, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 951, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 961, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 956, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 952, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 955, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 962, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 957, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 955, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 955, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 953, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 960, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 954, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 955, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 959, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 962, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 951, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 954, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 954, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 955, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 955, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 948, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 958, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 913, Miss = 8, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 961, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 918, Miss = 8, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 957, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 953, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 955, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 961, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 953, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 960, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 958, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 955, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 958, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 963, Miss = 16, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 963, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 975, Miss = 16, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 951, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 967, Miss = 16, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 945, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1178, Miss = 8, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 956, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 973, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 959, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 971, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 956, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 972, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 953, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 979, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 954, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 960, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 957, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 963, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 957, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 950, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 958, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 957, Miss = 8, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 61434
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0083
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.059
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=61434
icnt_total_pkts_simt_to_mem=61434
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61434
Req_Network_cycles = 16025
Req_Network_injected_packets_per_cycle =       3.8336 
Req_Network_conflicts_per_cycle =       3.6001
Req_Network_conflicts_per_cycle_util =      23.9382
Req_Bank_Level_Parallism =      25.4913
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.9801
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0599

Reply_Network_injected_packets_num = 61434
Reply_Network_cycles = 16025
Reply_Network_injected_packets_per_cycle =        3.8336
Reply_Network_conflicts_per_cycle =        2.0847
Reply_Network_conflicts_per_cycle_util =      13.3900
Reply_Bank_Level_Parallism =      24.6228
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2200
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0479
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 51 sec (51 sec)
gpgpu_simulation_rate = 197980 (inst/sec)
gpgpu_simulation_rate = 314 (cycle/sec)
gpgpu_silicon_slowdown = 4608280x
checksum = 0x42b0e8add8ca
Result stored in result.txt

PASSED
Training done
GPGPU-Sim: *** exit detected ***
