5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mem1.vcd) 2 -o (mem1.cdd) 2 -v (mem1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mem1.v 1 23 1
1 a 1 3 30f000c 1 1 3 0 1 0 8 19 0 ff 0 0 0 0 0 0
1 b 2 4 20f000c 1 1 3 0 2 0 12 19 0 fff 0 0 0 0 0 0
1 c 3 4 20f0014 1 1 2 0 2 0 9 19 0 1ff 0 0 0 0 0 0
1 i 4 6 70008 1 0 31 0 32 49 0 ffffffff 0 0 0 0
7 1 8 9
3 1 main.$u0 "main.$u0" 0 mem1.v 0 21 1
