# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../../Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.gen/sources_1/bd/design_1/sim/design_1.v" \
"../../../../Ali_v1.srcs/sources_1/imports/new/ALU_32.v" \
"../../../../../Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/control_unit.v" \
"../../../../../Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/decode_block.v" \
"../../../../../Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/decode_exe.v" \
"../../../../../Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../../Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/exe_block.v" \
"../../../../../Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/exe_mem.v" \
"../../../../../Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/fetch_bram.v" \
"../../../../../Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/fetch_decode.v" \
"../../../../../Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/instr_mem.v" \
"../../../../Ali_v1.srcs/sources_1/imports/new/mem_block.v" \
"../../../../../Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/mem_wb.v" \
"../../../../Ali_v1.srcs/sources_1/imports/new/program_counter.v" \
"../../../../Ali_v1.srcs/sources_1/imports/new/register.v" \
"../../../../Ali_v1.srcs/sources_1/imports/new/sign_extend.v" \
"../../../../Ali_v1.srcs/sources_1/imports/new/wb_block.v" \
"../../../../../Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/pipeline_bram_v1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
