<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="top_clk_div_0_0_synth_1" LaunchDir="/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/top_clk_div_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_demo_0_0_synth_1" LaunchDir="/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/top_demo_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/pietro/projects/develer/corsi/vhdl-techlab-2019/fpga-demo/fpga-demo.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="top_clk_div_0_0_synth_1"/>
		<Parent Id="top_demo_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

