---
title: "Pause / Disturb Failures in PSRAM"
layout: default
---

# â¸ğŸ” Pause / Disturb Failures in PSRAM

This document describes how **Pause** and **Disturb** failures
manifested in **PSRAM**, and why **Disturb-related degradation**
became a dominant reliability concern **only when the operating envelope was exceeded**.

PSRAM is a representative **boundary-case technology**:
mass-producible up to the guaranteed limit,
yet rapidly exposing physical limits beyond it.

---

## ğŸ§  Background: PSRAM Operating Characteristics

Compared to conventional DRAM, PSRAM exhibited:

- Internally managed refresh with **limited charge recovery margin**
- Long effective pause time during system standby
- High-frequency access patterns during active operation

As a result, **cell stress accumulated under real usage conditions**,
not only during explicit wafer-level test modes.

Critically, these stresses were **suppressed within the guaranteed region**,
but became visible once temperature and usage exceeded design assumptions.

---

## â¸ Pause Stress in PSRAM

### Characteristics

- Long standby periods mapped directly to intrinsic retention stress
- Junction leakage accelerated at elevated temperature
- Residual plasma damage inherited from DRAM-era process flow

Pause stress alone weakened marginal cells,
but **pause-only stress did not cause failures**
within the guaranteed operating range.

---

## ğŸ” Disturb Stress as a Dominant Failure Accelerator

### Usage-Driven Disturb

In PSRAM, disturb stress accumulated during **normal operation**:

- Repeated word-line activation driven by application behavior
- No explicit disturb test required
- Failures emerged **after resume from standby**

ğŸ“Œ Disturb was no longer a *test condition*  
â†’ it became a **usage condition**.

However, disturb-induced degradation remained **fully suppressed**
until the operating envelope was exceeded.

---

## âš›ï¸ Device-Level Origin of Disturb Degradation

<p align="center">
  <img
    src="https://samizo-aitl.github.io/Edusemi-Plus/archive/legacy/figs/disturb.png"
    width="50%">
</p>

<p align="center">
  <em>
    Fig. Device-level leakage paths and disturb mechanisms
    observed in PSRAM cell structures
  </em>
</p>

Disturb stress caused:

- Increased **cell transistor subthreshold leakage**
- Enhanced **nâº / pâ» junction leakage**
- Leakage across **isolation regions**
- Progressive charge loss from storage nodes

These effects were negligible in standard DRAM usage
and remained suppressed in PSRAM **up to the guaranteed region**.

---

## ğŸŒ¡ Temperature Expansion Impact

PSRAM required an expanded operating guarantee:

- Conventional DRAM limit: **80 Â°C**
- PSRAM shipment guarantee: **90 Â°C**

To ensure manufacturability and field reliability,
a **guardband region** beyond the shipment specification
was also evaluated.

At excessive temperature:

- Junction leakage increased exponentially
- Transistor Ioff rose sharply
- Isolation leakage between adjacent cells increased
- Disturb-assisted charge loss became observable

ğŸ“Œ **Internal refresh alone was insufficient**
to compensate for combined pause + disturb stress
*once the guaranteed envelope was exceeded*.

---

## ğŸ“ˆ Temperature vs Fail Bit Count (Conceptual)

The following conceptual representation summarizes
**fail bit population behavior before and after countermeasures**.

> âš ï¸ Values are **illustrative**, intended to show **manufacturing logic and boundaries**,  
> not exact measurement data.

```
Fail Bit Count (conceptual) â€” BEFORE countermeasures

25â„ƒ    | 0
50â„ƒ    | 0
80â„ƒ    | 0
85â„ƒ    | ***
90â„ƒ*   | ********        â† FAIL at guarantee temp â†’ NOT shippable
95â„ƒ    | *****************
100â„ƒ   | ************************************
```

```
Fail Bit Count (conceptual) â€” AFTER countermeasures (mass-production level)

25â„ƒ    | 0
50â„ƒ    | 0
80â„ƒ    | 0
85â„ƒ    | 0
90â„ƒ*   | 0                â† Shipment guarantee
95â„ƒ    | **               â† Guardband screening
100â„ƒ   | ***********      â† Physical limit begins to appear
```

---

## ğŸ§­ Interpretation (Manufacturing-Consistent)

| Temperature | Interpretation |
|---|---|
| â‰¤ 85 Â°C | Fail Bit Count = 0 (fully suppressed, safe margin) |
| 90 Â°C | Guaranteed operating point for shipment |
| 95 Â°C | Guardband region (Fail = 0 after countermeasures) |
| â‰¥ 100 Â°C | Failure population becomes observable (physical boundary) |

ğŸ“Œ **Key point:**  
Fail bits did **not** appear gradually from low temperature.

They were **completely suppressed up to the guaranteed and guardbanded region**,  
and became observable **only after the operating envelope was exceeded**.

This behavior indicates a **boundary-driven failure mechanism**,  
not a continuous wear-out process.

---

## ğŸ”— Combined Effect: Pause Ã— Disturb Coupling

Beyond the guaranteed region:

- Pause stress weakened cells through leakage
- Subsequent disturb accesses accelerated charge loss
- Failures became **system-visible**, not just test-visible

This explains intermittent failures
observed **only beyond specification**, such as
stress evaluation near 100 Â°C.

---

## ğŸ›  Countermeasures Implemented

Achieving mass production required **process and design co-optimization**.

### Plasma Damage Reduction
- Plasma condition softening
- Ashing damage suppression
- Junction defect density reduction

### Bias Engineering
- Back-bias adjustment: **âˆ’1 V â†’ âˆ’3 V**
- Improved suppression of subthreshold leakage

### Device & Layout Optimization
- Memory cell transistor **Vth increase**
- Gate length **center-value management**
- CD shrink variability reduction
- Enhanced isolation robustness

These measures **shifted the failure boundary upward**,
enabling both **90 Â°C shipment guarantee**
and **95 Â°C guardband margin**.

---

## ğŸ§  Key Insight (Legacy)

> **PSRAM was mass-produced not because failures were absent,  
> but because failures were successfully pushed  
> beyond the guaranteed operating envelope.**

Pause / Disturb failures were not test artifacts,
but **boundary phenomena revealed only when physics was exceeded**.

This lesson directly informed later
system-aware reliability design,
including always-on domains and low-power SoC architectures.

---

## ğŸ”— Related Documents

- [`psram_architecture.md`](./psram_architecture.md)
- [`yield_recovery.md`](./yield_recovery.md)

---

