#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Oct  3 23:01:34 2020
# Process ID: 7464
# Current directory: E:/Documents/FPGA/Example 2.2_D-FlipFlop/Example 2.2_D-FlipFlop.runs/synth_1
# Command line: vivado.exe -log d_flipflop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source d_flipflop.tcl
# Log file: E:/Documents/FPGA/Example 2.2_D-FlipFlop/Example 2.2_D-FlipFlop.runs/synth_1/d_flipflop.vds
# Journal file: E:/Documents/FPGA/Example 2.2_D-FlipFlop/Example 2.2_D-FlipFlop.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source d_flipflop.tcl -notrace
