

================================================================
== Vitis HLS Report for 'matmul_10ul_1ul_4ul_s'
================================================================
* Date:           Sat Apr 12 12:18:48 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.394 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472  |matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1  |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 0"   --->   Operation 8 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%agg_result_1_addr = getelementptr i25 %agg_result_1, i64 0, i64 0"   --->   Operation 9 'getelementptr' 'agg_result_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%agg_result_2_addr = getelementptr i25 %agg_result_2, i64 0, i64 0"   --->   Operation 10 'getelementptr' 'agg_result_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%agg_result_3_addr = getelementptr i25 %agg_result_3, i64 0, i64 0"   --->   Operation 11 'getelementptr' 'agg_result_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%agg_result_0_addr_8 = getelementptr i25 %agg_result_0, i64 0, i64 1"   --->   Operation 12 'getelementptr' 'agg_result_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%agg_result_1_addr_8 = getelementptr i25 %agg_result_1, i64 0, i64 1"   --->   Operation 13 'getelementptr' 'agg_result_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%agg_result_2_addr_8 = getelementptr i25 %agg_result_2, i64 0, i64 1"   --->   Operation 14 'getelementptr' 'agg_result_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%agg_result_3_addr_8 = getelementptr i25 %agg_result_3, i64 0, i64 1"   --->   Operation 15 'getelementptr' 'agg_result_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_8"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_8"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_8"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_8"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%agg_result_0_addr_9 = getelementptr i25 %agg_result_0, i64 0, i64 2"   --->   Operation 24 'getelementptr' 'agg_result_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_1_addr_9 = getelementptr i25 %agg_result_1, i64 0, i64 2"   --->   Operation 25 'getelementptr' 'agg_result_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_2_addr_9 = getelementptr i25 %agg_result_2, i64 0, i64 2"   --->   Operation 26 'getelementptr' 'agg_result_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%agg_result_3_addr_9 = getelementptr i25 %agg_result_3, i64 0, i64 2"   --->   Operation 27 'getelementptr' 'agg_result_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%agg_result_0_addr_10 = getelementptr i25 %agg_result_0, i64 0, i64 3"   --->   Operation 28 'getelementptr' 'agg_result_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%agg_result_1_addr_10 = getelementptr i25 %agg_result_1, i64 0, i64 3"   --->   Operation 29 'getelementptr' 'agg_result_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%agg_result_2_addr_10 = getelementptr i25 %agg_result_2, i64 0, i64 3"   --->   Operation 30 'getelementptr' 'agg_result_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%agg_result_3_addr_10 = getelementptr i25 %agg_result_3, i64 0, i64 3"   --->   Operation 31 'getelementptr' 'agg_result_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_9"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_9"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_9"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_9"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_10"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 37 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_10"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_10"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 39 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_10"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%agg_result_0_addr_11 = getelementptr i25 %agg_result_0, i64 0, i64 4"   --->   Operation 40 'getelementptr' 'agg_result_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%agg_result_1_addr_11 = getelementptr i25 %agg_result_1, i64 0, i64 4"   --->   Operation 41 'getelementptr' 'agg_result_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%agg_result_2_addr_11 = getelementptr i25 %agg_result_2, i64 0, i64 4"   --->   Operation 42 'getelementptr' 'agg_result_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%agg_result_3_addr_11 = getelementptr i25 %agg_result_3, i64 0, i64 4"   --->   Operation 43 'getelementptr' 'agg_result_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%agg_result_0_addr_12 = getelementptr i25 %agg_result_0, i64 0, i64 5"   --->   Operation 44 'getelementptr' 'agg_result_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%agg_result_1_addr_12 = getelementptr i25 %agg_result_1, i64 0, i64 5"   --->   Operation 45 'getelementptr' 'agg_result_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%agg_result_2_addr_12 = getelementptr i25 %agg_result_2, i64 0, i64 5"   --->   Operation 46 'getelementptr' 'agg_result_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%agg_result_3_addr_12 = getelementptr i25 %agg_result_3, i64 0, i64 5"   --->   Operation 47 'getelementptr' 'agg_result_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_11"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 49 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_11"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 50 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_11"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 51 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_11"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 52 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_12"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 53 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_12"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 54 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_12"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 55 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_12"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%agg_result_0_addr_13 = getelementptr i25 %agg_result_0, i64 0, i64 6"   --->   Operation 56 'getelementptr' 'agg_result_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%agg_result_1_addr_13 = getelementptr i25 %agg_result_1, i64 0, i64 6"   --->   Operation 57 'getelementptr' 'agg_result_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%agg_result_2_addr_13 = getelementptr i25 %agg_result_2, i64 0, i64 6"   --->   Operation 58 'getelementptr' 'agg_result_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%agg_result_3_addr_13 = getelementptr i25 %agg_result_3, i64 0, i64 6"   --->   Operation 59 'getelementptr' 'agg_result_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%agg_result_0_addr_14 = getelementptr i25 %agg_result_0, i64 0, i64 7"   --->   Operation 60 'getelementptr' 'agg_result_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%agg_result_1_addr_14 = getelementptr i25 %agg_result_1, i64 0, i64 7"   --->   Operation 61 'getelementptr' 'agg_result_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%agg_result_2_addr_14 = getelementptr i25 %agg_result_2, i64 0, i64 7"   --->   Operation 62 'getelementptr' 'agg_result_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%agg_result_3_addr_14 = getelementptr i25 %agg_result_3, i64 0, i64 7"   --->   Operation 63 'getelementptr' 'agg_result_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_13"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 65 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_13"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 66 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_13"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 67 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_13"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 68 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_14"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 69 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_14"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 70 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_14"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 71 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_14"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%agg_result_0_addr_15 = getelementptr i25 %agg_result_0, i64 0, i64 8"   --->   Operation 72 'getelementptr' 'agg_result_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%agg_result_1_addr_15 = getelementptr i25 %agg_result_1, i64 0, i64 8"   --->   Operation 73 'getelementptr' 'agg_result_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%agg_result_2_addr_15 = getelementptr i25 %agg_result_2, i64 0, i64 8"   --->   Operation 74 'getelementptr' 'agg_result_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%agg_result_3_addr_15 = getelementptr i25 %agg_result_3, i64 0, i64 8"   --->   Operation 75 'getelementptr' 'agg_result_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%agg_result_0_addr_16 = getelementptr i25 %agg_result_0, i64 0, i64 9"   --->   Operation 76 'getelementptr' 'agg_result_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%agg_result_1_addr_16 = getelementptr i25 %agg_result_1, i64 0, i64 9"   --->   Operation 77 'getelementptr' 'agg_result_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%agg_result_2_addr_16 = getelementptr i25 %agg_result_2, i64 0, i64 9"   --->   Operation 78 'getelementptr' 'agg_result_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%agg_result_3_addr_16 = getelementptr i25 %agg_result_3, i64 0, i64 9"   --->   Operation 79 'getelementptr' 'agg_result_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_15"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 81 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_15"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 82 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_15"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 83 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_15"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 84 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_16"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 85 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_16"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 86 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_16"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 87 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_16"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_137 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3" [../layer.h:60]   --->   Operation 88 'read' 'p_read_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_138 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2" [../layer.h:60]   --->   Operation 89 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_139 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1" [../layer.h:60]   --->   Operation 90 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_read267 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read" [../layer.h:60]   --->   Operation 91 'read' 'p_read267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln60 = call void @matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1, i25 %agg_result_3, i25 %agg_result_2, i25 %agg_result_1, i25 %agg_result_0, i25 %A_0, i25 %p_read267, i25 %p_read_139, i25 %p_read_138, i25 %p_read_137" [../layer.h:60]   --->   Operation 92 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.84>
ST_7 : Operation 93 [1/2] (1.84ns)   --->   "%call_ln60 = call void @matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1, i25 %agg_result_3, i25 %agg_result_2, i25 %agg_result_1, i25 %agg_result_0, i25 %A_0, i25 %p_read267, i25 %p_read_139, i25 %p_read_138, i25 %p_read_137" [../layer.h:60]   --->   Operation 93 'call' 'call_ln60' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln86 = ret" [../layer.h:86]   --->   Operation 94 'ret' 'ret_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ agg_result_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ agg_result_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ agg_result_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
agg_result_0_addr    (getelementptr) [ 00000000]
agg_result_1_addr    (getelementptr) [ 00000000]
agg_result_2_addr    (getelementptr) [ 00000000]
agg_result_3_addr    (getelementptr) [ 00000000]
agg_result_0_addr_8  (getelementptr) [ 00000000]
agg_result_1_addr_8  (getelementptr) [ 00000000]
agg_result_2_addr_8  (getelementptr) [ 00000000]
agg_result_3_addr_8  (getelementptr) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
agg_result_0_addr_9  (getelementptr) [ 00000000]
agg_result_1_addr_9  (getelementptr) [ 00000000]
agg_result_2_addr_9  (getelementptr) [ 00000000]
agg_result_3_addr_9  (getelementptr) [ 00000000]
agg_result_0_addr_10 (getelementptr) [ 00000000]
agg_result_1_addr_10 (getelementptr) [ 00000000]
agg_result_2_addr_10 (getelementptr) [ 00000000]
agg_result_3_addr_10 (getelementptr) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
agg_result_0_addr_11 (getelementptr) [ 00000000]
agg_result_1_addr_11 (getelementptr) [ 00000000]
agg_result_2_addr_11 (getelementptr) [ 00000000]
agg_result_3_addr_11 (getelementptr) [ 00000000]
agg_result_0_addr_12 (getelementptr) [ 00000000]
agg_result_1_addr_12 (getelementptr) [ 00000000]
agg_result_2_addr_12 (getelementptr) [ 00000000]
agg_result_3_addr_12 (getelementptr) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
agg_result_0_addr_13 (getelementptr) [ 00000000]
agg_result_1_addr_13 (getelementptr) [ 00000000]
agg_result_2_addr_13 (getelementptr) [ 00000000]
agg_result_3_addr_13 (getelementptr) [ 00000000]
agg_result_0_addr_14 (getelementptr) [ 00000000]
agg_result_1_addr_14 (getelementptr) [ 00000000]
agg_result_2_addr_14 (getelementptr) [ 00000000]
agg_result_3_addr_14 (getelementptr) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
agg_result_0_addr_15 (getelementptr) [ 00000000]
agg_result_1_addr_15 (getelementptr) [ 00000000]
agg_result_2_addr_15 (getelementptr) [ 00000000]
agg_result_3_addr_15 (getelementptr) [ 00000000]
agg_result_0_addr_16 (getelementptr) [ 00000000]
agg_result_1_addr_16 (getelementptr) [ 00000000]
agg_result_2_addr_16 (getelementptr) [ 00000000]
agg_result_3_addr_16 (getelementptr) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
store_ln0            (store        ) [ 00000000]
p_read_137           (read         ) [ 00000001]
p_read_138           (read         ) [ 00000001]
p_read_139           (read         ) [ 00000001]
p_read267            (read         ) [ 00000001]
call_ln60            (call         ) [ 00000000]
ret_ln86             (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="agg_result_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="agg_result_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="p_read_137_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="25" slack="0"/>
<pin id="46" dir="0" index="1" bw="25" slack="0"/>
<pin id="47" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_137/6 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_138_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="25" slack="0"/>
<pin id="52" dir="0" index="1" bw="25" slack="0"/>
<pin id="53" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_138/6 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_139_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="25" slack="0"/>
<pin id="58" dir="0" index="1" bw="25" slack="0"/>
<pin id="59" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_139/6 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read267_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="25" slack="0"/>
<pin id="64" dir="0" index="1" bw="25" slack="0"/>
<pin id="65" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read267/6 "/>
</bind>
</comp>

<comp id="68" class="1004" name="agg_result_0_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="25" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="agg_result_1_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="25" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_1_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="agg_result_2_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="25" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_2_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="agg_result_3_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="25" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_3_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="agg_result_0_addr_8_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="25" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_8/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="agg_result_1_addr_8_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="25" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_1_addr_8/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="agg_result_2_addr_8_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="25" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_2_addr_8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="agg_result_3_addr_8_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="25" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_3_addr_8/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="25" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="4" slack="0"/>
<pin id="138" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="140" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 store_ln0/3 store_ln0/3 store_ln0/4 store_ln0/4 store_ln0/5 store_ln0/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="25" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="148" dir="0" index="4" bw="4" slack="0"/>
<pin id="149" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="151" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 store_ln0/3 store_ln0/3 store_ln0/4 store_ln0/4 store_ln0/5 store_ln0/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="25" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="4" slack="0"/>
<pin id="160" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="162" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 store_ln0/3 store_ln0/3 store_ln0/4 store_ln0/4 store_ln0/5 store_ln0/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="25" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="0"/>
<pin id="170" dir="0" index="4" bw="4" slack="0"/>
<pin id="171" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="173" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 store_ln0/3 store_ln0/3 store_ln0/4 store_ln0/4 store_ln0/5 store_ln0/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="agg_result_0_addr_9_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="25" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_9/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="agg_result_1_addr_9_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="25" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_1_addr_9/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="agg_result_2_addr_9_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="25" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_2_addr_9/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="agg_result_3_addr_9_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="25" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_3_addr_9/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="agg_result_0_addr_10_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="25" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_10/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="agg_result_1_addr_10_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="25" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_1_addr_10/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="agg_result_2_addr_10_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="25" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_2_addr_10/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="agg_result_3_addr_10_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="25" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_3_addr_10/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="agg_result_0_addr_11_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="25" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_11/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="agg_result_1_addr_11_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="25" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_1_addr_11/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="agg_result_2_addr_11_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="25" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_2_addr_11/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="agg_result_3_addr_11_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="25" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="4" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_3_addr_11/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="agg_result_0_addr_12_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="25" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="4" slack="0"/>
<pin id="292" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_12/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="agg_result_1_addr_12_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="25" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_1_addr_12/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="agg_result_2_addr_12_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="25" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="4" slack="0"/>
<pin id="308" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_2_addr_12/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="agg_result_3_addr_12_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="25" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_3_addr_12/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="agg_result_0_addr_13_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="25" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_13/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="agg_result_1_addr_13_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="25" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_1_addr_13/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="agg_result_2_addr_13_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="25" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_2_addr_13/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="agg_result_3_addr_13_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="25" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="0"/>
<pin id="356" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_3_addr_13/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="agg_result_0_addr_14_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="25" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="4" slack="0"/>
<pin id="364" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_14/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="agg_result_1_addr_14_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="25" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_1_addr_14/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="agg_result_2_addr_14_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="25" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="4" slack="0"/>
<pin id="380" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_2_addr_14/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="agg_result_3_addr_14_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="25" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="4" slack="0"/>
<pin id="388" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_3_addr_14/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="agg_result_0_addr_15_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="25" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_15/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="agg_result_1_addr_15_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="25" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_1_addr_15/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="agg_result_2_addr_15_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="25" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_2_addr_15/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="agg_result_3_addr_15_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="25" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="5" slack="0"/>
<pin id="428" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_3_addr_15/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="agg_result_0_addr_16_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="25" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr_16/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="agg_result_1_addr_16_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="25" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="5" slack="0"/>
<pin id="444" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_1_addr_16/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="agg_result_2_addr_16_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="25" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_2_addr_16/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="agg_result_3_addr_16_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="25" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="5" slack="0"/>
<pin id="460" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_3_addr_16/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="0" slack="0"/>
<pin id="474" dir="0" index="1" bw="25" slack="0"/>
<pin id="475" dir="0" index="2" bw="25" slack="0"/>
<pin id="476" dir="0" index="3" bw="25" slack="0"/>
<pin id="477" dir="0" index="4" bw="25" slack="0"/>
<pin id="478" dir="0" index="5" bw="25" slack="0"/>
<pin id="479" dir="0" index="6" bw="25" slack="0"/>
<pin id="480" dir="0" index="7" bw="25" slack="0"/>
<pin id="481" dir="0" index="8" bw="25" slack="0"/>
<pin id="482" dir="0" index="9" bw="25" slack="0"/>
<pin id="483" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln60/6 "/>
</bind>
</comp>

<comp id="494" class="1005" name="p_read_137_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="25" slack="1"/>
<pin id="496" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read_137 "/>
</bind>
</comp>

<comp id="499" class="1005" name="p_read_138_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="25" slack="1"/>
<pin id="501" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read_138 "/>
</bind>
</comp>

<comp id="504" class="1005" name="p_read_139_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="25" slack="1"/>
<pin id="506" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read_139 "/>
</bind>
</comp>

<comp id="509" class="1005" name="p_read267_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="25" slack="1"/>
<pin id="511" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read267 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="40" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="16" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="40" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="12" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="142"><net_src comp="68" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="143" pin=4"/></net>

<net id="153"><net_src comp="76" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="164"><net_src comp="84" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="165" pin=4"/></net>

<net id="175"><net_src comp="92" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="177"><net_src comp="100" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="179"><net_src comp="108" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="181"><net_src comp="116" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="183"><net_src comp="124" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="2" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="248"><net_src comp="184" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="249"><net_src comp="192" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="250"><net_src comp="200" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="251"><net_src comp="208" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="252"><net_src comp="216" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="253"><net_src comp="224" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="254"><net_src comp="232" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="255"><net_src comp="240" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="28" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="4" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="6" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="18" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="0" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="2" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="4" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="18" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="30" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="6" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="18" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="30" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="256" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="321"><net_src comp="264" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="322"><net_src comp="272" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="323"><net_src comp="280" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="324"><net_src comp="288" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="325"><net_src comp="296" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="326"><net_src comp="304" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="327"><net_src comp="312" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="18" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="2" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="18" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="4" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="18" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="6" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="18" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="32" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="0" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="18" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="34" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="2" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="18" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="4" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="18" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="6" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="18" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="34" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="392"><net_src comp="328" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="393"><net_src comp="336" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="394"><net_src comp="344" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="395"><net_src comp="352" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="396"><net_src comp="360" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="397"><net_src comp="368" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="398"><net_src comp="376" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="399"><net_src comp="384" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="405"><net_src comp="0" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="18" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="36" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="2" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="18" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="36" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="4" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="18" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="36" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="6" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="18" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="36" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="0" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="18" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="38" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="445"><net_src comp="2" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="18" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="38" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="453"><net_src comp="4" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="18" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="38" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="461"><net_src comp="6" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="18" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="38" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="464"><net_src comp="400" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="465"><net_src comp="408" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="466"><net_src comp="416" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="467"><net_src comp="424" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="468"><net_src comp="432" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="469"><net_src comp="440" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="470"><net_src comp="448" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="471"><net_src comp="456" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="484"><net_src comp="42" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="485"><net_src comp="6" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="486"><net_src comp="4" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="487"><net_src comp="2" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="488"><net_src comp="0" pin="0"/><net_sink comp="472" pin=4"/></net>

<net id="489"><net_src comp="8" pin="0"/><net_sink comp="472" pin=5"/></net>

<net id="490"><net_src comp="62" pin="2"/><net_sink comp="472" pin=6"/></net>

<net id="491"><net_src comp="56" pin="2"/><net_sink comp="472" pin=7"/></net>

<net id="492"><net_src comp="50" pin="2"/><net_sink comp="472" pin=8"/></net>

<net id="493"><net_src comp="44" pin="2"/><net_sink comp="472" pin=9"/></net>

<net id="497"><net_src comp="44" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="472" pin=9"/></net>

<net id="502"><net_src comp="50" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="472" pin=8"/></net>

<net id="507"><net_src comp="56" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="472" pin=7"/></net>

<net id="512"><net_src comp="62" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="472" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_0 | {1 2 3 4 5 6 7 }
	Port: agg_result_1 | {1 2 3 4 5 6 7 }
	Port: agg_result_2 | {1 2 3 4 5 6 7 }
	Port: agg_result_3 | {1 2 3 4 5 6 7 }
 - Input state : 
	Port: matmul<10ul, 1ul, 4ul> : A_0 | {6 7 }
	Port: matmul<10ul, 1ul, 4ul> : p_read | {6 }
	Port: matmul<10ul, 1ul, 4ul> : p_read1 | {6 }
	Port: matmul<10ul, 1ul, 4ul> : p_read2 | {6 }
	Port: matmul<10ul, 1ul, 4ul> : p_read3 | {6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 3
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 4
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 5
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472 |    8    |  0.489  |   272   |   137   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                  p_read_137_read_fu_44                  |    0    |    0    |    0    |    0    |
|   read   |                  p_read_138_read_fu_50                  |    0    |    0    |    0    |    0    |
|          |                  p_read_139_read_fu_56                  |    0    |    0    |    0    |    0    |
|          |                   p_read267_read_fu_62                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    8    |  0.489  |   272   |   137   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| p_read267_reg_509|   25   |
|p_read_137_reg_494|   25   |
|p_read_138_reg_499|   25   |
|p_read_139_reg_504|   25   |
+------------------+--------+
|       Total      |   100  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                           Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                    grp_access_fu_132                    |  p0  |   5  |   4  |   20   ||    0    ||    26   |
|                    grp_access_fu_132                    |  p2  |   5  |   0  |    0   ||    0    ||    26   |
|                    grp_access_fu_143                    |  p0  |   5  |   4  |   20   ||    0    ||    26   |
|                    grp_access_fu_143                    |  p2  |   5  |   0  |    0   ||    0    ||    26   |
|                    grp_access_fu_154                    |  p0  |   5  |   4  |   20   ||    0    ||    26   |
|                    grp_access_fu_154                    |  p2  |   5  |   0  |    0   ||    0    ||    26   |
|                    grp_access_fu_165                    |  p0  |   5  |   4  |   20   ||    0    ||    26   |
|                    grp_access_fu_165                    |  p2  |   5  |   0  |    0   ||    0    ||    26   |
| grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472 |  p6  |   2  |  25  |   50   ||    0    ||    9    |
| grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472 |  p7  |   2  |  25  |   50   ||    0    ||    9    |
| grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472 |  p8  |   2  |  25  |   50   ||    0    ||    9    |
| grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472 |  p9  |   2  |  25  |   50   ||    0    ||    9    |
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Total                          |      |      |      |   280  ||   7.26  ||    0    ||   244   |
|---------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    0   |   272  |   137  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    0   |   244  |
|  Register |    -   |    -   |   100  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    7   |   372  |   381  |
+-----------+--------+--------+--------+--------+
