;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-110
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV 7, <-20
	ADD 30, 9
	CMP #-127, @160
	CMP @-47, <-110
	SUB @-47, <-110
	SPL 600, <202
	SPL 600, <202
	MOV 10, @-10
	SUB #-127, 100
	SUB @1, @2
	SUB #-127, @160
	SLT 11, 60
	JMN @47, #2
	CMP <-207, <-110
	SUB @1, @2
	JMN @47, #2
	SLT #-127, 100
	SLT #15, @204
	SUB @-127, 100
	SUB @-127, 100
	JMN 800, <242
	CMP -207, <-110
	SLT 30, 9
	JMN 800, <242
	SLT 30, 9
	JMN @270, 0
	CMP @-127, 100
	SUB 0, @11
	JMN @270, 0
	CMP @-127, 100
	JMZ @-127, 100
	SPL 430, 9
	DAT #0, <11
	SLT #570, 0
	SPL 430, 9
	DAT #0, <11
	SUB @1, @2
	SUB -207, <-120
	MOV @-127, 100
	SUB #270, 0
	CMP -207, <-110
	ADD 11, 60
	SPL 0, @-2
	CMP -207, <-110
	SUB #270, 0
	ADD 11, 60
