

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        7 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_9RR7zq
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17939_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17940_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17941_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128 (_1.ptx:102) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @!%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e0 (_1.ptx:222) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:223) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x420 (_1.ptx:235) @!%p12 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x578 (_1.ptx:291) @%p25 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:333) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6d0 (_1.ptx:345) @%p26 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6f8 (_1.ptx:356) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:371) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x758 (_1.ptx:373) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:218) mov.u32 %r11, %r159;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x780 (_1.ptx:385) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_rHl9lG"
Running: cat _ptx_rHl9lG | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_LVWobW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_LVWobW --output-file  /dev/null 2> _ptx_rHl9lGinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_rHl9lG _ptx2_LVWobW _ptx_rHl9lGinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Thu Apr 12 16:22:35 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,4,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 466208 (ipc=310.8) sim_rate=233104 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 16:22:37 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(6,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,6,0) tid=(15,5,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,2,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 793824 (ipc=396.9) sim_rate=198456 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 16:22:39 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(11,15,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,0,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1024940 (ipc=341.6) sim_rate=204988 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 16:22:40 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(7,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(2,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,7,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1346128 (ipc=384.6) sim_rate=224354 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 16:22:41 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(5,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(7,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(6,6,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1643824 (ipc=411.0) sim_rate=205478 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 16:22:43 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(7,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(7,4,0) tid=(15,13,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(1,5,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1884784 (ipc=418.8) sim_rate=209420 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 16:22:44 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(2,4,0) tid=(4,6,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,3,0) tid=(2,7,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,7,0) tid=(14,11,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,6,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2262716 (ipc=411.4) sim_rate=226271 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 16:22:45 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,1,0) tid=(8,12,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,6,0) tid=(14,11,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2466596 (ipc=411.1) sim_rate=224236 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 16:22:46 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(6,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2628362 (ipc=404.4) sim_rate=219030 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 16:22:47 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(1,5,0) tid=(11,14,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(6,1,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2831224 (ipc=404.5) sim_rate=217786 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 16:22:48 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,3,0) tid=(6,4,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(1,0,0) tid=(8,4,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,4,0) tid=(8,7,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3132958 (ipc=417.7) sim_rate=223782 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 16:22:49 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,3,0) tid=(4,12,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,1,0) tid=(6,9,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(3,0,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3447886 (ipc=431.0) sim_rate=215492 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 16:22:51 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,3,0) tid=(13,8,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(2,6,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3692874 (ipc=434.5) sim_rate=217227 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 16:22:52 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(3,1,0) tid=(10,11,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(3,2,0) tid=(13,13,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,7,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 4001266 (ipc=444.6) sim_rate=222292 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 16:22:53 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(6,0,0) tid=(9,7,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,0,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4238253 (ipc=446.1) sim_rate=223065 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 16:22:54 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(2,6,0) tid=(2,8,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,1,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4471689 (ipc=447.2) sim_rate=223584 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 16:22:55 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(11,9,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(5,0,0) tid=(6,7,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(5,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4723109 (ipc=449.8) sim_rate=224909 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 16:22:56 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(5,3,0) tid=(6,6,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,4,0) tid=(4,5,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 4970311 (ipc=451.8) sim_rate=225923 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 16:22:57 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(4,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(6,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5197422 (ipc=451.9) sim_rate=225974 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 16:22:58 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(4,2,0) tid=(8,6,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5431705 (ipc=452.6) sim_rate=226321 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 16:22:59 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(4,2,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5584812 (ipc=446.8) sim_rate=223392 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 16:23:00 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,2,0) tid=(4,10,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(2,4,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5807365 (ipc=446.7) sim_rate=223360 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 16:23:01 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13047,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(13048,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(3,4,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13065,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(13066,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13089,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(13090,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13090,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(13091,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13098,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13103,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13114,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13162,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13201,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13261,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13269,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13269,0), 3 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(4,7,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13317,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13334,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 6027981 (ipc=446.5) sim_rate=223258 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 16:23:02 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(5,3,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13681,0), 2 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(4,3,0) tid=(6,9,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13730,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13764,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13798,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13804,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13810,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13844,0), 3 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(3,7,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13902,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6282661 (ipc=448.8) sim_rate=216643 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 16:23:04 2018
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14038,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14042,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14049,0), 2 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(4,4,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14105,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14120,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14131,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14186,0), 2 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(6,6,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6507226 (ipc=448.8) sim_rate=216907 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 16:23:05 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,7,0) tid=(10,7,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(1,4,0) tid=(5,9,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,6,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6717914 (ipc=447.9) sim_rate=216706 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 16:23:06 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(6,6,0) tid=(10,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,7,0) tid=(2,8,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6919636 (ipc=446.4) sim_rate=216238 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 16:23:07 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(7,5,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15750,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15766,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15864,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15869,0), 1 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(4,7,0) tid=(14,7,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7106083 (ipc=444.1) sim_rate=215335 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 16:23:08 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16004,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16004,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16055,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16067,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16088,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16139,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16234,0), 1 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,7,0) tid=(2,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16389,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16405,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16430,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7256754 (ipc=439.8) sim_rate=213433 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 16:23:09 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(7,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7378619 (ipc=434.0) sim_rate=210817 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 16:23:10 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,6,0) tid=(1,9,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17106,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17167,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17192,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17215,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17359,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17388,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17403,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17422,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17589,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17628,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17691,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(4,7,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17991,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7519760 (ipc=417.8) sim_rate=208882 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 16:23:11 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18081,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18261,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18412,0), 1 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(4,7,0) tid=(5,14,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(6,7,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7692155 (ipc=375.2) sim_rate=207896 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 16:23:12 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20764,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20791,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20829,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20916,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 6.
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 20917
gpu_sim_insn = 7699119
gpu_ipc =     368.0795
gpu_tot_sim_cycle = 20917
gpu_tot_sim_insn = 7699119
gpu_tot_ipc =     368.0795
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 5780
gpu_stall_icnt2sh    = 7616
gpu_total_sim_rate=208084

========= Core RFC stats =========
	Total RFC Accesses     = 716247
	Total RFC Misses       = 406569
	Total RFC Read Misses  = 134751
	Total RFC Write Misses = 271818
	Total RFC Evictions    = 279559

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 186836
	L1I_total_cache_misses = 5935
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 142, Miss = 60, Miss_rate = 0.423, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[2]: Access = 167, Miss = 58, Miss_rate = 0.347, Pending_hits = 69, Reservation_fails = 0
	L1D_cache_core[3]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[5]: Access = 166, Miss = 58, Miss_rate = 0.349, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 164, Miss = 59, Miss_rate = 0.360, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[7]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 164, Miss = 57, Miss_rate = 0.348, Pending_hits = 67, Reservation_fails = 0
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[13]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 863
	L1D_total_cache_miss_rate = 0.3868
	L1D_total_cache_pending_hits = 1055
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 29976
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 180901
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5935
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 671, 762, 825, 825, 762, 671, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 500, 500, 500, 500, 
gpgpu_n_tot_thrd_icount = 11177344
gpgpu_n_tot_w_icount = 349292
gpgpu_n_stall_shd_mem = 4667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 856
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 727332
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:57549	W0_Idle:52581	W0_Scoreboard:89528	W1:0	W2:86	W3:644	W4:1573	W5:1242	W6:4724	W7:1164	W8:31150	W9:1164	W10:5150	W11:565	W12:30256	W13:565	W14:5564	W15:25	W16:33716	W17:12	W18:3266	W19:12	W20:32278	W21:12	W22:1932	W23:0	W24:33336	W25:0	W26:1932	W27:0	W28:30796	W29:0	W30:0	W31:0	W32:128128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6848 {8:856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 2120 {8:265,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116416 {136:856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 36040 {136:265,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 619 
averagemflatency = 326 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 20916 
mrq_lat_table:62 	5 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	352 	672 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	828 	275 	163 	45 	39 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37 	485 	309 	40 	0 	0 	0 	0 	0 	0 	169 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1337      4585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7041         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4219         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5539      4249    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6150      4573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4102      5186    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4327      5971    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3261      5964    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3356      5618    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        586       488         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        619       587         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        534       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        468       463         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        419       519         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        498       489         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27610 n_nop=27570 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.002173
n_activity=375 dram_eff=0.16
bk0: 18a 27489i bk1: 12a 27543i bk2: 0a 27608i bk3: 0a 27609i bk4: 0a 27609i bk5: 0a 27609i bk6: 0a 27609i bk7: 0a 27609i bk8: 0a 27609i bk9: 0a 27609i bk10: 0a 27611i bk11: 0a 27611i bk12: 0a 27611i bk13: 0a 27611i bk14: 0a 27611i bk15: 0a 27611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00137631
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27610 n_nop=27576 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.002028
n_activity=268 dram_eff=0.209
bk0: 16a 27539i bk1: 12a 27546i bk2: 0a 27607i bk3: 0a 27609i bk4: 0a 27609i bk5: 0a 27609i bk6: 0a 27609i bk7: 0a 27609i bk8: 0a 27609i bk9: 0a 27609i bk10: 0a 27611i bk11: 0a 27611i bk12: 0a 27611i bk13: 0a 27611i bk14: 0a 27611i bk15: 0a 27612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000941688
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27610 n_nop=27578 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.001739
n_activity=283 dram_eff=0.1696
bk0: 14a 27520i bk1: 10a 27548i bk2: 0a 27608i bk3: 0a 27609i bk4: 0a 27609i bk5: 0a 27609i bk6: 0a 27609i bk7: 0a 27609i bk8: 0a 27609i bk9: 0a 27611i bk10: 0a 27611i bk11: 0a 27611i bk12: 0a 27611i bk13: 0a 27611i bk14: 0a 27611i bk15: 0a 27611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00137631
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27610 n_nop=27582 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001739
n_activity=228 dram_eff=0.2105
bk0: 16a 27536i bk1: 8a 27581i bk2: 0a 27608i bk3: 0a 27609i bk4: 0a 27609i bk5: 0a 27609i bk6: 0a 27609i bk7: 0a 27609i bk8: 0a 27610i bk9: 0a 27610i bk10: 0a 27611i bk11: 0a 27611i bk12: 0a 27611i bk13: 0a 27611i bk14: 0a 27611i bk15: 0a 27611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000398406
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27610 n_nop=27582 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001739
n_activity=221 dram_eff=0.2172
bk0: 16a 27538i bk1: 8a 27579i bk2: 0a 27608i bk3: 0a 27609i bk4: 0a 27609i bk5: 0a 27609i bk6: 0a 27609i bk7: 0a 27609i bk8: 0a 27610i bk9: 0a 27610i bk10: 0a 27611i bk11: 0a 27611i bk12: 0a 27611i bk13: 0a 27611i bk14: 0a 27611i bk15: 0a 27611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000905469
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27610 n_nop=27584 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.001594
n_activity=226 dram_eff=0.1947
bk0: 14a 27544i bk1: 8a 27581i bk2: 0a 27608i bk3: 0a 27609i bk4: 0a 27609i bk5: 0a 27609i bk6: 0a 27609i bk7: 0a 27609i bk8: 0a 27609i bk9: 0a 27611i bk10: 0a 27611i bk11: 0a 27611i bk12: 0a 27611i bk13: 0a 27611i bk14: 0a 27611i bk15: 0a 27611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000362188

========= L2 cache stats =========
L2_cache_bank[0]: Access = 173, Miss = 9, Miss_rate = 0.052, Pending_hits = 26, Reservation_fails = 670
L2_cache_bank[1]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 17, Reservation_fails = 396
L2_cache_bank[2]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 18, Reservation_fails = 415
L2_cache_bank[3]: Access = 106, Miss = 6, Miss_rate = 0.057, Pending_hits = 13, Reservation_fails = 291
L2_cache_bank[4]: Access = 121, Miss = 7, Miss_rate = 0.058, Pending_hits = 21, Reservation_fails = 551
L2_cache_bank[5]: Access = 92, Miss = 5, Miss_rate = 0.054, Pending_hits = 13, Reservation_fails = 194
L2_cache_bank[6]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 23, Reservation_fails = 467
L2_cache_bank[7]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 11, Reservation_fails = 296
L2_cache_bank[8]: Access = 139, Miss = 8, Miss_rate = 0.058, Pending_hits = 24, Reservation_fails = 401
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 253
L2_cache_bank[10]: Access = 115, Miss = 7, Miss_rate = 0.061, Pending_hits = 18, Reservation_fails = 385
L2_cache_bank[11]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 11, Reservation_fails = 172
L2_total_cache_accesses = 1375
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0553
L2_total_cache_pending_hits = 207
L2_total_cache_reservation_fails = 4491
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2888
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 200
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1494
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5889
icnt_total_pkts_simt_to_mem=1724
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.5218
	minimum = 6
	maximum = 318
Network latency average = 16.0989
	minimum = 6
	maximum = 318
Slowest packet = 627
Flit latency average = 13.9732
	minimum = 6
	maximum = 318
Slowest flit = 1053
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00486933
	minimum = 0.00368122 (at node 22)
	maximum = 0.00827078 (at node 15)
Accepted packet rate average = 0.00486933
	minimum = 0.00368122 (at node 22)
	maximum = 0.00827078 (at node 15)
Injected flit rate average = 0.0134801
	minimum = 0.00511546 (at node 0)
	maximum = 0.0334178 (at node 15)
Accepted flit rate average= 0.0134801
	minimum = 0.00487642 (at node 22)
	maximum = 0.0196013 (at node 2)
Injected packet length average = 2.76836
Accepted packet length average = 2.76836
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 208084 (inst/sec)
gpgpu_simulation_rate = 565 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20917)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20917)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20917)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20917)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(3,4,0) tid=(14,4,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(3,5,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 21417  inst.: 7901775 (ipc=405.3) sim_rate=207941 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 16:23:13 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(2,0,0) tid=(14,12,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(4,3,0) tid=(14,9,0)
GPGPU-Sim uArch: cycles simulated: 21917  inst.: 8150595 (ipc=451.5) sim_rate=208989 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 16:23:14 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(0,1,0) tid=(6,15,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(2,6,0) tid=(10,4,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(3,4,0) tid=(14,4,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(4,4,0) tid=(10,14,0)
GPGPU-Sim uArch: cycles simulated: 22417  inst.: 8509755 (ipc=540.4) sim_rate=207555 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 16:23:16 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(4,6,0) tid=(6,8,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(3,7,0) tid=(10,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(1,1,0) tid=(6,2,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(6,1,0) tid=(14,14,0)
GPGPU-Sim uArch: cycles simulated: 22917  inst.: 8898563 (ipc=599.7) sim_rate=211870 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 16:23:17 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(1,2,0) tid=(2,12,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,2,0) tid=(2,5,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,4,0) tid=(12,11,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(5,2,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 23417  inst.: 9254090 (ipc=622.0) sim_rate=210320 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 16:23:19 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(3,2,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 23917  inst.: 9536726 (ipc=612.5) sim_rate=211927 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 16:23:20 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,1,0) tid=(13,4,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(0,4,0) tid=(8,6,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(4,2,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 24417  inst.: 9853452 (ipc=615.5) sim_rate=214205 (inst/sec) elapsed = 0:0:00:46 / Thu Apr 12 16:23:21 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,5,0) tid=(13,3,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(5,3,0) tid=(2,1,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(7,0,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 24917  inst.: 10170102 (ipc=617.7) sim_rate=211877 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 16:23:23 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(2,5,0) tid=(14,12,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(5,1,0) tid=(8,4,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(0,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 25417  inst.: 10490000 (ipc=620.2) sim_rate=214081 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 16:23:24 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(0,3,0) tid=(3,11,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1,3,0) tid=(9,4,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(2,4,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 25917  inst.: 10708882 (ipc=602.0) sim_rate=214177 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 16:23:25 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(6,1,0) tid=(1,8,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(6,2,0) tid=(15,11,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(0,2,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 26417  inst.: 11002046 (ipc=600.5) sim_rate=215726 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 16:23:26 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(5,1,0) tid=(11,9,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(0,3,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 26917  inst.: 11235177 (ipc=589.3) sim_rate=216061 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 16:23:27 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(4,1,0) tid=(6,2,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(4,1,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 27417  inst.: 11469815 (ipc=580.1) sim_rate=216411 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 16:23:28 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(6,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(0,2,0) tid=(11,14,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 27917  inst.: 11698817 (ipc=571.4) sim_rate=212705 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 16:23:30 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(0,6,0) tid=(6,10,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(5,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 28417  inst.: 11925088 (ipc=563.5) sim_rate=212948 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 16:23:31 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(4,6,0) tid=(14,5,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1,7,0) tid=(12,1,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(7,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 28917  inst.: 12196533 (ipc=562.2) sim_rate=213974 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 16:23:32 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,3,0) tid=(14,11,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1,3,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8286,20917), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8287,20917)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8288,20917), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8289,20917)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8293,20917), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8294,20917)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8353,20917), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(8354,20917)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8365,20917), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8393,20917), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8405,20917), 3 CTAs running
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(3,2,0) tid=(6,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8488,20917), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 29417  inst.: 12460732 (ipc=560.2) sim_rate=211198 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 16:23:34 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8508,20917), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8524,20917), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8525,20917), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8538,20917), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8543,20917), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8554,20917), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8588,20917), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(7,6,0) tid=(2,6,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(3,5,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 29917  inst.: 12725061 (ipc=558.4) sim_rate=208607 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 16:23:36 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(0,5,0) tid=(11,3,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(2,4,0) tid=(6,14,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(2,4,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 30417  inst.: 12967043 (ipc=554.5) sim_rate=209145 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 16:23:37 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(2,4,0) tid=(4,6,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(6,7,0) tid=(5,9,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9909,20917), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9964,20917), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 30917  inst.: 13204117 (ipc=550.5) sim_rate=206314 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 16:23:39 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10003,20917), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10007,20917), 2 CTAs running
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(5,3,0) tid=(0,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10060,20917), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10119,20917), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10136,20917), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10159,20917), 2 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1,4,0) tid=(5,15,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10271,20917), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10314,20917), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10337,20917), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10379,20917), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10385,20917), 2 CTAs running
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(0,6,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 31417  inst.: 13430802 (ipc=545.9) sim_rate=203497 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 16:23:41 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10558,20917), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,5,0) tid=(11,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10780,20917), 3 CTAs running
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,4,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 31917  inst.: 13684634 (ipc=544.1) sim_rate=204248 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 16:23:42 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1,7,0) tid=(9,4,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(2,4,0) tid=(10,5,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(5,5,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 32417  inst.: 13935447 (ipc=542.3) sim_rate=201963 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 16:23:44 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(7,7,0) tid=(10,1,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,7,0) tid=(2,10,0)
GPGPU-Sim uArch: cycles simulated: 32917  inst.: 14169036 (ipc=539.2) sim_rate=202414 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 16:23:45 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(6,5,0) tid=(3,13,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(4,6,0) tid=(11,15,0)
GPGPU-Sim uArch: cycles simulated: 33417  inst.: 14381586 (ipc=534.6) sim_rate=202557 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 16:23:46 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(7,6,0) tid=(11,7,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(3,6,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12918,20917), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12923,20917), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12929,20917), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12950,20917), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12962,20917), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12974,20917), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33917  inst.: 14579125 (ipc=529.2) sim_rate=199714 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 16:23:48 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(6,4,0) tid=(6,15,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13211,20917), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13278,20917), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13299,20917), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13303,20917), 1 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1,6,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13422,20917), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 34417  inst.: 14752702 (ipc=522.5) sim_rate=199360 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 16:23:49 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13556,20917), 2 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(2,6,0) tid=(10,8,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13615,20917), 2 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(6,5,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13960,20917), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 34917  inst.: 14897617 (ipc=514.2) sim_rate=196021 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 16:23:51 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14094,20917), 2 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(7,7,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 35417  inst.: 15049171 (ipc=506.9) sim_rate=195443 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 16:23:52 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(5,6,0) tid=(3,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14922,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14993,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 35917  inst.: 15161931 (ipc=497.5) sim_rate=194383 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 16:23:53 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15035,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(7,7,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15054,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15087,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15117,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15348,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15431,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15446,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15471,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 36417  inst.: 15235218 (ipc=486.2) sim_rate=192850 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 16:23:54 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15518,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15601,20917), 1 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(6,7,0) tid=(13,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15919,20917), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16043,20917), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16328,20917), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37917  inst.: 15349267 (ipc=450.0) sim_rate=191865 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 16:23:55 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,7,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17978,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18066,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18152,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18249,20917), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 4.
Destroy streams for kernel 2: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 18250
gpu_sim_insn = 7699119
gpu_ipc =     421.8695
gpu_tot_sim_cycle = 39167
gpu_tot_sim_insn = 15398238
gpu_tot_ipc =     393.1432
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 5781
gpu_stall_icnt2sh    = 7729
gpu_total_sim_rate=190101

========= Core RFC stats =========
	Total RFC Accesses     = 1429902
	Total RFC Misses       = 812083
	Total RFC Read Misses  = 269933
	Total RFC Write Misses = 542150
	Total RFC Evictions    = 559886

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 373672
	L1I_total_cache_misses = 6869
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[1]: Access = 286, Miss = 74, Miss_rate = 0.259, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[2]: Access = 313, Miss = 76, Miss_rate = 0.243, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[3]: Access = 284, Miss = 74, Miss_rate = 0.261, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[4]: Access = 302, Miss = 76, Miss_rate = 0.252, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[5]: Access = 332, Miss = 77, Miss_rate = 0.232, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[6]: Access = 306, Miss = 75, Miss_rate = 0.245, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[7]: Access = 284, Miss = 76, Miss_rate = 0.268, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[8]: Access = 307, Miss = 76, Miss_rate = 0.248, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[9]: Access = 314, Miss = 75, Miss_rate = 0.239, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[10]: Access = 310, Miss = 74, Miss_rate = 0.239, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[11]: Access = 290, Miss = 74, Miss_rate = 0.255, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[12]: Access = 282, Miss = 71, Miss_rate = 0.252, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[13]: Access = 282, Miss = 70, Miss_rate = 0.248, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[14]: Access = 282, Miss = 71, Miss_rate = 0.252, Pending_hits = 76, Reservation_fails = 0
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1111
	L1D_total_cache_miss_rate = 0.2490
	L1D_total_cache_pending_hits = 1121
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 59952
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1094
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 366803
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1000, 1342, 1525, 1652, 1652, 1525, 1342, 1158, 1158, 1340, 1522, 1650, 1650, 1522, 1340, 1158, 1158, 1340, 1521, 1647, 1647, 1521, 1340, 1158, 1158, 1338, 1518, 1644, 1322, 1259, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 22354688
gpgpu_n_tot_w_icount = 698584
gpgpu_n_stall_shd_mem = 5914
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1094
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1454664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2494
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100927	W0_Idle:68717	W0_Scoreboard:160486	W1:0	W2:172	W3:1288	W4:3146	W5:2484	W6:9448	W7:2328	W8:62300	W9:2328	W10:10300	W11:1130	W12:60512	W13:1130	W14:11128	W15:50	W16:67432	W17:24	W18:6532	W19:24	W20:64556	W21:24	W22:3864	W23:0	W24:66672	W25:0	W26:3864	W27:0	W28:61592	W29:0	W30:0	W31:0	W32:256256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8752 {8:1094,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 2848 {8:356,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148784 {136:1094,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 48416 {136:356,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 619 
averagemflatency = 271 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 39166 
mrq_lat_table:62 	5 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	829 	672 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1342 	326 	166 	45 	39 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	182 	575 	312 	40 	0 	0 	0 	0 	0 	0 	169 	190 	119 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1337      4585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7041         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4219         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6606      5042    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7410      5349    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4909      6148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4958      7193    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3857      7174    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4138      6832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        586       488         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        619       587         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        534       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        468       463         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        419       519         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        498       489         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51699 n_nop=51659 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.001161
n_activity=375 dram_eff=0.16
bk0: 18a 51578i bk1: 12a 51632i bk2: 0a 51697i bk3: 0a 51698i bk4: 0a 51698i bk5: 0a 51698i bk6: 0a 51698i bk7: 0a 51698i bk8: 0a 51698i bk9: 0a 51698i bk10: 0a 51700i bk11: 0a 51700i bk12: 0a 51700i bk13: 0a 51700i bk14: 0a 51700i bk15: 0a 51700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000735024
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51699 n_nop=51665 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.001083
n_activity=268 dram_eff=0.209
bk0: 16a 51628i bk1: 12a 51635i bk2: 0a 51696i bk3: 0a 51698i bk4: 0a 51698i bk5: 0a 51698i bk6: 0a 51698i bk7: 0a 51698i bk8: 0a 51698i bk9: 0a 51698i bk10: 0a 51700i bk11: 0a 51700i bk12: 0a 51700i bk13: 0a 51700i bk14: 0a 51700i bk15: 0a 51701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000502911
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51699 n_nop=51667 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0009285
n_activity=283 dram_eff=0.1696
bk0: 14a 51609i bk1: 10a 51637i bk2: 0a 51697i bk3: 0a 51698i bk4: 0a 51698i bk5: 0a 51698i bk6: 0a 51698i bk7: 0a 51698i bk8: 0a 51698i bk9: 0a 51700i bk10: 0a 51700i bk11: 0a 51700i bk12: 0a 51700i bk13: 0a 51700i bk14: 0a 51700i bk15: 0a 51700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000735024
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51699 n_nop=51671 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009285
n_activity=228 dram_eff=0.2105
bk0: 16a 51625i bk1: 8a 51670i bk2: 0a 51697i bk3: 0a 51698i bk4: 0a 51698i bk5: 0a 51698i bk6: 0a 51698i bk7: 0a 51698i bk8: 0a 51699i bk9: 0a 51699i bk10: 0a 51700i bk11: 0a 51700i bk12: 0a 51700i bk13: 0a 51700i bk14: 0a 51700i bk15: 0a 51700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00021277
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51699 n_nop=51671 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009285
n_activity=221 dram_eff=0.2172
bk0: 16a 51627i bk1: 8a 51668i bk2: 0a 51697i bk3: 0a 51698i bk4: 0a 51698i bk5: 0a 51698i bk6: 0a 51698i bk7: 0a 51698i bk8: 0a 51699i bk9: 0a 51699i bk10: 0a 51700i bk11: 0a 51700i bk12: 0a 51700i bk13: 0a 51700i bk14: 0a 51700i bk15: 0a 51700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000483568
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51699 n_nop=51673 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0008511
n_activity=226 dram_eff=0.1947
bk0: 14a 51633i bk1: 8a 51670i bk2: 0a 51697i bk3: 0a 51698i bk4: 0a 51698i bk5: 0a 51698i bk6: 0a 51698i bk7: 0a 51698i bk8: 0a 51698i bk9: 0a 51700i bk10: 0a 51700i bk11: 0a 51700i bk12: 0a 51700i bk13: 0a 51700i bk14: 0a 51700i bk15: 0a 51700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000193427

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259, Miss = 9, Miss_rate = 0.035, Pending_hits = 26, Reservation_fails = 670
L2_cache_bank[1]: Access = 157, Miss = 6, Miss_rate = 0.038, Pending_hits = 17, Reservation_fails = 396
L2_cache_bank[2]: Access = 222, Miss = 8, Miss_rate = 0.036, Pending_hits = 18, Reservation_fails = 415
L2_cache_bank[3]: Access = 138, Miss = 6, Miss_rate = 0.043, Pending_hits = 13, Reservation_fails = 291
L2_cache_bank[4]: Access = 179, Miss = 7, Miss_rate = 0.039, Pending_hits = 21, Reservation_fails = 551
L2_cache_bank[5]: Access = 144, Miss = 5, Miss_rate = 0.035, Pending_hits = 13, Reservation_fails = 194
L2_cache_bank[6]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 23, Reservation_fails = 467
L2_cache_bank[7]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 11, Reservation_fails = 296
L2_cache_bank[8]: Access = 188, Miss = 8, Miss_rate = 0.043, Pending_hits = 24, Reservation_fails = 401
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 253
L2_cache_bank[10]: Access = 153, Miss = 7, Miss_rate = 0.046, Pending_hits = 18, Reservation_fails = 385
L2_cache_bank[11]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 11, Reservation_fails = 172
L2_total_cache_accesses = 1943
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0391
L2_total_cache_pending_hits = 207
L2_total_cache_reservation_fails = 4491
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2888
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 291
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1494
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7773
icnt_total_pkts_simt_to_mem=2641
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.21039
	minimum = 6
	maximum = 34
Network latency average = 8.64789
	minimum = 6
	maximum = 34
Slowest packet = 2758
Flit latency average = 7.53802
	minimum = 6
	maximum = 34
Slowest flit = 7621
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00230543
	minimum = 0.00175342 (at node 18)
	maximum = 0.00471233 (at node 15)
Accepted packet rate average = 0.00230543
	minimum = 0.00175342 (at node 18)
	maximum = 0.00471233 (at node 15)
Injected flit rate average = 0.00568442
	minimum = 0.0029589 (at node 1)
	maximum = 0.0161096 (at node 15)
Accepted flit rate average= 0.00568442
	minimum = 0.00306849 (at node 21)
	maximum = 0.00854795 (at node 4)
Injected packet length average = 2.46567
Accepted packet length average = 2.46567
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 21 sec (81 sec)
gpgpu_simulation_rate = 190101 (inst/sec)
gpgpu_simulation_rate = 483 (cycle/sec)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39167)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39167)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39167)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39167)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(3,3,0) tid=(13,5,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(7,1,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 39667  inst.: 15601502 (ipc=406.5) sim_rate=190262 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 16:23:57 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(6,0,0) tid=(13,7,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(4,0,0) tid=(13,10,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 40167  inst.: 15854846 (ipc=456.6) sim_rate=191022 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 16:23:58 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(0,7,0) tid=(1,4,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(4,4,0) tid=(5,3,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(3,3,0) tid=(1,10,0)
GPGPU-Sim uArch: cycles simulated: 40667  inst.: 16206566 (ipc=538.9) sim_rate=192935 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 16:23:59 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(2,7,0) tid=(1,5,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(2,6,0) tid=(5,9,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(4,0,0) tid=(13,8,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,2,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 41167  inst.: 16600310 (ipc=601.0) sim_rate=193026 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 16:24:01 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(4,2,0) tid=(5,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(4,0,0) tid=(4,11,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(5,0,0) tid=(14,13,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(0,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 41667  inst.: 16958611 (ipc=624.1) sim_rate=192711 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 16:24:03 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(6,2,0) tid=(6,11,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(0,5,0) tid=(15,11,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(3,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 42167  inst.: 17233934 (ipc=611.9) sim_rate=193639 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 16:24:04 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(0,0,0) tid=(10,4,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(4,2,0) tid=(5,12,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(5,4,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 42667  inst.: 17552582 (ipc=615.5) sim_rate=195028 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 16:24:05 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(7,4,0) tid=(5,15,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(5,4,0) tid=(4,9,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(3,0,0) tid=(10,11,0)
GPGPU-Sim uArch: cycles simulated: 43167  inst.: 17872532 (ipc=618.6) sim_rate=194266 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 16:24:07 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(5,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(6,5,0) tid=(0,6,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1,1,0) tid=(4,9,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(2,2,0) tid=(13,10,0)
GPGPU-Sim uArch: cycles simulated: 43667  inst.: 18194040 (ipc=621.3) sim_rate=195634 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 16:24:08 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(4,1,0) tid=(8,3,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(6,0,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 44167  inst.: 18410811 (ipc=602.5) sim_rate=195859 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 16:24:09 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(4,4,0) tid=(6,6,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(5,0,0) tid=(0,13,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 44667  inst.: 18707279 (ipc=601.6) sim_rate=194867 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 16:24:11 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1,0,0) tid=(6,9,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(0,3,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 45167  inst.: 18937671 (ipc=589.9) sim_rate=195233 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 16:24:12 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(4,3,0) tid=(11,7,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(2,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(4,1,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 45667  inst.: 19172482 (ipc=580.7) sim_rate=195637 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 16:24:13 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(5,0,0) tid=(7,9,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 46167  inst.: 19398894 (ipc=571.5) sim_rate=195948 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 16:24:14 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,6,0) tid=(15,11,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(2,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 46667  inst.: 19628535 (ipc=564.0) sim_rate=194341 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 16:24:16 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(2,4,0) tid=(1,5,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(3,2,0) tid=(10,9,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1,2,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 47167  inst.: 19902577 (ipc=563.0) sim_rate=195123 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 16:24:17 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(3,5,0) tid=(4,10,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1,4,0) tid=(14,15,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8329,39167), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8330,39167)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8345,39167), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8346,39167)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8348,39167), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8349,39167)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8383,39167), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8384,39167)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8390,39167), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8403,39167), 3 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(6,4,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8426,39167), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8435,39167), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 47667  inst.: 20168955 (ipc=561.3) sim_rate=195815 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 16:24:18 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8528,39167), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8541,39167), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8547,39167), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8569,39167), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8572,39167), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1,6,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8634,39167), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8716,39167), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 48167  inst.: 20426396 (ipc=558.7) sim_rate=194537 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 16:24:20 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,5,0) tid=(12,15,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(4,5,0) tid=(7,12,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(2,7,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 48667  inst.: 20673185 (ipc=555.3) sim_rate=195030 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 16:24:21 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(3,2,0) tid=(4,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(7,1,0) tid=(9,13,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9920,39167), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 49167  inst.: 20913131 (ipc=551.5) sim_rate=193640 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 16:24:23 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(3,7,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10077,39167), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10104,39167), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10111,39167), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10123,39167), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10184,39167), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10221,39167), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10246,39167), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10262,39167), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10262,39167), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10268,39167), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10313,39167), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10345,39167), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10433,39167), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(3,7,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 49667  inst.: 21135002 (ipc=546.4) sim_rate=193899 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 16:24:24 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10568,39167), 3 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(0,7,0) tid=(12,6,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1,6,0) tid=(8,1,0)
GPGPU-Sim uArch: cycles simulated: 50167  inst.: 21383528 (ipc=544.1) sim_rate=194395 (inst/sec) elapsed = 0:0:01:50 / Thu Apr 12 16:24:25 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(7,6,0) tid=(4,1,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(3,4,0) tid=(2,12,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(5,7,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 50667  inst.: 21645531 (ipc=543.2) sim_rate=195004 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 16:24:26 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(7,7,0) tid=(4,4,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(2,7,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 51167  inst.: 21857574 (ipc=538.3) sim_rate=195156 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 16:24:27 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(5,7,0) tid=(8,7,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(5,5,0) tid=(1,8,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(0,7,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 51667  inst.: 22089064 (ipc=535.3) sim_rate=193763 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 16:24:29 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(2,6,0) tid=(6,9,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(6,4,0) tid=(10,14,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12988,39167), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12995,39167), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52167  inst.: 22278054 (ipc=529.2) sim_rate=193722 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 16:24:30 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13041,39167), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13093,39167), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13110,39167), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13184,39167), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13244,39167), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13247,39167), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(7,6,0) tid=(11,12,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13268,39167), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13283,39167), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13309,39167), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13438,39167), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13486,39167), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 52667  inst.: 22450329 (ipc=522.4) sim_rate=193537 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 16:24:31 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(2,7,0) tid=(6,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13644,39167), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(5,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 53167  inst.: 22602632 (ipc=514.6) sim_rate=193184 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 16:24:32 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14128,39167), 2 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(2,7,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 53667  inst.: 22744496 (ipc=506.6) sim_rate=192749 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 16:24:33 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(7,6,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14889,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14899,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14937,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14940,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(3,6,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15156,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15194,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15356,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15391,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15403,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15413,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54667  inst.: 22924706 (ipc=485.6) sim_rate=192644 (inst/sec) elapsed = 0:0:01:59 / Thu Apr 12 16:24:34 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15524,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(0,6,0) tid=(14,9,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16040,39167), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16078,39167), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16106,39167), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16362,39167), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 55667  inst.: 23015940 (ipc=461.7) sim_rate=191799 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 16:24:35 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(6,7,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17908,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17926,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18204,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18513,39167), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 14.
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 18514
gpu_sim_insn = 7699119
gpu_ipc =     415.8539
gpu_tot_sim_cycle = 57681
gpu_tot_sim_insn = 23097357
gpu_tot_ipc =     400.4326
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 5782
gpu_stall_icnt2sh    = 7808
gpu_total_sim_rate=192477

========= Core RFC stats =========
	Total RFC Accesses     = 2143665
	Total RFC Misses       = 1217583
	Total RFC Read Misses  = 405062
	Total RFC Write Misses = 812521
	Total RFC Evictions    = 840321

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560508
	L1I_total_cache_misses = 7810
	L1I_total_cache_miss_rate = 0.0139
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 434, Miss = 89, Miss_rate = 0.205, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[1]: Access = 424, Miss = 90, Miss_rate = 0.212, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[2]: Access = 453, Miss = 92, Miss_rate = 0.203, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[3]: Access = 426, Miss = 88, Miss_rate = 0.207, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[4]: Access = 444, Miss = 89, Miss_rate = 0.200, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[5]: Access = 474, Miss = 94, Miss_rate = 0.198, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[6]: Access = 449, Miss = 90, Miss_rate = 0.200, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[7]: Access = 430, Miss = 91, Miss_rate = 0.212, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[8]: Access = 469, Miss = 91, Miss_rate = 0.194, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[9]: Access = 458, Miss = 91, Miss_rate = 0.199, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[10]: Access = 454, Miss = 93, Miss_rate = 0.205, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[11]: Access = 456, Miss = 90, Miss_rate = 0.197, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[12]: Access = 446, Miss = 87, Miss_rate = 0.195, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[13]: Access = 428, Miss = 88, Miss_rate = 0.206, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[14]: Access = 448, Miss = 88, Miss_rate = 0.196, Pending_hits = 80, Reservation_fails = 0
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1351
	L1D_total_cache_miss_rate = 0.2019
	L1D_total_cache_pending_hits = 1212
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 89928
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1327
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 89448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 552698
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7810
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1500, 2011, 2284, 2474, 2474, 2284, 2011, 1737, 1737, 2010, 2282, 2473, 2473, 2282, 2010, 1737, 1737, 2011, 2284, 2474, 2474, 2284, 2011, 1737, 1737, 2009, 2281, 2472, 2150, 2022, 1500, 1500, 
gpgpu_n_tot_thrd_icount = 33532032
gpgpu_n_tot_w_icount = 1047876
gpgpu_n_stall_shd_mem = 7161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1327
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2181996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:143875	W0_Idle:85412	W0_Scoreboard:230887	W1:0	W2:258	W3:1932	W4:4719	W5:3726	W6:14172	W7:3492	W8:93450	W9:3492	W10:15450	W11:1695	W12:90768	W13:1695	W14:16692	W15:75	W16:101148	W17:36	W18:9798	W19:36	W20:96834	W21:36	W22:5796	W23:0	W24:100008	W25:0	W26:5796	W27:0	W28:92388	W29:0	W30:0	W31:0	W32:384384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10616 {8:1327,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 3624 {8:453,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 180472 {136:1327,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 61608 {136:453,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 619 
averagemflatency = 242 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 57680 
mrq_lat_table:62 	5 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1301 	672 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1845 	389 	169 	45 	39 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	346 	644 	312 	40 	0 	0 	0 	0 	0 	0 	169 	190 	358 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1337      4585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7041         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4219         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7673      5840    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8607      6117    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5720      7110    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5584      8411    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4450      8371    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4880      8046    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        586       488         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        619       587         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        534       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        468       463         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        419       519         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        498       489         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76137 n_nop=76097 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0007881
n_activity=375 dram_eff=0.16
bk0: 18a 76016i bk1: 12a 76070i bk2: 0a 76135i bk3: 0a 76136i bk4: 0a 76136i bk5: 0a 76136i bk6: 0a 76136i bk7: 0a 76136i bk8: 0a 76136i bk9: 0a 76136i bk10: 0a 76138i bk11: 0a 76138i bk12: 0a 76138i bk13: 0a 76138i bk14: 0a 76138i bk15: 0a 76138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0004991
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76137 n_nop=76103 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0007355
n_activity=268 dram_eff=0.209
bk0: 16a 76066i bk1: 12a 76073i bk2: 0a 76134i bk3: 0a 76136i bk4: 0a 76136i bk5: 0a 76136i bk6: 0a 76136i bk7: 0a 76136i bk8: 0a 76136i bk9: 0a 76136i bk10: 0a 76138i bk11: 0a 76138i bk12: 0a 76138i bk13: 0a 76138i bk14: 0a 76138i bk15: 0a 76139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00034149
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76137 n_nop=76105 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0006304
n_activity=283 dram_eff=0.1696
bk0: 14a 76047i bk1: 10a 76075i bk2: 0a 76135i bk3: 0a 76136i bk4: 0a 76136i bk5: 0a 76136i bk6: 0a 76136i bk7: 0a 76136i bk8: 0a 76136i bk9: 0a 76138i bk10: 0a 76138i bk11: 0a 76138i bk12: 0a 76138i bk13: 0a 76138i bk14: 0a 76138i bk15: 0a 76138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0004991
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76137 n_nop=76109 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006304
n_activity=228 dram_eff=0.2105
bk0: 16a 76063i bk1: 8a 76108i bk2: 0a 76135i bk3: 0a 76136i bk4: 0a 76136i bk5: 0a 76136i bk6: 0a 76136i bk7: 0a 76136i bk8: 0a 76137i bk9: 0a 76137i bk10: 0a 76138i bk11: 0a 76138i bk12: 0a 76138i bk13: 0a 76138i bk14: 0a 76138i bk15: 0a 76138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000144476
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76137 n_nop=76109 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006304
n_activity=221 dram_eff=0.2172
bk0: 16a 76065i bk1: 8a 76106i bk2: 0a 76135i bk3: 0a 76136i bk4: 0a 76136i bk5: 0a 76136i bk6: 0a 76136i bk7: 0a 76136i bk8: 0a 76137i bk9: 0a 76137i bk10: 0a 76138i bk11: 0a 76138i bk12: 0a 76138i bk13: 0a 76138i bk14: 0a 76138i bk15: 0a 76138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000328355
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76137 n_nop=76111 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0005779
n_activity=226 dram_eff=0.1947
bk0: 14a 76071i bk1: 8a 76108i bk2: 0a 76135i bk3: 0a 76136i bk4: 0a 76136i bk5: 0a 76136i bk6: 0a 76136i bk7: 0a 76136i bk8: 0a 76136i bk9: 0a 76138i bk10: 0a 76138i bk11: 0a 76138i bk12: 0a 76138i bk13: 0a 76138i bk14: 0a 76138i bk15: 0a 76138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000131342

========= L2 cache stats =========
L2_cache_bank[0]: Access = 346, Miss = 9, Miss_rate = 0.026, Pending_hits = 26, Reservation_fails = 670
L2_cache_bank[1]: Access = 205, Miss = 6, Miss_rate = 0.029, Pending_hits = 17, Reservation_fails = 396
L2_cache_bank[2]: Access = 287, Miss = 8, Miss_rate = 0.028, Pending_hits = 18, Reservation_fails = 415
L2_cache_bank[3]: Access = 170, Miss = 6, Miss_rate = 0.035, Pending_hits = 13, Reservation_fails = 291
L2_cache_bank[4]: Access = 240, Miss = 7, Miss_rate = 0.029, Pending_hits = 21, Reservation_fails = 551
L2_cache_bank[5]: Access = 199, Miss = 5, Miss_rate = 0.025, Pending_hits = 13, Reservation_fails = 194
L2_cache_bank[6]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 23, Reservation_fails = 467
L2_cache_bank[7]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 296
L2_cache_bank[8]: Access = 238, Miss = 8, Miss_rate = 0.034, Pending_hits = 24, Reservation_fails = 401
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 253
L2_cache_bank[10]: Access = 189, Miss = 7, Miss_rate = 0.037, Pending_hits = 18, Reservation_fails = 385
L2_cache_bank[11]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 11, Reservation_fails = 172
L2_total_cache_accesses = 2512
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0303
L2_total_cache_pending_hits = 207
L2_total_cache_reservation_fails = 4491
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2888
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 388
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1494
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9662
icnt_total_pkts_simt_to_mem=3559
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.03779
	minimum = 6
	maximum = 34
Network latency average = 8.54218
	minimum = 6
	maximum = 34
Slowest packet = 3896
Flit latency average = 7.29284
	minimum = 6
	maximum = 34
Slowest flit = 10424
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00227656
	minimum = 0.00172842 (at node 4)
	maximum = 0.00469915 (at node 15)
Accepted packet rate average = 0.00227656
	minimum = 0.00172842 (at node 4)
	maximum = 0.00469915 (at node 15)
Injected flit rate average = 0.00561537
	minimum = 0.00275467 (at node 4)
	maximum = 0.0161499 (at node 15)
Accepted flit rate average= 0.00561537
	minimum = 0.00302474 (at node 21)
	maximum = 0.00880415 (at node 14)
Injected packet length average = 2.46661
Accepted packet length average = 2.46661
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 190887 (inst/sec)
gpgpu_simulation_rate = 476 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57681)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57681)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57681)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57681)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1,0,0) tid=(12,2,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(6,5,0) tid=(12,8,0)
GPGPU-Sim uArch: cycles simulated: 58181  inst.: 23300429 (ipc=406.1) sim_rate=190987 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 16:24:37 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(3,0,0) tid=(12,8,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(7,1,0) tid=(8,2,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,1,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 58681  inst.: 23550221 (ipc=452.9) sim_rate=191465 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 16:24:38 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(5,5,0) tid=(12,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(6,3,0) tid=(12,2,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(3,7,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 59181  inst.: 23908093 (ipc=540.5) sim_rate=192807 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 16:24:39 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2,1,0) tid=(12,2,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(1,7,0) tid=(0,1,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(4,0,0) tid=(8,3,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(4,2,0) tid=(8,12,0)
GPGPU-Sim uArch: cycles simulated: 59681  inst.: 24300761 (ipc=601.7) sim_rate=192863 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 16:24:41 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(6,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(4,0,0) tid=(7,9,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(3,0,0) tid=(5,9,0)
GPGPU-Sim uArch: cycles simulated: 60181  inst.: 24656880 (ipc=623.8) sim_rate=194148 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 16:24:42 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(5,2,0) tid=(14,5,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,3,0) tid=(8,3,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(1,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 60681  inst.: 24933523 (ipc=612.1) sim_rate=193283 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 16:24:44 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(3,3,0) tid=(8,13,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,4,0) tid=(3,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(1,1,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 61181  inst.: 25254170 (ipc=616.2) sim_rate=194262 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 16:24:45 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(0,4,0) tid=(13,11,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(4,5,0) tid=(2,1,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(4,3,0) tid=(4,9,0)
GPGPU-Sim uArch: cycles simulated: 61681  inst.: 25573004 (ipc=618.9) sim_rate=193734 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 16:24:47 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(5,1,0) tid=(2,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(0,2,0) tid=(14,9,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(2,3,0) tid=(6,3,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(3,2,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 62181  inst.: 25889865 (ipc=620.6) sim_rate=194660 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 16:24:48 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(6,2,0) tid=(7,11,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(5,3,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 62681  inst.: 26108996 (ipc=602.3) sim_rate=193399 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 16:24:50 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(5,0,0) tid=(4,15,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(3,5,0) tid=(4,8,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(1,0,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 63181  inst.: 26403404 (ipc=601.1) sim_rate=194142 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 16:24:51 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(6,2,0) tid=(10,9,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(1,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 63681  inst.: 26636867 (ipc=589.9) sim_rate=193020 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 16:24:53 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(6,0,0) tid=(3,7,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(3,7,0) tid=(2,11,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(5,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 64181  inst.: 26874610 (ipc=581.1) sim_rate=193342 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 16:24:54 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(5,2,0) tid=(6,6,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(4,3,0) tid=(11,13,0)
GPGPU-Sim uArch: cycles simulated: 64681  inst.: 27097965 (ipc=571.5) sim_rate=193556 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 16:24:55 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(5,3,0) tid=(4,11,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(4,3,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 65181  inst.: 27319641 (ipc=563.0) sim_rate=193756 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 16:24:56 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(3,0,0) tid=(6,13,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(2,4,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 65681  inst.: 27592386 (ipc=561.9) sim_rate=192953 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 16:24:58 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(7,4,0) tid=(13,1,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(7,6,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8280,57681), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8281,57681)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8319,57681), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8320,57681)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8356,57681), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8357,57681)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8377,57681), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8378,57681)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8379,57681), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8386,57681), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8388,57681), 3 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(5,6,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8424,57681), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8433,57681), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8458,57681), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8460,57681), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8492,57681), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 66181  inst.: 27858476 (ipc=560.1) sim_rate=192127 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 16:25:00 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8503,57681), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8588,57681), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(1,5,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8614,57681), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(5,2,0) tid=(8,14,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(0,5,0) tid=(11,9,0)
GPGPU-Sim uArch: cycles simulated: 66681  inst.: 28119518 (ipc=558.0) sim_rate=192599 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 16:25:01 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(0,5,0) tid=(11,6,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(2,7,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 67181  inst.: 28369293 (ipc=554.9) sim_rate=191684 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 16:25:03 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(6,7,0) tid=(8,1,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(1,4,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9780,57681), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9934,57681), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9957,57681), 2 CTAs running
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(5,5,0) tid=(11,10,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9993,57681), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9996,57681), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 67681  inst.: 28604313 (ipc=550.7) sim_rate=190695 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 16:25:05 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10099,57681), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10123,57681), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10140,57681), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10184,57681), 2 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(6,7,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10252,57681), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10404,57681), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10405,57681), 3 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(4,7,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 68181  inst.: 28829422 (ipc=545.9) sim_rate=190923 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 16:25:06 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10541,57681), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10554,57681), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10554,57681), 2 CTAs running
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(2,6,0) tid=(14,5,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(4,4,0) tid=(3,12,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(3,7,0) tid=(3,12,0)
GPGPU-Sim uArch: cycles simulated: 68681  inst.: 29084380 (ipc=544.3) sim_rate=190093 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 16:25:08 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(1,6,0) tid=(3,2,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(7,5,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 69181  inst.: 29331468 (ipc=542.1) sim_rate=190464 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 16:25:09 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(4,4,0) tid=(8,7,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(4,4,0) tid=(12,3,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(2,7,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 69681  inst.: 29565417 (ipc=539.0) sim_rate=189521 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 16:25:11 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(4,4,0) tid=(7,14,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(6,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 70181  inst.: 29777703 (ipc=534.4) sim_rate=189666 (inst/sec) elapsed = 0:0:02:37 / Thu Apr 12 16:25:12 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(1,7,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12874,57681), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12916,57681), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12941,57681), 1 CTAs running
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,5,0) tid=(12,7,0)
GPGPU-Sim uArch: cycles simulated: 70681  inst.: 29972821 (ipc=528.9) sim_rate=188508 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 16:25:14 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13019,57681), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13037,57681), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13042,57681), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13149,57681), 1 CTAs running
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(6,5,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13233,57681), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13265,57681), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13266,57681), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13291,57681), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13474,57681), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 71181  inst.: 30144542 (ipc=522.0) sim_rate=188403 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 16:25:15 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(0,7,0) tid=(8,14,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13810,57681), 2 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(6,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 71681  inst.: 30291849 (ipc=513.9) sim_rate=188148 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 16:25:16 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14007,57681), 2 CTAs running
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(2,7,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14155,57681), 2 CTAs running
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(2,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 72181  inst.: 30442189 (ipc=506.5) sim_rate=187914 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 16:25:17 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(5,7,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14917,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14996,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 72681  inst.: 30556119 (ipc=497.3) sim_rate=187460 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 16:25:18 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15031,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15065,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15126,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15129,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15403,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15412,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15433,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15452,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15497,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 73181  inst.: 30628133 (ipc=485.9) sim_rate=186756 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 16:25:19 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(3,7,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15795,57681), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15851,57681), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 73681  inst.: 30675587 (ipc=473.6) sim_rate=185912 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 16:25:20 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16113,57681), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16346,57681), 1 CTAs running
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(5,7,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17939,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 75681  inst.: 30793524 (ipc=427.6) sim_rate=185503 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 16:25:21 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18051,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18119,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18454,57681), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 3.
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 18455
gpu_sim_insn = 7699119
gpu_ipc =     417.1834
gpu_tot_sim_cycle = 76136
gpu_tot_sim_insn = 30796476
gpu_tot_ipc =     404.4930
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 5783
gpu_stall_icnt2sh    = 7871
gpu_total_sim_rate=185520

========= Core RFC stats =========
	Total RFC Accesses     = 2857463
	Total RFC Misses       = 1623027
	Total RFC Read Misses  = 540098
	Total RFC Write Misses = 1082929
	Total RFC Evictions    = 1120791

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747344
	L1I_total_cache_misses = 8738
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 576, Miss = 104, Miss_rate = 0.181, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[1]: Access = 588, Miss = 105, Miss_rate = 0.179, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[2]: Access = 599, Miss = 105, Miss_rate = 0.175, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[3]: Access = 594, Miss = 103, Miss_rate = 0.173, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[4]: Access = 590, Miss = 105, Miss_rate = 0.178, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[5]: Access = 612, Miss = 108, Miss_rate = 0.176, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[6]: Access = 589, Miss = 106, Miss_rate = 0.180, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[7]: Access = 592, Miss = 107, Miss_rate = 0.181, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[8]: Access = 633, Miss = 110, Miss_rate = 0.174, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[9]: Access = 600, Miss = 110, Miss_rate = 0.183, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[10]: Access = 597, Miss = 108, Miss_rate = 0.181, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[11]: Access = 602, Miss = 109, Miss_rate = 0.181, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[12]: Access = 588, Miss = 104, Miss_rate = 0.177, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[13]: Access = 572, Miss = 104, Miss_rate = 0.182, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[14]: Access = 592, Miss = 106, Miss_rate = 0.179, Pending_hits = 84, Reservation_fails = 0
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1594
	L1D_total_cache_miss_rate = 0.1786
	L1D_total_cache_pending_hits = 1303
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 119904
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119424
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 922
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 738606
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8738
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2000, 2511, 2784, 3299, 3299, 3046, 2682, 2316, 2316, 2679, 3041, 3295, 3295, 3041, 2679, 2316, 2316, 2680, 3043, 3296, 3296, 3043, 2680, 2316, 2316, 2678, 3040, 3294, 2972, 2781, 2000, 2000, 
gpgpu_n_tot_thrd_icount = 44709376
gpgpu_n_tot_w_icount = 1397168
gpgpu_n_stall_shd_mem = 8408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1560
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2909328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4988
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:186914	W0_Idle:101648	W0_Scoreboard:302398	W1:0	W2:344	W3:2576	W4:6292	W5:4968	W6:18896	W7:4656	W8:124600	W9:4656	W10:20600	W11:2260	W12:121024	W13:2260	W14:22256	W15:100	W16:134864	W17:48	W18:13064	W19:48	W20:129112	W21:48	W22:7728	W23:0	W24:133344	W25:0	W26:7728	W27:0	W28:123184	W29:0	W30:0	W31:0	W32:512512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12480 {8:1560,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 4376 {8:547,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 212160 {136:1560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 74392 {136:547,}

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 619 
averagemflatency = 224 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 76135 
mrq_lat_table:62 	5 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1773 	672 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2353 	444 	172 	45 	39 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	502 	721 	312 	40 	0 	0 	0 	0 	0 	0 	169 	190 	358 	239 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	88 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1337      4585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7041         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4219         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8749      6640    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       9842      6889    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6509      8070    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6210      9632    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5045      9580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5577      9264    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        586       488         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        619       587         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        534       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        468       463         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        419       519         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        498       489         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100497 n_nop=100457 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.000597
n_activity=375 dram_eff=0.16
bk0: 18a 100376i bk1: 12a 100430i bk2: 0a 100495i bk3: 0a 100496i bk4: 0a 100496i bk5: 0a 100496i bk6: 0a 100496i bk7: 0a 100496i bk8: 0a 100496i bk9: 0a 100496i bk10: 0a 100498i bk11: 0a 100498i bk12: 0a 100498i bk13: 0a 100498i bk14: 0a 100498i bk15: 0a 100498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000378121
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100497 n_nop=100463 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0005572
n_activity=268 dram_eff=0.209
bk0: 16a 100426i bk1: 12a 100433i bk2: 0a 100494i bk3: 0a 100496i bk4: 0a 100496i bk5: 0a 100496i bk6: 0a 100496i bk7: 0a 100496i bk8: 0a 100496i bk9: 0a 100496i bk10: 0a 100498i bk11: 0a 100498i bk12: 0a 100498i bk13: 0a 100498i bk14: 0a 100498i bk15: 0a 100499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000258714
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100497 n_nop=100465 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0004776
n_activity=283 dram_eff=0.1696
bk0: 14a 100407i bk1: 10a 100435i bk2: 0a 100495i bk3: 0a 100496i bk4: 0a 100496i bk5: 0a 100496i bk6: 0a 100496i bk7: 0a 100496i bk8: 0a 100496i bk9: 0a 100498i bk10: 0a 100498i bk11: 0a 100498i bk12: 0a 100498i bk13: 0a 100498i bk14: 0a 100498i bk15: 0a 100498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000378121
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100497 n_nop=100469 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004776
n_activity=228 dram_eff=0.2105
bk0: 16a 100423i bk1: 8a 100468i bk2: 0a 100495i bk3: 0a 100496i bk4: 0a 100496i bk5: 0a 100496i bk6: 0a 100496i bk7: 0a 100496i bk8: 0a 100497i bk9: 0a 100497i bk10: 0a 100498i bk11: 0a 100498i bk12: 0a 100498i bk13: 0a 100498i bk14: 0a 100498i bk15: 0a 100498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000109456
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100497 n_nop=100469 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004776
n_activity=221 dram_eff=0.2172
bk0: 16a 100425i bk1: 8a 100466i bk2: 0a 100495i bk3: 0a 100496i bk4: 0a 100496i bk5: 0a 100496i bk6: 0a 100496i bk7: 0a 100496i bk8: 0a 100497i bk9: 0a 100497i bk10: 0a 100498i bk11: 0a 100498i bk12: 0a 100498i bk13: 0a 100498i bk14: 0a 100498i bk15: 0a 100498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000248764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100497 n_nop=100471 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0004378
n_activity=226 dram_eff=0.1947
bk0: 14a 100431i bk1: 8a 100468i bk2: 0a 100495i bk3: 0a 100496i bk4: 0a 100496i bk5: 0a 100496i bk6: 0a 100496i bk7: 0a 100496i bk8: 0a 100496i bk9: 0a 100498i bk10: 0a 100498i bk11: 0a 100498i bk12: 0a 100498i bk13: 0a 100498i bk14: 0a 100498i bk15: 0a 100498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.95055e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 433, Miss = 9, Miss_rate = 0.021, Pending_hits = 26, Reservation_fails = 670
L2_cache_bank[1]: Access = 254, Miss = 6, Miss_rate = 0.024, Pending_hits = 17, Reservation_fails = 396
L2_cache_bank[2]: Access = 355, Miss = 8, Miss_rate = 0.023, Pending_hits = 18, Reservation_fails = 415
L2_cache_bank[3]: Access = 202, Miss = 6, Miss_rate = 0.030, Pending_hits = 13, Reservation_fails = 291
L2_cache_bank[4]: Access = 299, Miss = 7, Miss_rate = 0.023, Pending_hits = 21, Reservation_fails = 551
L2_cache_bank[5]: Access = 253, Miss = 5, Miss_rate = 0.020, Pending_hits = 13, Reservation_fails = 194
L2_cache_bank[6]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 23, Reservation_fails = 467
L2_cache_bank[7]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 296
L2_cache_bank[8]: Access = 286, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 401
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 253
L2_cache_bank[10]: Access = 223, Miss = 7, Miss_rate = 0.031, Pending_hits = 18, Reservation_fails = 385
L2_cache_bank[11]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 172
L2_total_cache_accesses = 3078
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0247
L2_total_cache_pending_hits = 207
L2_total_cache_reservation_fails = 4491
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2888
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 482
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1494
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11536
icnt_total_pkts_simt_to_mem=4474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.08834
	minimum = 6
	maximum = 34
Network latency average = 8.59452
	minimum = 6
	maximum = 34
Slowest packet = 5038
Flit latency average = 7.36536
	minimum = 6
	maximum = 34
Slowest flit = 13235
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00227179
	minimum = 0.00173395 (at node 18)
	maximum = 0.00471417 (at node 15)
Accepted packet rate average = 0.00227179
	minimum = 0.00173395 (at node 18)
	maximum = 0.00471417 (at node 15)
Injected flit rate average = 0.0055972
	minimum = 0.00298022 (at node 2)
	maximum = 0.0162016 (at node 15)
Accepted flit rate average= 0.0055972
	minimum = 0.00303441 (at node 21)
	maximum = 0.00818206 (at node 8)
Injected packet length average = 2.46378
Accepted packet length average = 2.46378
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 46 sec (166 sec)
gpgpu_simulation_rate = 185520 (inst/sec)
gpgpu_simulation_rate = 458 (cycle/sec)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76136)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76136)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76136)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76136)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(5,1,0) tid=(11,7,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(2,6,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 76636  inst.: 30999740 (ipc=406.5) sim_rate=185627 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 16:25:22 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,1,0) tid=(11,13,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(3,0,0) tid=(11,14,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(7,3,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 77136  inst.: 31249152 (ipc=452.7) sim_rate=186006 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 16:25:23 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(1,3,0) tid=(11,2,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(5,3,0) tid=(3,10,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(5,5,0) tid=(3,9,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 77636  inst.: 31604712 (ipc=538.8) sim_rate=185910 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 16:25:25 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(5,0,0) tid=(11,9,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(1,2,0) tid=(3,1,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(5,2,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 78136  inst.: 31993720 (ipc=598.6) sim_rate=187097 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 16:25:26 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(3,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(0,1,0) tid=(4,12,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(2,0,0) tid=(2,5,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(0,0,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 78636  inst.: 32350228 (ipc=621.5) sim_rate=186995 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 16:25:28 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(7,1,0) tid=(2,9,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(2,1,0) tid=(1,9,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(5,0,0) tid=(5,8,0)
GPGPU-Sim uArch: cycles simulated: 79136  inst.: 32632891 (ipc=612.1) sim_rate=187545 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 16:25:29 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(4,0,0) tid=(6,5,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(0,5,0) tid=(14,9,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(3,5,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 79636  inst.: 32951447 (ipc=615.7) sim_rate=187224 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 16:25:31 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(6,4,0) tid=(12,5,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(7,3,0) tid=(10,8,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(6,1,0) tid=(8,1,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(1,0,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 80136  inst.: 33268351 (ipc=618.0) sim_rate=187956 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 16:25:32 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(7,4,0) tid=(5,12,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(0,5,0) tid=(15,10,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(0,3,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 80636  inst.: 33589751 (ipc=620.7) sim_rate=188706 (inst/sec) elapsed = 0:0:02:58 / Thu Apr 12 16:25:33 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(5,3,0) tid=(4,3,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(3,3,0) tid=(2,13,0)
GPGPU-Sim uArch: cycles simulated: 81136  inst.: 33806142 (ipc=601.9) sim_rate=188861 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 16:25:34 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(6,1,0) tid=(10,8,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(3,5,0) tid=(1,12,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(4,3,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 81636  inst.: 34096151 (ipc=599.9) sim_rate=188376 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 16:25:36 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(5,3,0) tid=(12,13,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(1,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 82136  inst.: 34332398 (ipc=589.3) sim_rate=188639 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 16:25:37 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(4,2,0) tid=(5,8,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(7,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(5,0,0) tid=(8,13,0)
GPGPU-Sim uArch: cycles simulated: 82636  inst.: 34565889 (ipc=579.9) sim_rate=188884 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 16:25:38 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(1,7,0) tid=(5,6,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(3,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 83136  inst.: 34800181 (ipc=572.0) sim_rate=189131 (inst/sec) elapsed = 0:0:03:04 / Thu Apr 12 16:25:39 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(1,6,0) tid=(6,12,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(7,5,0) tid=(14,8,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(4,4,0) tid=(14,12,0)
GPGPU-Sim uArch: cycles simulated: 83636  inst.: 35020944 (ipc=563.3) sim_rate=189302 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 16:25:40 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(4,2,0) tid=(2,1,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(0,3,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 84136  inst.: 35296162 (ipc=562.5) sim_rate=188749 (inst/sec) elapsed = 0:0:03:07 / Thu Apr 12 16:25:42 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(2,5,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8158,76136), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8159,76136)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(0,7,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8280,76136), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8281,76136)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8337,76136), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8338,76136)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(2,1,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8358,76136), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8359,76136)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8366,76136), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8368,76136), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8436,76136), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8453,76136), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 84636  inst.: 35569431 (ipc=561.5) sim_rate=188198 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 16:25:44 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8537,76136), 3 CTAs running
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(6,7,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8554,76136), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8568,76136), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8572,76136), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8596,76136), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8597,76136), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8630,76136), 3 CTAs running
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(5,5,0) tid=(1,13,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(6,4,0) tid=(6,9,0)
GPGPU-Sim uArch: cycles simulated: 85136  inst.: 35821716 (ipc=558.4) sim_rate=187548 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 16:25:46 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(5,5,0) tid=(10,10,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(3,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 85636  inst.: 36069299 (ipc=555.0) sim_rate=187860 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 16:25:47 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(3,5,0) tid=(11,11,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(3,3,0) tid=(6,4,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(7,5,0) tid=(12,14,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9958,76136), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 86136  inst.: 36304821 (ipc=550.8) sim_rate=187138 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 16:25:49 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10028,76136), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10044,76136), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10065,76136), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10161,76136), 2 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(7,3,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10173,76136), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10202,76136), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10257,76136), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10273,76136), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10296,76136), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10329,76136), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10381,76136), 2 CTAs running
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(0,4,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10497,76136), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 86636  inst.: 36523655 (ipc=545.4) sim_rate=186345 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 16:25:51 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10559,76136), 3 CTAs running
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(5,4,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10595,76136), 3 CTAs running
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(2,6,0) tid=(6,2,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(0,6,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 87136  inst.: 36782513 (ipc=544.2) sim_rate=186713 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 16:25:52 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(1,7,0) tid=(6,4,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(5,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 87636  inst.: 37037343 (ipc=542.7) sim_rate=186117 (inst/sec) elapsed = 0:0:03:19 / Thu Apr 12 16:25:54 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(1,4,0) tid=(7,13,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(5,5,0) tid=(2,13,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 88136  inst.: 37266289 (ipc=539.2) sim_rate=185404 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 16:25:56 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(0,5,0) tid=(13,0,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(5,6,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 88636  inst.: 37478948 (ipc=534.6) sim_rate=185539 (inst/sec) elapsed = 0:0:03:22 / Thu Apr 12 16:25:57 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(2,7,0) tid=(9,14,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(2,6,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12896,76136), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12968,76136), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 89136  inst.: 37673616 (ipc=529.0) sim_rate=184674 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 16:25:59 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13026,76136), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13049,76136), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13075,76136), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13129,76136), 1 CTAs running
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,6,0) tid=(13,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13165,76136), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13293,76136), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13332,76136), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13361,76136), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13421,76136), 1 CTAs running
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(6,6,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 89636  inst.: 37842349 (ipc=521.9) sim_rate=184596 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 16:26:00 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13568,76136), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13682,76136), 2 CTAs running
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(5,5,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13934,76136), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 90136  inst.: 37993862 (ipc=514.1) sim_rate=184436 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 16:26:01 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14082,76136), 2 CTAs running
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(1,6,0) tid=(14,13,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 90636  inst.: 38145054 (ipc=506.8) sim_rate=184275 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 16:26:02 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(1,6,0) tid=(1,10,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14914,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14958,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14969,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 91136  inst.: 38254352 (ipc=497.2) sim_rate=183915 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 16:26:03 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15091,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15093,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15169,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15176,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15361,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15366,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(5,6,0) tid=(0,13,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15466,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 91636  inst.: 38326481 (ipc=485.8) sim_rate=183380 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 16:26:04 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15511,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15721,76136), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 92136  inst.: 38371460 (ipc=473.4) sim_rate=182721 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 16:26:05 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16023,76136), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16316,76136), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16440,76136), 1 CTAs running
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(5,7,0) tid=(5,15,0)
GPGPU-Sim uArch: cycles simulated: 94136  inst.: 38492835 (ipc=427.6) sim_rate=182430 (inst/sec) elapsed = 0:0:03:31 / Thu Apr 12 16:26:06 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18021,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18092,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18122,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18424,76136), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 1.
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 18425
gpu_sim_insn = 7699119
gpu_ipc =     417.8626
gpu_tot_sim_cycle = 94561
gpu_tot_sim_insn = 38495595
gpu_tot_ipc =     407.0980
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 5784
gpu_stall_icnt2sh    = 7978
gpu_total_sim_rate=182443

========= Core RFC stats =========
	Total RFC Accesses     = 3571340
	Total RFC Misses       = 2028560
	Total RFC Read Misses  = 675135
	Total RFC Write Misses = 1353425
	Total RFC Evictions    = 1401340

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 934180
	L1I_total_cache_misses = 9640
	L1I_total_cache_miss_rate = 0.0103
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 716, Miss = 121, Miss_rate = 0.169, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[1]: Access = 754, Miss = 122, Miss_rate = 0.162, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[2]: Access = 743, Miss = 121, Miss_rate = 0.163, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[3]: Access = 740, Miss = 121, Miss_rate = 0.164, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[4]: Access = 728, Miss = 120, Miss_rate = 0.165, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[5]: Access = 774, Miss = 124, Miss_rate = 0.160, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[6]: Access = 731, Miss = 119, Miss_rate = 0.163, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[7]: Access = 734, Miss = 121, Miss_rate = 0.165, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[8]: Access = 799, Miss = 127, Miss_rate = 0.159, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[9]: Access = 743, Miss = 124, Miss_rate = 0.167, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[10]: Access = 743, Miss = 124, Miss_rate = 0.167, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[11]: Access = 768, Miss = 124, Miss_rate = 0.161, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[12]: Access = 732, Miss = 120, Miss_rate = 0.164, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[13]: Access = 716, Miss = 121, Miss_rate = 0.169, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[14]: Access = 734, Miss = 121, Miss_rate = 0.165, Pending_hits = 92, Reservation_fails = 0
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1830
	L1D_total_cache_miss_rate = 0.1641
	L1D_total_cache_pending_hits = 1410
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 149880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1410
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1788
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 924540
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9640
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2500, 3011, 3284, 4127, 4127, 3809, 3353, 2895, 2895, 3350, 3803, 4120, 4120, 3803, 3350, 2895, 2895, 3349, 3802, 4118, 4118, 3802, 3349, 2895, 2895, 3347, 3799, 4116, 3794, 3540, 2500, 2500, 
gpgpu_n_tot_thrd_icount = 55886720
gpgpu_n_tot_w_icount = 1746460
gpgpu_n_stall_shd_mem = 9655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1788
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3636660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:230491	W0_Idle:118088	W0_Scoreboard:372585	W1:0	W2:430	W3:3220	W4:7865	W5:6210	W6:23620	W7:5820	W8:155750	W9:5820	W10:25750	W11:2825	W12:151280	W13:2825	W14:27820	W15:125	W16:168580	W17:60	W18:16330	W19:60	W20:161390	W21:60	W22:9660	W23:0	W24:166680	W25:0	W26:9660	W27:0	W28:153980	W29:0	W30:0	W31:0	W32:640640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14304 {8:1788,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 5080 {8:635,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 243168 {136:1788,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 86360 {136:635,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 619 
averagemflatency = 212 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 94560 
mrq_lat_table:62 	5 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2240 	672 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2837 	512 	175 	45 	39 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	645 	806 	312 	40 	0 	0 	0 	0 	0 	0 	169 	190 	358 	478 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	110 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1337      4585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7041         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4219         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9827      7436    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      11052      7657    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7255      9034    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6837     10853    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5643     10779    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6284     10485    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        586       488         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        619       587         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        534       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        468       463         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        419       519         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        498       489         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124817 n_nop=124777 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004807
n_activity=375 dram_eff=0.16
bk0: 18a 124696i bk1: 12a 124750i bk2: 0a 124815i bk3: 0a 124816i bk4: 0a 124816i bk5: 0a 124816i bk6: 0a 124816i bk7: 0a 124816i bk8: 0a 124816i bk9: 0a 124816i bk10: 0a 124818i bk11: 0a 124818i bk12: 0a 124818i bk13: 0a 124818i bk14: 0a 124818i bk15: 0a 124818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000304446
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124817 n_nop=124783 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0004487
n_activity=268 dram_eff=0.209
bk0: 16a 124746i bk1: 12a 124753i bk2: 0a 124814i bk3: 0a 124816i bk4: 0a 124816i bk5: 0a 124816i bk6: 0a 124816i bk7: 0a 124816i bk8: 0a 124816i bk9: 0a 124816i bk10: 0a 124818i bk11: 0a 124818i bk12: 0a 124818i bk13: 0a 124818i bk14: 0a 124818i bk15: 0a 124819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000208305
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124817 n_nop=124785 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0003846
n_activity=283 dram_eff=0.1696
bk0: 14a 124727i bk1: 10a 124755i bk2: 0a 124815i bk3: 0a 124816i bk4: 0a 124816i bk5: 0a 124816i bk6: 0a 124816i bk7: 0a 124816i bk8: 0a 124816i bk9: 0a 124818i bk10: 0a 124818i bk11: 0a 124818i bk12: 0a 124818i bk13: 0a 124818i bk14: 0a 124818i bk15: 0a 124818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000304446
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124817 n_nop=124789 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003846
n_activity=228 dram_eff=0.2105
bk0: 16a 124743i bk1: 8a 124788i bk2: 0a 124815i bk3: 0a 124816i bk4: 0a 124816i bk5: 0a 124816i bk6: 0a 124816i bk7: 0a 124816i bk8: 0a 124817i bk9: 0a 124817i bk10: 0a 124818i bk11: 0a 124818i bk12: 0a 124818i bk13: 0a 124818i bk14: 0a 124818i bk15: 0a 124818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.8129e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124817 n_nop=124789 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003846
n_activity=221 dram_eff=0.2172
bk0: 16a 124745i bk1: 8a 124786i bk2: 0a 124815i bk3: 0a 124816i bk4: 0a 124816i bk5: 0a 124816i bk6: 0a 124816i bk7: 0a 124816i bk8: 0a 124817i bk9: 0a 124817i bk10: 0a 124818i bk11: 0a 124818i bk12: 0a 124818i bk13: 0a 124818i bk14: 0a 124818i bk15: 0a 124818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000200293
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124817 n_nop=124791 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0003525
n_activity=226 dram_eff=0.1947
bk0: 14a 124751i bk1: 8a 124788i bk2: 0a 124815i bk3: 0a 124816i bk4: 0a 124816i bk5: 0a 124816i bk6: 0a 124816i bk7: 0a 124816i bk8: 0a 124816i bk9: 0a 124818i bk10: 0a 124818i bk11: 0a 124818i bk12: 0a 124818i bk13: 0a 124818i bk14: 0a 124818i bk15: 0a 124818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.01173e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 518, Miss = 9, Miss_rate = 0.017, Pending_hits = 26, Reservation_fails = 670
L2_cache_bank[1]: Access = 303, Miss = 6, Miss_rate = 0.020, Pending_hits = 17, Reservation_fails = 396
L2_cache_bank[2]: Access = 420, Miss = 8, Miss_rate = 0.019, Pending_hits = 18, Reservation_fails = 415
L2_cache_bank[3]: Access = 234, Miss = 6, Miss_rate = 0.026, Pending_hits = 13, Reservation_fails = 291
L2_cache_bank[4]: Access = 354, Miss = 7, Miss_rate = 0.020, Pending_hits = 21, Reservation_fails = 551
L2_cache_bank[5]: Access = 305, Miss = 5, Miss_rate = 0.016, Pending_hits = 13, Reservation_fails = 194
L2_cache_bank[6]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 23, Reservation_fails = 467
L2_cache_bank[7]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 11, Reservation_fails = 296
L2_cache_bank[8]: Access = 334, Miss = 8, Miss_rate = 0.024, Pending_hits = 24, Reservation_fails = 401
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 253
L2_cache_bank[10]: Access = 257, Miss = 7, Miss_rate = 0.027, Pending_hits = 18, Reservation_fails = 385
L2_cache_bank[11]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 11, Reservation_fails = 172
L2_total_cache_accesses = 3633
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0209
L2_total_cache_pending_hits = 207
L2_total_cache_reservation_fails = 4491
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2888
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 570
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1494
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13355
icnt_total_pkts_simt_to_mem=5378
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.25405
	minimum = 6
	maximum = 34
Network latency average = 8.67477
	minimum = 6
	maximum = 34
Slowest packet = 6159
Flit latency average = 7.55417
	minimum = 6
	maximum = 34
Slowest flit = 16013
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00223127
	minimum = 0.00173677 (at node 6)
	maximum = 0.0046133 (at node 15)
Accepted packet rate average = 0.00223127
	minimum = 0.00173677 (at node 6)
	maximum = 0.0046133 (at node 15)
Injected flit rate average = 0.00547364
	minimum = 0.00282225 (at node 7)
	maximum = 0.0156852 (at node 15)
Accepted flit rate average= 0.00547364
	minimum = 0.00303935 (at node 21)
	maximum = 0.00803256 (at node 1)
Injected packet length average = 2.45315
Accepted packet length average = 2.45315
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 31 sec (211 sec)
gpgpu_simulation_rate = 182443 (inst/sec)
gpgpu_simulation_rate = 448 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94561)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94561)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94561)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94561)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(4,1,0) tid=(10,0,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(7,0,0) tid=(10,2,0)
GPGPU-Sim uArch: cycles simulated: 95061  inst.: 38698379 (ipc=405.6) sim_rate=182539 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 16:26:07 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(6,6,0) tid=(10,2,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(4,0,0) tid=(6,8,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(2,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 95561  inst.: 38951887 (ipc=456.3) sim_rate=182872 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 16:26:08 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(3,2,0) tid=(10,12,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(4,4,0) tid=(2,1,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(0,5,0) tid=(6,5,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(2,5,0) tid=(10,3,0)
GPGPU-Sim uArch: cycles simulated: 96061  inst.: 39310803 (ipc=543.5) sim_rate=182840 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 16:26:10 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,6,0) tid=(2,3,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(6,2,0) tid=(6,9,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(2,2,0) tid=(10,7,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(4,5,0) tid=(2,10,0)
GPGPU-Sim uArch: cycles simulated: 96561  inst.: 39697211 (ipc=600.8) sim_rate=182936 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 16:26:12 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(0,0,0) tid=(13,9,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(4,0,0) tid=(1,15,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(7,1,0) tid=(8,13,0)
GPGPU-Sim uArch: cycles simulated: 97061  inst.: 40051388 (ipc=622.3) sim_rate=182883 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 16:26:14 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(3,2,0) tid=(9,4,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(6,2,0) tid=(10,12,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(5,0,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 97561  inst.: 40334006 (ipc=612.8) sim_rate=182506 (inst/sec) elapsed = 0:0:03:41 / Thu Apr 12 16:26:16 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(0,1,0) tid=(8,1,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(6,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 98061  inst.: 40645457 (ipc=614.2) sim_rate=183087 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 16:26:17 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(3,7,0) tid=(0,10,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(2,0,0) tid=(4,11,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(3,2,0) tid=(11,6,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(5,4,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 98561  inst.: 40967685 (ipc=618.0) sim_rate=182891 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 16:26:19 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(3,4,0) tid=(14,4,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(4,3,0) tid=(2,9,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(0,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 99061  inst.: 41284233 (ipc=619.7) sim_rate=182673 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 16:26:21 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(2,0,0) tid=(9,2,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(4,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 99561  inst.: 41507512 (ipc=602.4) sim_rate=182050 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 16:26:23 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(2,2,0) tid=(12,12,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(1,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(6,3,0) tid=(12,10,0)
GPGPU-Sim uArch: cycles simulated: 100061  inst.: 41798938 (ipc=600.6) sim_rate=182528 (inst/sec) elapsed = 0:0:03:49 / Thu Apr 12 16:26:24 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(4,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(7,2,0) tid=(1,11,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(2,2,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 100561  inst.: 42032396 (ipc=589.5) sim_rate=181958 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 16:26:26 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(4,3,0) tid=(12,5,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(2,5,0) tid=(6,10,0)
GPGPU-Sim uArch: cycles simulated: 101061  inst.: 42267653 (ipc=580.3) sim_rate=182188 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 16:26:27 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(6,2,0) tid=(6,0,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(4,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 101561  inst.: 42492076 (ipc=570.9) sim_rate=182369 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 16:26:28 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(4,2,0) tid=(6,9,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(4,1,0) tid=(2,0,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(1,7,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 102061  inst.: 42709946 (ipc=561.9) sim_rate=181744 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 16:26:30 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(4,4,0) tid=(10,6,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(1,5,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 102561  inst.: 42983262 (ipc=561.0) sim_rate=182132 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 16:26:31 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(4,3,0) tid=(12,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8167,94561), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8168,94561)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(6,2,0) tid=(10,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8227,94561), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(8228,94561)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8247,94561), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8248,94561)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8262,94561), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(8263,94561)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8277,94561), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8341,94561), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8350,94561), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8360,94561), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8381,94561), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8383,94561), 3 CTAs running
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(2,7,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8398,94561), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8461,94561), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8472,94561), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 103061  inst.: 43243347 (ipc=558.6) sim_rate=181694 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 16:26:33 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(4,5,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8603,94561), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8631,94561), 3 CTAs running
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(1,5,0) tid=(7,12,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(2,6,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 103561  inst.: 43519621 (ipc=558.2) sim_rate=181331 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 16:26:35 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(2,2,0) tid=(7,13,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(0,3,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 104061  inst.: 43751750 (ipc=553.3) sim_rate=181542 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 16:26:36 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(3,2,0) tid=(10,0,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(0,5,0) tid=(0,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9872,94561), 2 CTAs running
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(6,5,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9930,94561), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9998,94561), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 104561  inst.: 44000142 (ipc=550.5) sim_rate=181070 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 16:26:38 2018
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10054,94561), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10073,94561), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10123,94561), 2 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(0,5,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10135,94561), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10136,94561), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10154,94561), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10157,94561), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10187,94561), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10272,94561), 2 CTAs running
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(4,5,0) tid=(9,11,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10352,94561), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10400,94561), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 105061  inst.: 44226765 (ipc=545.8) sim_rate=181257 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 16:26:39 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(1,7,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10669,94561), 2 CTAs running
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(6,7,0) tid=(7,6,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(6,4,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 105561  inst.: 44491735 (ipc=545.1) sim_rate=180860 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 16:26:41 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(2,6,0) tid=(7,13,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(1,7,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 106061  inst.: 44732887 (ipc=542.4) sim_rate=181104 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 16:26:42 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(6,7,0) tid=(10,0,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(0,6,0) tid=(14,1,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(7,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 106561  inst.: 44973544 (ipc=539.8) sim_rate=180616 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 16:26:44 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(7,5,0) tid=(11,7,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(6,3,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 107061  inst.: 45179753 (ipc=534.7) sim_rate=180719 (inst/sec) elapsed = 0:0:04:10 / Thu Apr 12 16:26:45 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(5,5,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12820,94561), 1 CTAs running
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(3,7,0) tid=(5,12,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12912,94561), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12913,94561), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (12950,94561), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 107561  inst.: 45378704 (ipc=529.5) sim_rate=180074 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 16:26:47 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13011,94561), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13052,94561), 1 CTAs running
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(3,7,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13201,94561), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13371,94561), 2 CTAs running
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(3,7,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13406,94561), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13463,94561), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 108061  inst.: 45550136 (ipc=522.6) sim_rate=180040 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 16:26:48 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13503,94561), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13525,94561), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13580,94561), 2 CTAs running
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(0,5,0) tid=(15,14,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13996,94561), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 108561  inst.: 45696883 (ipc=514.4) sim_rate=179203 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 16:26:50 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(0,7,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14133,94561), 2 CTAs running
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(1,6,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 109061  inst.: 45847229 (ipc=507.0) sim_rate=179090 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 16:26:51 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(2,6,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14933,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14966,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14972,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109561  inst.: 45954144 (ipc=497.2) sim_rate=178809 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 16:26:52 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15041,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15044,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15122,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15131,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(5,5,0) tid=(14,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15353,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15401,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15407,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15438,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 110061  inst.: 46024681 (ipc=485.7) sim_rate=178390 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 16:26:53 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15723,94561), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15930,94561), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16248,94561), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(6,7,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16403,94561), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 111061  inst.: 46107805 (ipc=461.3) sim_rate=178022 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 16:26:54 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18064,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18105,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18114,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(6,7,0) tid=(9,15,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18458,94561), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 12.
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 18459
gpu_sim_insn = 7699119
gpu_ipc =     417.0930
gpu_tot_sim_cycle = 113020
gpu_tot_sim_insn = 46194714
gpu_tot_ipc =     408.7304
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 5785
gpu_stall_icnt2sh    = 8163
gpu_total_sim_rate=177671

========= Core RFC stats =========
	Total RFC Accesses     = 4285209
	Total RFC Misses       = 2434230
	Total RFC Read Misses  = 810290
	Total RFC Write Misses = 1623940
	Total RFC Evictions    = 1681881

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121016
	L1I_total_cache_misses = 10548
	L1I_total_cache_miss_rate = 0.0094
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 882, Miss = 138, Miss_rate = 0.156, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[1]: Access = 896, Miss = 139, Miss_rate = 0.155, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[2]: Access = 905, Miss = 139, Miss_rate = 0.154, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[3]: Access = 883, Miss = 136, Miss_rate = 0.154, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[4]: Access = 874, Miss = 135, Miss_rate = 0.154, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[5]: Access = 916, Miss = 137, Miss_rate = 0.150, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[6]: Access = 875, Miss = 133, Miss_rate = 0.152, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[7]: Access = 878, Miss = 136, Miss_rate = 0.155, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[8]: Access = 965, Miss = 143, Miss_rate = 0.148, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[9]: Access = 883, Miss = 140, Miss_rate = 0.159, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[10]: Access = 889, Miss = 139, Miss_rate = 0.156, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 912, Miss = 142, Miss_rate = 0.156, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[12]: Access = 900, Miss = 139, Miss_rate = 0.154, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[13]: Access = 854, Miss = 136, Miss_rate = 0.159, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[14]: Access = 874, Miss = 138, Miss_rate = 0.158, Pending_hits = 98, Reservation_fails = 0
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2070
	L1D_total_cache_miss_rate = 0.1546
	L1D_total_cache_pending_hits = 1501
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 179856
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2019
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 179376
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 51
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110468
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10548
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3579, 4349, 4802, 5771, 5449, 5068, 4522, 3974, 3474, 4019, 4562, 4942, 4942, 4562, 4019, 3474, 3474, 4018, 4561, 4940, 4940, 4561, 4018, 3474, 3474, 4016, 4558, 4938, 4294, 4040, 3000, 3000, 
gpgpu_n_tot_thrd_icount = 67064064
gpgpu_n_tot_w_icount = 2095752
gpgpu_n_stall_shd_mem = 10902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2019
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4363992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:273432	W0_Idle:134623	W0_Scoreboard:442945	W1:0	W2:516	W3:3864	W4:9438	W5:7452	W6:28344	W7:6984	W8:186900	W9:6984	W10:30900	W11:3390	W12:181536	W13:3390	W14:33384	W15:150	W16:202296	W17:72	W18:19596	W19:72	W20:193668	W21:72	W22:11592	W23:0	W24:200016	W25:0	W26:11592	W27:0	W28:184776	W29:0	W30:0	W31:0	W32:768768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16152 {8:2019,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 5792 {8:724,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 274584 {136:2019,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 98464 {136:724,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 619 
averagemflatency = 203 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 113019 
mrq_lat_table:62 	5 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2710 	672 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3334 	571 	178 	45 	39 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	776 	904 	314 	40 	0 	0 	0 	0 	0 	0 	169 	190 	358 	717 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	135 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1337      4585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7041         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4219         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10908      8238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12333      8425    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8000     10004    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7465     12074    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6242     12027    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7008     11707    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        586       488         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        619       587         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        534       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        468       463         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        419       519         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        498       489         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149182 n_nop=149142 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004022
n_activity=375 dram_eff=0.16
bk0: 18a 149061i bk1: 12a 149115i bk2: 0a 149180i bk3: 0a 149181i bk4: 0a 149181i bk5: 0a 149181i bk6: 0a 149181i bk7: 0a 149181i bk8: 0a 149181i bk9: 0a 149181i bk10: 0a 149183i bk11: 0a 149183i bk12: 0a 149183i bk13: 0a 149183i bk14: 0a 149183i bk15: 0a 149183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000254722
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149182 n_nop=149148 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003754
n_activity=268 dram_eff=0.209
bk0: 16a 149111i bk1: 12a 149118i bk2: 0a 149179i bk3: 0a 149181i bk4: 0a 149181i bk5: 0a 149181i bk6: 0a 149181i bk7: 0a 149181i bk8: 0a 149181i bk9: 0a 149181i bk10: 0a 149183i bk11: 0a 149183i bk12: 0a 149183i bk13: 0a 149183i bk14: 0a 149183i bk15: 0a 149184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000174284
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149182 n_nop=149150 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0003218
n_activity=283 dram_eff=0.1696
bk0: 14a 149092i bk1: 10a 149120i bk2: 0a 149180i bk3: 0a 149181i bk4: 0a 149181i bk5: 0a 149181i bk6: 0a 149181i bk7: 0a 149181i bk8: 0a 149181i bk9: 0a 149183i bk10: 0a 149183i bk11: 0a 149183i bk12: 0a 149183i bk13: 0a 149183i bk14: 0a 149183i bk15: 0a 149183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000254722
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149182 n_nop=149154 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003218
n_activity=228 dram_eff=0.2105
bk0: 16a 149108i bk1: 8a 149153i bk2: 0a 149180i bk3: 0a 149181i bk4: 0a 149181i bk5: 0a 149181i bk6: 0a 149181i bk7: 0a 149181i bk8: 0a 149182i bk9: 0a 149182i bk10: 0a 149183i bk11: 0a 149183i bk12: 0a 149183i bk13: 0a 149183i bk14: 0a 149183i bk15: 0a 149183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.37354e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149182 n_nop=149154 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003218
n_activity=221 dram_eff=0.2172
bk0: 16a 149110i bk1: 8a 149151i bk2: 0a 149180i bk3: 0a 149181i bk4: 0a 149181i bk5: 0a 149181i bk6: 0a 149181i bk7: 0a 149181i bk8: 0a 149182i bk9: 0a 149182i bk10: 0a 149183i bk11: 0a 149183i bk12: 0a 149183i bk13: 0a 149183i bk14: 0a 149183i bk15: 0a 149183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000167581
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149182 n_nop=149156 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002949
n_activity=226 dram_eff=0.1947
bk0: 14a 149116i bk1: 8a 149153i bk2: 0a 149180i bk3: 0a 149181i bk4: 0a 149181i bk5: 0a 149181i bk6: 0a 149181i bk7: 0a 149181i bk8: 0a 149181i bk9: 0a 149183i bk10: 0a 149183i bk11: 0a 149183i bk12: 0a 149183i bk13: 0a 149183i bk14: 0a 149183i bk15: 0a 149183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.70322e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 605, Miss = 9, Miss_rate = 0.015, Pending_hits = 26, Reservation_fails = 670
L2_cache_bank[1]: Access = 351, Miss = 6, Miss_rate = 0.017, Pending_hits = 17, Reservation_fails = 396
L2_cache_bank[2]: Access = 487, Miss = 8, Miss_rate = 0.016, Pending_hits = 18, Reservation_fails = 415
L2_cache_bank[3]: Access = 266, Miss = 6, Miss_rate = 0.023, Pending_hits = 13, Reservation_fails = 291
L2_cache_bank[4]: Access = 408, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 551
L2_cache_bank[5]: Access = 358, Miss = 5, Miss_rate = 0.014, Pending_hits = 13, Reservation_fails = 194
L2_cache_bank[6]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 23, Reservation_fails = 467
L2_cache_bank[7]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 11, Reservation_fails = 296
L2_cache_bank[8]: Access = 382, Miss = 8, Miss_rate = 0.021, Pending_hits = 24, Reservation_fails = 401
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 12, Reservation_fails = 253
L2_cache_bank[10]: Access = 292, Miss = 7, Miss_rate = 0.024, Pending_hits = 18, Reservation_fails = 385
L2_cache_bank[11]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 11, Reservation_fails = 172
L2_total_cache_accesses = 4192
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0181
L2_total_cache_pending_hits = 207
L2_total_cache_reservation_fails = 4491
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2888
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 659
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1494
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15194
icnt_total_pkts_simt_to_mem=6286
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.5653
	minimum = 6
	maximum = 35
Network latency average = 8.89535
	minimum = 6
	maximum = 34
Slowest packet = 7267
Flit latency average = 7.84201
	minimum = 6
	maximum = 34
Slowest flit = 18734
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00224321
	minimum = 0.00173357 (at node 18)
	maximum = 0.00471315 (at node 15)
Accepted packet rate average = 0.00224321
	minimum = 0.00173357 (at node 18)
	maximum = 0.00471315 (at node 15)
Injected flit rate average = 0.00551171
	minimum = 0.00297958 (at node 1)
	maximum = 0.0161981 (at node 15)
Accepted flit rate average= 0.00551171
	minimum = 0.00303375 (at node 21)
	maximum = 0.00801777 (at node 8)
Injected packet length average = 2.45707
Accepted packet length average = 2.45707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 20 sec (260 sec)
gpgpu_simulation_rate = 177671 (inst/sec)
gpgpu_simulation_rate = 434 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113020)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113020)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113020)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113020)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(1,7,0) tid=(9,5,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(6,0,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 113520  inst.: 46398042 (ipc=406.7) sim_rate=177770 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 16:26:56 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(1,4,0) tid=(1,0,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(5,2,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 114020  inst.: 46643682 (ipc=449.0) sim_rate=178029 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 16:26:57 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(6,2,0) tid=(13,13,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(1,4,0) tid=(1,6,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(5,6,0) tid=(1,13,0)
GPGPU-Sim uArch: cycles simulated: 114520  inst.: 46965290 (ipc=513.7) sim_rate=178575 (inst/sec) elapsed = 0:0:04:23 / Thu Apr 12 16:26:58 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(1,1,0) tid=(1,9,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(3,0,0) tid=(13,8,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(1,5,0) tid=(13,6,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(1,2,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 115020  inst.: 47338466 (ipc=571.9) sim_rate=178635 (inst/sec) elapsed = 0:0:04:25 / Thu Apr 12 16:27:00 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(5,2,0) tid=(6,2,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(2,3,0) tid=(6,0,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(7,1,0) tid=(13,2,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(2,2,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 115520  inst.: 47702078 (ipc=602.9) sim_rate=179331 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 16:27:01 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(3,3,0) tid=(1,8,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(5,1,0) tid=(13,14,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(5,0,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 116020  inst.: 48005258 (ipc=603.5) sim_rate=179124 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 16:27:03 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(3,1,0) tid=(6,5,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(2,5,0) tid=(6,2,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(0,5,0) tid=(13,9,0)
GPGPU-Sim uArch: cycles simulated: 116520  inst.: 48325776 (ipc=608.9) sim_rate=179649 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 16:27:04 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(5,0,0) tid=(12,10,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(6,3,0) tid=(0,11,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(6,3,0) tid=(6,10,0)
GPGPU-Sim uArch: cycles simulated: 117020  inst.: 48616913 (ipc=605.5) sim_rate=180062 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 16:27:05 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(3,3,0) tid=(6,8,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4140,113020), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(4141,113020)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4181,113020), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(4182,113020)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(3,1,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4233,113020), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(4234,113020)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4264,113020), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(4265,113020)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(0,2,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4418,113020), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 117520  inst.: 48925792 (ipc=606.9) sim_rate=179874 (inst/sec) elapsed = 0:0:04:32 / Thu Apr 12 16:27:07 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(1,2,0) tid=(10,5,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(3,4,0) tid=(5,15,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(5,5,0) tid=(4,8,0)
GPGPU-Sim uArch: cycles simulated: 118020  inst.: 49186236 (ipc=598.3) sim_rate=180169 (inst/sec) elapsed = 0:0:04:33 / Thu Apr 12 16:27:08 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(4,6,0) tid=(11,15,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(3,5,0) tid=(3,12,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5290,113020), 2 CTAs running
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(0,2,0) tid=(2,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5426,113020), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5457,113020), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118520  inst.: 49500672 (ipc=601.1) sim_rate=180002 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 16:27:10 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(3,2,0) tid=(7,11,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5639,113020), 3 CTAs running
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(3,5,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5875,113020), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5883,113020), 3 CTAs running
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(0,0,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 119020  inst.: 49774194 (ipc=596.6) sim_rate=180341 (inst/sec) elapsed = 0:0:04:36 / Thu Apr 12 16:27:11 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(2,0,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6201,113020), 3 CTAs running
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(1,4,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6239,113020), 3 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(6,6,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6375,113020), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6388,113020), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6414,113020), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6455,113020), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6456,113020), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6494,113020), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 119520  inst.: 50091247 (ipc=599.5) sim_rate=180184 (inst/sec) elapsed = 0:0:04:38 / Thu Apr 12 16:27:13 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(3,6,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6546,113020), 2 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(4,2,0) tid=(4,15,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(1,6,0) tid=(2,9,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6883,113020), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6916,113020), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6938,113020), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 120020  inst.: 50383476 (ipc=598.4) sim_rate=179940 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 16:27:15 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(1,4,0) tid=(7,14,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7193,113020), 3 CTAs running
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(4,7,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7238,113020), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7313,113020), 1 CTAs running
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(3,6,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 120520  inst.: 50673481 (ipc=597.2) sim_rate=179693 (inst/sec) elapsed = 0:0:04:42 / Thu Apr 12 16:27:17 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7533,113020), 2 CTAs running
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(3,7,0) tid=(8,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7627,113020), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7649,113020), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7654,113020), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7660,113020), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7670,113020), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7724,113020), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(2,5,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7738,113020), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7747,113020), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7803,113020), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7905,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(2,7,0) tid=(2,8,0)
GPGPU-Sim uArch: cycles simulated: 121020  inst.: 50919052 (ipc=590.5) sim_rate=179925 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 16:27:18 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8109,113020), 1 CTAs running
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(6,7,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8128,113020), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8175,113020), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8178,113020), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8195,113020), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8252,113020), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8262,113020), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8308,113020), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8313,113020), 1 CTAs running
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(6,7,0) tid=(12,14,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8403,113020), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8452,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 121520  inst.: 51162860 (ipc=584.5) sim_rate=179518 (inst/sec) elapsed = 0:0:04:45 / Thu Apr 12 16:27:20 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8540,113020), 1 CTAs running
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(4,7,0) tid=(4,11,0)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(4,7,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8790,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8864,113020), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 122020  inst.: 51355112 (ipc=573.4) sim_rate=179563 (inst/sec) elapsed = 0:0:04:46 / Thu Apr 12 16:27:21 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(1,6,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9161,113020), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9337,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9340,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(7,7,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9403,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9450,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9461,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122520  inst.: 51504064 (ipc=558.9) sim_rate=179456 (inst/sec) elapsed = 0:0:04:47 / Thu Apr 12 16:27:22 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9518,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9520,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9573,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9588,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9674,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 123020  inst.: 51544316 (ipc=535.0) sim_rate=178973 (inst/sec) elapsed = 0:0:04:48 / Thu Apr 12 16:27:23 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10015,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10433,113020), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 8.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 10434
gpu_sim_insn = 5361506
gpu_ipc =     513.8495
gpu_tot_sim_cycle = 123454
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     417.6148
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5786
gpu_stall_icnt2sh    = 8219
gpu_total_sim_rate=179014

========= Core RFC stats =========
	Total RFC Accesses     = 4707743
	Total RFC Misses       = 2677625
	Total RFC Read Misses  = 893334
	Total RFC Write Misses = 1784291
	Total RFC Evictions    = 1849257

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11422
	L1I_total_cache_miss_rate = 0.0092
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 951, Miss = 153, Miss_rate = 0.161, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[1]: Access = 920, Miss = 146, Miss_rate = 0.159, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[2]: Access = 905, Miss = 139, Miss_rate = 0.154, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[3]: Access = 911, Miss = 143, Miss_rate = 0.157, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[4]: Access = 949, Miss = 152, Miss_rate = 0.160, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1001, Miss = 154, Miss_rate = 0.154, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[6]: Access = 955, Miss = 149, Miss_rate = 0.156, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[7]: Access = 952, Miss = 151, Miss_rate = 0.159, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1009, Miss = 155, Miss_rate = 0.154, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[9]: Access = 891, Miss = 141, Miss_rate = 0.158, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[10]: Access = 889, Miss = 139, Miss_rate = 0.156, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 954, Miss = 152, Miss_rate = 0.159, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 980, Miss = 155, Miss_rate = 0.158, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[13]: Access = 939, Miss = 152, Miss_rate = 0.162, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[14]: Access = 958, Miss = 154, Miss_rate = 0.161, Pending_hits = 98, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2235
	L1D_total_cache_miss_rate = 0.1578
	L1D_total_cache_pending_hits = 1505
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2174
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 61
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223759
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11422
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4020, 4882, 5335, 6304, 5982, 5601, 5055, 4415, 3915, 4552, 5159, 5539, 5539, 5159, 4381, 3836, 3836, 4380, 4923, 5302, 5302, 4923, 4380, 3836, 3836, 4378, 4920, 5300, 4656, 4402, 3362, 3362, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2174
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:301982	W0_Idle:145009	W0_Scoreboard:472996	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17392 {8:2174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6400 {8:800,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 295664 {136:2174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 108800 {136:800,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 619 
averagemflatency = 199 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 120823 
mrq_lat_table:62 	5 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2991 	672 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3608 	644 	188 	45 	39 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	873 	961 	315 	40 	0 	0 	0 	0 	0 	0 	169 	190 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	142 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1337      4585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7041         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4219         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11552      8707    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      13098      8888    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8446     10599    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7860     12857    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6573     12806    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7432     12462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        586       488         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        619       587         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        534       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        468       463         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        419       519         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        498       489         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162954 n_nop=162914 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003682
n_activity=375 dram_eff=0.16
bk0: 18a 162833i bk1: 12a 162887i bk2: 0a 162952i bk3: 0a 162953i bk4: 0a 162953i bk5: 0a 162953i bk6: 0a 162953i bk7: 0a 162953i bk8: 0a 162953i bk9: 0a 162953i bk10: 0a 162955i bk11: 0a 162955i bk12: 0a 162955i bk13: 0a 162955i bk14: 0a 162955i bk15: 0a 162955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000233195
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162954 n_nop=162920 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003437
n_activity=268 dram_eff=0.209
bk0: 16a 162883i bk1: 12a 162890i bk2: 0a 162951i bk3: 0a 162953i bk4: 0a 162953i bk5: 0a 162953i bk6: 0a 162953i bk7: 0a 162953i bk8: 0a 162953i bk9: 0a 162953i bk10: 0a 162955i bk11: 0a 162955i bk12: 0a 162955i bk13: 0a 162955i bk14: 0a 162955i bk15: 0a 162956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000159554
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162954 n_nop=162922 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002946
n_activity=283 dram_eff=0.1696
bk0: 14a 162864i bk1: 10a 162892i bk2: 0a 162952i bk3: 0a 162953i bk4: 0a 162953i bk5: 0a 162953i bk6: 0a 162953i bk7: 0a 162953i bk8: 0a 162953i bk9: 0a 162955i bk10: 0a 162955i bk11: 0a 162955i bk12: 0a 162955i bk13: 0a 162955i bk14: 0a 162955i bk15: 0a 162955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000233195
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162954 n_nop=162926 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002946
n_activity=228 dram_eff=0.2105
bk0: 16a 162880i bk1: 8a 162925i bk2: 0a 162952i bk3: 0a 162953i bk4: 0a 162953i bk5: 0a 162953i bk6: 0a 162953i bk7: 0a 162953i bk8: 0a 162954i bk9: 0a 162954i bk10: 0a 162955i bk11: 0a 162955i bk12: 0a 162955i bk13: 0a 162955i bk14: 0a 162955i bk15: 0a 162955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.75037e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162954 n_nop=162926 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002946
n_activity=221 dram_eff=0.2172
bk0: 16a 162882i bk1: 8a 162923i bk2: 0a 162952i bk3: 0a 162953i bk4: 0a 162953i bk5: 0a 162953i bk6: 0a 162953i bk7: 0a 162953i bk8: 0a 162954i bk9: 0a 162954i bk10: 0a 162955i bk11: 0a 162955i bk12: 0a 162955i bk13: 0a 162955i bk14: 0a 162955i bk15: 0a 162955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162954 n_nop=162928 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.00027
n_activity=226 dram_eff=0.1947
bk0: 14a 162888i bk1: 8a 162925i bk2: 0a 162952i bk3: 0a 162953i bk4: 0a 162953i bk5: 0a 162953i bk6: 0a 162953i bk7: 0a 162953i bk8: 0a 162953i bk9: 0a 162955i bk10: 0a 162955i bk11: 0a 162955i bk12: 0a 162955i bk13: 0a 162955i bk14: 0a 162955i bk15: 0a 162955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.1367e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 661, Miss = 9, Miss_rate = 0.014, Pending_hits = 26, Reservation_fails = 670
L2_cache_bank[1]: Access = 384, Miss = 6, Miss_rate = 0.016, Pending_hits = 17, Reservation_fails = 396
L2_cache_bank[2]: Access = 528, Miss = 8, Miss_rate = 0.015, Pending_hits = 18, Reservation_fails = 415
L2_cache_bank[3]: Access = 285, Miss = 6, Miss_rate = 0.021, Pending_hits = 13, Reservation_fails = 291
L2_cache_bank[4]: Access = 444, Miss = 7, Miss_rate = 0.016, Pending_hits = 21, Reservation_fails = 551
L2_cache_bank[5]: Access = 393, Miss = 5, Miss_rate = 0.013, Pending_hits = 13, Reservation_fails = 194
L2_cache_bank[6]: Access = 328, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 467
L2_cache_bank[7]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 296
L2_cache_bank[8]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 401
L2_cache_bank[9]: Access = 263, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 253
L2_cache_bank[10]: Access = 312, Miss = 7, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 385
L2_cache_bank[11]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 172
L2_total_cache_accesses = 4549
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 207
L2_total_cache_reservation_fails = 4491
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2888
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 735
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1494
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16475
icnt_total_pkts_simt_to_mem=6919
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2381
	minimum = 6
	maximum = 34
Network latency average = 9.36275
	minimum = 6
	maximum = 34
Slowest packet = 8396
Flit latency average = 8.03083
	minimum = 6
	maximum = 34
Slowest flit = 21492
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00253445
	minimum = 0.000287522 (at node 2)
	maximum = 0.00536707 (at node 15)
Accepted packet rate average = 0.00253445
	minimum = 0.000287522 (at node 2)
	maximum = 0.00536707 (at node 15)
Injected flit rate average = 0.00679403
	minimum = 0.000287522 (at node 2)
	maximum = 0.0199348 (at node 15)
Accepted flit rate average= 0.00679403
	minimum = 0.00143761 (at node 2)
	maximum = 0.0115967 (at node 12)
Injected packet length average = 2.68067
Accepted packet length average = 2.68067
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 48 sec (288 sec)
gpgpu_simulation_rate = 179014 (inst/sec)
gpgpu_simulation_rate = 428 (cycle/sec)
timer: 747540814468
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 123454
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     417.6148
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5786
gpu_stall_icnt2sh    = 8219
gpu_total_sim_rate=179014

========= Core RFC stats =========
	Total RFC Accesses     = 4707743
	Total RFC Misses       = 2677625
	Total RFC Read Misses  = 893334
	Total RFC Write Misses = 1784291
	Total RFC Evictions    = 1849257

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11422
	L1I_total_cache_miss_rate = 0.0092
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 951, Miss = 153, Miss_rate = 0.161, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[1]: Access = 920, Miss = 146, Miss_rate = 0.159, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[2]: Access = 905, Miss = 139, Miss_rate = 0.154, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[3]: Access = 911, Miss = 143, Miss_rate = 0.157, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[4]: Access = 949, Miss = 152, Miss_rate = 0.160, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1001, Miss = 154, Miss_rate = 0.154, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[6]: Access = 955, Miss = 149, Miss_rate = 0.156, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[7]: Access = 952, Miss = 151, Miss_rate = 0.159, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1009, Miss = 155, Miss_rate = 0.154, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[9]: Access = 891, Miss = 141, Miss_rate = 0.158, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[10]: Access = 889, Miss = 139, Miss_rate = 0.156, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 954, Miss = 152, Miss_rate = 0.159, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 980, Miss = 155, Miss_rate = 0.158, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[13]: Access = 939, Miss = 152, Miss_rate = 0.162, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[14]: Access = 958, Miss = 154, Miss_rate = 0.161, Pending_hits = 98, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2235
	L1D_total_cache_miss_rate = 0.1578
	L1D_total_cache_pending_hits = 1505
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2174
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 61
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223759
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11422
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4020, 4882, 5335, 6304, 5982, 5601, 5055, 4415, 3915, 4552, 5159, 5539, 5539, 5159, 4381, 3836, 3836, 4380, 4923, 5302, 5302, 4923, 4380, 3836, 3836, 4378, 4920, 5300, 4656, 4402, 3362, 3362, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2174
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:301982	W0_Idle:145009	W0_Scoreboard:472996	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17392 {8:2174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6400 {8:800,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 295664 {136:2174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 108800 {136:800,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 619 
averagemflatency = 199 
max_icnt2mem_latency = 405 
max_icnt2sh_latency = 120823 
mrq_lat_table:62 	5 	1 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2991 	672 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3608 	644 	188 	45 	39 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	873 	961 	315 	40 	0 	0 	0 	0 	0 	0 	169 	190 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	142 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1337      4585         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1294      7041         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1638     12759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3416         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4219         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11552      8707    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      13098      8888    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8446     10599    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       7860     12857    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6573     12806    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7432     12462    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        586       488         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        619       587         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        534       561         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        468       463         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        419       519         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        498       489         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162954 n_nop=162914 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003682
n_activity=375 dram_eff=0.16
bk0: 18a 162833i bk1: 12a 162887i bk2: 0a 162952i bk3: 0a 162953i bk4: 0a 162953i bk5: 0a 162953i bk6: 0a 162953i bk7: 0a 162953i bk8: 0a 162953i bk9: 0a 162953i bk10: 0a 162955i bk11: 0a 162955i bk12: 0a 162955i bk13: 0a 162955i bk14: 0a 162955i bk15: 0a 162955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000233195
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162954 n_nop=162920 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003437
n_activity=268 dram_eff=0.209
bk0: 16a 162883i bk1: 12a 162890i bk2: 0a 162951i bk3: 0a 162953i bk4: 0a 162953i bk5: 0a 162953i bk6: 0a 162953i bk7: 0a 162953i bk8: 0a 162953i bk9: 0a 162953i bk10: 0a 162955i bk11: 0a 162955i bk12: 0a 162955i bk13: 0a 162955i bk14: 0a 162955i bk15: 0a 162956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000159554
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162954 n_nop=162922 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002946
n_activity=283 dram_eff=0.1696
bk0: 14a 162864i bk1: 10a 162892i bk2: 0a 162952i bk3: 0a 162953i bk4: 0a 162953i bk5: 0a 162953i bk6: 0a 162953i bk7: 0a 162953i bk8: 0a 162953i bk9: 0a 162955i bk10: 0a 162955i bk11: 0a 162955i bk12: 0a 162955i bk13: 0a 162955i bk14: 0a 162955i bk15: 0a 162955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000233195
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162954 n_nop=162926 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002946
n_activity=228 dram_eff=0.2105
bk0: 16a 162880i bk1: 8a 162925i bk2: 0a 162952i bk3: 0a 162953i bk4: 0a 162953i bk5: 0a 162953i bk6: 0a 162953i bk7: 0a 162953i bk8: 0a 162954i bk9: 0a 162954i bk10: 0a 162955i bk11: 0a 162955i bk12: 0a 162955i bk13: 0a 162955i bk14: 0a 162955i bk15: 0a 162955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.75037e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162954 n_nop=162926 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002946
n_activity=221 dram_eff=0.2172
bk0: 16a 162882i bk1: 8a 162923i bk2: 0a 162952i bk3: 0a 162953i bk4: 0a 162953i bk5: 0a 162953i bk6: 0a 162953i bk7: 0a 162953i bk8: 0a 162954i bk9: 0a 162954i bk10: 0a 162955i bk11: 0a 162955i bk12: 0a 162955i bk13: 0a 162955i bk14: 0a 162955i bk15: 0a 162955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000153418
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162954 n_nop=162928 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.00027
n_activity=226 dram_eff=0.1947
bk0: 14a 162888i bk1: 8a 162925i bk2: 0a 162952i bk3: 0a 162953i bk4: 0a 162953i bk5: 0a 162953i bk6: 0a 162953i bk7: 0a 162953i bk8: 0a 162953i bk9: 0a 162955i bk10: 0a 162955i bk11: 0a 162955i bk12: 0a 162955i bk13: 0a 162955i bk14: 0a 162955i bk15: 0a 162955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.1367e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 661, Miss = 9, Miss_rate = 0.014, Pending_hits = 26, Reservation_fails = 670
L2_cache_bank[1]: Access = 384, Miss = 6, Miss_rate = 0.016, Pending_hits = 17, Reservation_fails = 396
L2_cache_bank[2]: Access = 528, Miss = 8, Miss_rate = 0.015, Pending_hits = 18, Reservation_fails = 415
L2_cache_bank[3]: Access = 285, Miss = 6, Miss_rate = 0.021, Pending_hits = 13, Reservation_fails = 291
L2_cache_bank[4]: Access = 444, Miss = 7, Miss_rate = 0.016, Pending_hits = 21, Reservation_fails = 551
L2_cache_bank[5]: Access = 393, Miss = 5, Miss_rate = 0.013, Pending_hits = 13, Reservation_fails = 194
L2_cache_bank[6]: Access = 328, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 467
L2_cache_bank[7]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 296
L2_cache_bank[8]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 401
L2_cache_bank[9]: Access = 263, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 253
L2_cache_bank[10]: Access = 312, Miss = 7, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 385
L2_cache_bank[11]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 11, Reservation_fails = 172
L2_total_cache_accesses = 4549
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 207
L2_total_cache_reservation_fails = 4491
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2888
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 735
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1494
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16475
icnt_total_pkts_simt_to_mem=6919
total_error=0.000000667
avg_error=0.000000001
LD_mem_lat_dist  0 
PASSED
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
