# Generated by Yosys 0.9 (git sha1 1979e0b)

.model demo
.inputs CLK
.outputs RST SCL DC MOSI CS
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_ I1=params_left[13] I2=$abc$6541$new_n249_ I3=$false O=$0\params_left[13:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I2=$false I3=$false O=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[7]_new_inv_ I1=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_ I2=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_ I3=$false O=$abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$6541$new_n241_ I1=$abc$6541$new_n235_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_ I3=$false O=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_ I1=$abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_ I3=$false O=$abc$6541$new_n235_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=cmd_counter[2] I1=$abc$6541$sub$demo.v:337$109_Y[2] I2=$abc$6541$new_n237_ I3=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_ O=$abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=state[5] I1=state[0] I2=state[1] I3=state[4] O=$abc$6541$new_n237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[3] I1=state[2] I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n237_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_ I2=cmd_counter[0] I3=cmd_counter[1] O=$abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111000
.gate SB_LUT4 I0=cmd_counter[3] I1=$abc$6541$sub$demo.v:337$109_Y[3] I2=$abc$6541$new_n237_ I3=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_ O=$abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_ I1=$abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_ I3=$abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_ O=$abc$6541$new_n241_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=cmd_counter[0] I1=$abc$6541$sub$demo.v:337$109_Y[0] I2=$abc$6541$new_n237_ I3=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_ O=$abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=cmd_counter[4] I1=$abc$6541$sub$demo.v:337$109_Y[4] I2=$abc$6541$new_n237_ I3=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_ O=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_ I1=$abc$6541$memory\cmd$rdmux[0][1][0]$a$1083[6]_new_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_ I3=$false O=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_ I1=$abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_ I3=$false O=$abc$6541$memory\cmd$rdmux[0][1][0]$a$1083[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_ I1=$abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_ I2=$abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[5]_new_inv_ I3=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_ O=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_ I1=$abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_ I3=$abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_ O=$abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111001110000
.gate SB_LUT4 I0=$abc$6541$new_n237_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_ I2=$false I3=$false O=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I1=$abc$6541$procmux$559_Y[13]_new_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I3=$abc$6541$sub$demo.v:523$173_Y[13] O=$abc$6541$new_n249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6541$auto$wreduce.cc:455:run$906[3]_new_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_ I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$6541$new_n252_ I3=$false O=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_ I1=state[2] I2=state[3] I3=$false O=$abc$6541$new_n252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[5] I1=state[4] I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:168:logic_reduce$2206[0]_new_inv_ I1=$abc$6541$new_n256_ I2=$abc$6541$new_n257_ I3=$abc$6541$new_n258_ O=$abc$6541$auto$wreduce.cc:455:run$906[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=params_left[0] I1=params_left[1] I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:168:logic_reduce$2206[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=params_left[2] I1=params_left[3] I2=params_left[4] I3=params_left[5] O=$abc$6541$new_n256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=params_left[10] I1=params_left[11] I2=params_left[12] I3=params_left[13] O=$abc$6541$new_n257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=params_left[6] I1=params_left[7] I2=params_left[8] I3=params_left[9] O=$abc$6541$new_n258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][0][0]$b$1081[2]_new_ I1=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_ I2=$false I3=$false O=$abc$6541$procmux$559_Y[13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_ I1=$abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_ I2=$false I3=$false O=$abc$6541$memory\cmd$rdmux[0][0][0]$b$1081[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_ I1=params_left[12] I2=$abc$6541$new_n262_ I3=$false O=$0\params_left[13:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I1=$abc$6541$procmux$559_Y[13]_new_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I3=$abc$6541$sub$demo.v:523$173_Y[12] O=$abc$6541$new_n262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I1=$abc$6541$sub$demo.v:523$173_Y[11] I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_ I3=params_left[11] O=$0\params_left[13:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I1=$abc$6541$sub$demo.v:523$173_Y[10] I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_ I3=params_left[10] O=$0\params_left[13:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_ I1=params_left[9] I2=$abc$6541$new_n266_ I3=$false O=$0\params_left[13:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I1=$abc$6541$procmux$559_Y[13]_new_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I3=$abc$6541$sub$demo.v:523$173_Y[9] O=$abc$6541$new_n266_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I1=$abc$6541$sub$demo.v:523$173_Y[8] I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_ I3=params_left[8] O=$0\params_left[13:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I1=$abc$6541$sub$demo.v:523$173_Y[7] I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_ I3=params_left[7] O=$0\params_left[13:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I1=$abc$6541$sub$demo.v:523$173_Y[6] I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_ I3=params_left[6] O=$0\params_left[13:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I1=$abc$6541$sub$demo.v:523$173_Y[5] I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_ I3=params_left[5] O=$0\params_left[13:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_ I1=params_left[4] I2=$abc$6541$new_n272_ I3=$false O=$0\params_left[13:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I1=$abc$6541$sub$demo.v:523$173_Y[4] I2=$abc$6541$procmux$559_Y[4]_new_ I3=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ O=$abc$6541$new_n272_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_ I1=$abc$6541$new_n274_ I2=$false I3=$false O=$abc$6541$procmux$559_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_ I1=$abc$6541$memory\cmd$rdmux[0][1][0]$a$1083[6]_new_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_ I3=$false O=$abc$6541$new_n274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I1=$abc$6541$sub$demo.v:523$173_Y[3] I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_ I3=params_left[3] O=$0\params_left[13:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4189[1]_new_ I1=$abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_ I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I3=$abc$6541$new_n277_ O=$0\params_left[13:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I1=$abc$6541$sub$demo.v:523$173_Y[2] I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_ I3=params_left[2] O=$abc$6541$new_n277_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$1938[0]_new_inv_ I1=$abc$6541$new_n287_ I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4189[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_ I1=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_ I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$1938[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_ I1=$abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[1]_new_ I2=$abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_ I3=$false O=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_ I1=$abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_ I3=$false O=$abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_ I1=$abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_ I3=$abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_ O=$abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000100011010011
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[6]_new_inv_ I1=$abc$6541$new_n286_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_ I3=$abc$6541$new_n284_ O=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_ I1=$abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_ I3=$abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_ O=$abc$6541$new_n284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101110110000
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_ I1=$abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_ I2=$false I3=$false O=$abc$6541$new_n286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n288_ I1=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_ I2=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[3]_new_inv_ I3=$false O=$abc$6541$new_n287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$6541$new_n241_ I1=$abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[6]_new_inv_ I2=$false I3=$false O=$abc$6541$new_n288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_ I1=$abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_ I2=$abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_ I3=$abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_ O=$abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110110000000011
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[2]_new_inv_ I1=$abc$6541$memory\cmd$rdmux[0][0][0]$b$1081[2]_new_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_ I3=$false O=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_ I1=$abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_ I3=$abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_ O=$abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011110111110010
.gate SB_LUT4 I0=$abc$6541$new_n294_ I1=$abc$6541$memory\cmd$rdmux[0][1][0]$a$1083[6]_new_ I2=$abc$6541$new_n293_ I3=$false O=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_ I1=$abc$6541$auto$rtlil.cc:1906:Mux$925[2]_new_inv_ I2=$abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_ I3=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_ O=$abc$6541$new_n293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110000000000
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][2][1]$a$1092[0]_new_ I1=$abc$6541$memory\cmd$rdmux[0][2][1]$b$1093[7]_new_ I2=$abc$6541$auto$rtlil.cc:1906:Mux$925[3]_new_inv_ I3=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_ O=$abc$6541$new_n294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$6541$new_n298_ I1=$abc$6541$new_n287_ I2=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_ I3=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_ O=$abc$6541$auto$opt_reduce.cc:132:opt_mux$894_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100111111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_ I1=$abc$6541$new_n274_ I2=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_ I3=$false O=$abc$6541$new_n298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_ I1=params_left[1] I2=$false I3=$false O=$abc$6541$new_n299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=params_left[0] I1=params_left[1] I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I3=$false O=$abc$6541$procmux$556.B_AND_S[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ I1=$abc$6541$sub$demo.v:523$173_Y[0] I2=$abc$6541$procmux$556.B_AND_S[14]_new_ I3=$false O=$0\params_left[13:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$6541$new_n305_ I1=$abc$6541$new_n307_ I2=$abc$6541$auto$opt_reduce.cc:132:opt_mux$894_new_inv_ I3=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ O=$abc$6541$procmux$556.B_AND_S[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_ I1=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_ I2=cmd_counter[1] I3=$false O=$abc$6541$new_n305_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6541$new_n287_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$1983[2]_new_inv_ I2=$abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_ I3=params_left[0] O=$abc$6541$new_n307_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_ I1=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_ I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$1983[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I2=$false I3=$false O=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$6541$procmux$615_Y[7]_new_inv_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I2=$abc$6541$procmux$612.B_AND_S[7]_new_ I3=$false O=$0\data[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_ I1=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_ I2=data[7] I3=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[7]_new_inv_ O=$abc$6541$procmux$615_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$0\pixel_data[15:0][15] I1=data[7] I2=$abc$6541$procmux$559_Y[13]_new_ I3=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_ O=$abc$6541$procmux$612.B_AND_S[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$6541$new_n320_ I1=$abc$6541$new_n314_ I2=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_ I3=param_counter[6] O=$0\pixel_data[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$6541$new_n315_ I1=$abc$6541$new_n317_ I2=$false I3=$false O=$abc$6541$new_n314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=param_counter[1] I3=$abc$6541$new_n316_ O=$abc$6541$new_n315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100100000000
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[4] I2=$false I3=$false O=$abc$6541$new_n316_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[4] I1=$abc$6541$new_n319_ I2=$abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_ I3=param_counter[5] O=$abc$6541$new_n317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[0] I2=$false I3=$false O=$abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[3] I2=$false I3=$false O=$abc$6541$new_n319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][1][0]$b$1313[7]_new_ I1=param_counter[5] I2=$false I3=$false O=$abc$6541$new_n320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[2] I2=param_counter[1] I3=$abc$6541$new_n322_ O=$abc$6541$memory\params$rdmux[0][1][0]$b$1313[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[4] I2=$false I3=$false O=$abc$6541$new_n322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=$false I3=$false O=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$new_n325_ I1=data[6] I2=$abc$6541$new_n327_ I3=$false O=$0\data[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5973_new_inv_ I1=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 I2=$false I3=$false O=$abc$6541$new_n325_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$6541$procmux$559_Y[13]_new_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_ I2=$false I3=$false O=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\pixel_data[15:0][14] I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_ I2=$abc$6541$new_n329_ I3=$false O=$abc$6541$new_n327_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$6541$procmux$559_Y[13]_new_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_ I2=$false I3=$false O=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$memory\cmd$rdmux[0][0][0]$a$1080[6]_new_inv_ I1=cmd_counter[4] I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I3=$false O=$abc$6541$new_n329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$6541$new_n331_ I1=param_counter[4] I2=param_counter[1] I3=param_counter[6] O=$0\pixel_data[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[3] I2=param_counter[5] I3=$abc$6541$memory\params$rdmux[0][3][1]$a$1333[6]_new_inv_ O=$abc$6541$new_n331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111111111100
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_ I1=$abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_ I2=$false I3=$false O=$abc$6541$memory\params$rdmux[0][3][1]$a$1333[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=$false I3=$false O=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[2] I2=$false I3=$false O=$abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=$false I3=$false O=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=data[5] I1=$abc$6541$new_n325_ I2=$abc$6541$new_n347_ I3=$abc$6541$new_n338_ O=$0\data[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_ I1=$0\pixel_data[15:0][13] I2=$false I3=$false O=$abc$6541$new_n338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$new_n344_ I1=$abc$6541$new_n340_ I2=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[5]_new_ I3=param_counter[6] O=$0\pixel_data[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_ I1=$abc$6541$new_n316_ I2=$abc$6541$new_n341_ I3=$abc$6541$new_n317_ O=$abc$6541$new_n340_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_ I1=param_counter[2] I2=param_counter[3] I3=$abc$6541$new_n342_ O=$abc$6541$new_n341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$6541$new_n343_ I1=param_counter[4] I2=$false I3=$false O=$abc$6541$new_n342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[2] I2=param_counter[0] I3=param_counter[1] O=$abc$6541$new_n343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000001
.gate SB_LUT4 I0=param_counter[1] I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_ I2=$abc$6541$new_n345_ I3=param_counter[5] O=$abc$6541$new_n344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[5]_new_ I1=$abc$6541$new_n322_ I2=$false I3=$false O=$abc$6541$new_n345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[3] I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I2=$false I3=$false O=$abc$6541$new_n347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n325_ I1=data[4] I2=$abc$6541$new_n349_ I3=$false O=$0\data[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_ I3=$0\pixel_data[15:0][12] O=$abc$6541$new_n349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6541$new_n353_ I1=$abc$6541$new_n351_ I2=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_ I3=param_counter[6] O=$0\pixel_data[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=param_counter[4] I1=$abc$6541$memory\params$rdmux[0][2][0]$b$1319[4]_new_ I2=$abc$6541$new_n341_ I3=param_counter[5] O=$abc$6541$new_n351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[4]_new_ I1=$abc$6541$new_n319_ I2=$false I3=$false O=$abc$6541$memory\params$rdmux[0][2][0]$b$1319[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=param_counter[3] I1=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_ I2=$abc$6541$new_n354_ I3=$false O=$abc$6541$new_n353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=param_counter[2] I1=$abc$6541$new_n345_ I2=param_counter[5] I3=$false O=$abc$6541$new_n354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=data[3] I1=$abc$6541$new_n325_ I2=$abc$6541$new_n366_ I3=$abc$6541$new_n356_ O=$0\data[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$0\pixel_data[15:0][11] I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_ I2=$false I3=$false O=$abc$6541$new_n356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=param_counter[0] I1=$abc$6541$memory\params$rdmux[0][0][0]$a$1309[3]_new_ I2=param_counter[6] I3=$false O=$0\pixel_data[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$6541$new_n363_ I1=$abc$6541$new_n354_ I2=$abc$6541$new_n359_ I3=$false O=$abc$6541$memory\params$rdmux[0][0][0]$a$1309[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$6541$new_n341_ I1=$abc$6541$new_n360_ I2=$abc$6541$new_n361_ I3=param_counter[5] O=$abc$6541$new_n359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[1] I2=$abc$6541$new_n342_ I3=param_counter[2] O=$abc$6541$new_n360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=param_counter[0] I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_ I2=$abc$6541$new_n362_ I3=param_counter[4] O=$abc$6541$new_n361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=param_counter[1] I3=param_counter[3] O=$abc$6541$new_n362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=param_counter[1] I1=$abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_ I2=param_counter[3] I3=$abc$6541$new_n364_ O=$abc$6541$new_n363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=param_counter[2] I1=param_counter[0] I2=param_counter[1] I3=$abc$6541$new_n365_ O=$abc$6541$new_n364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001011100000000
.gate SB_LUT4 I0=param_counter[4] I1=param_counter[3] I2=$false I3=$false O=$abc$6541$new_n365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1971[3]_new_inv_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I2=$false I3=$false O=$abc$6541$new_n366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=data[2] I1=$abc$6541$new_n325_ I2=$abc$6541$new_n378_ I3=$abc$6541$new_n368_ O=$0\data[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$0\pixel_data[15:0][10] I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_ I2=$false I3=$false O=$abc$6541$new_n368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_ I1=$abc$6541$memory\params$rdmux[0][0][0]$a$1309[2]_new_inv_ I2=param_counter[6] I3=$false O=$0\pixel_data[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$6541$new_n375_ I1=$abc$6541$new_n377_ I2=param_counter[5] I3=$abc$6541$new_n371_ O=$abc$6541$memory\params$rdmux[0][0][0]$a$1309[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][3][1]$a$1333[2]_new_inv_ I1=$abc$6541$new_n316_ I2=$abc$6541$new_n372_ I3=$false O=$abc$6541$new_n371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[5]_new_ I1=$abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_ I2=$abc$6541$new_n322_ I3=$abc$6541$new_n373_ O=$abc$6541$new_n372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_ I1=param_counter[2] I2=$abc$6541$new_n365_ I3=param_counter[5] O=$abc$6541$new_n373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=param_counter[0] I1=param_counter[2] I2=param_counter[1] I3=$false O=$abc$6541$memory\params$rdmux[0][3][1]$a$1333[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=param_counter[2] I1=$abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_ I2=$abc$6541$new_n395_ I3=$abc$6541$new_n322_ O=$abc$6541$new_n375_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[2] I2=param_counter[3] I3=param_counter[0] O=$abc$6541$new_n377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011110101
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$2180[2]_new_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I2=$false I3=$false O=$abc$6541$new_n378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n325_ I1=data[1] I2=$abc$6541$new_n380_ I3=$false O=$0\data[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_ I3=$0\pixel_data[15:0][9] O=$abc$6541$new_n380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][0][0]$a$1309[1]_new_ I1=param_counter[0] I2=param_counter[1] I3=param_counter[6] O=$0\pixel_data[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100001110101010
.gate SB_LUT4 I0=$abc$6541$new_n383_ I1=$abc$6541$new_n386_ I2=$false I3=$false O=$abc$6541$memory\params$rdmux[0][0][0]$a$1309[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$6541$new_n363_ I1=param_counter[4] I2=$abc$6541$memory\params$rdmux[0][2][1]$a$1321[1]_new_inv_ I3=param_counter[5] O=$abc$6541$new_n383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=param_counter[0] I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_ I2=$abc$6541$new_n362_ I3=$false O=$abc$6541$memory\params$rdmux[0][2][1]$a$1321[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][3][1]$a$1333[2]_new_inv_ I1=param_counter[3] I2=$abc$6541$new_n387_ I3=$abc$6541$new_n373_ O=$abc$6541$new_n386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_ I1=param_counter[2] I2=param_counter[3] I3=param_counter[4] O=$abc$6541$new_n387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=data[0] I1=$abc$6541$new_n325_ I2=$abc$6541$new_n399_ I3=$abc$6541$new_n389_ O=$0\data[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5579_new_inv_ I1=$0\pixel_data[15:0][8] I2=$false I3=$false O=$abc$6541$new_n389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$new_n396_ I1=$abc$6541$new_n387_ I2=$abc$6541$new_n394_ I3=param_counter[5] O=$abc$6541$new_n393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_ I1=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_ I2=$abc$6541$new_n395_ I3=param_counter[4] O=$abc$6541$new_n394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[2] I2=param_counter[0] I3=param_counter[3] O=$abc$6541$new_n395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=param_counter[1] I1=param_counter[2] I2=param_counter[0] I3=param_counter[3] O=$abc$6541$new_n396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=param_counter[3] I1=param_counter[2] I2=param_counter[1] I3=param_counter[0] O=$abc$6541$memory\params$rdmux[0][2][0]$b$1319[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110100000011
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I2=$false I3=$false O=$abc$6541$new_n399_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[15] I2=$false I3=$false O=$0\delay[15:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n402_ I1=$abc$6541$new_n426_ I2=$false I3=$false O=$abc$6541$new_n401_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$procmux$671.B_AND_S[97]_new_ I1=$abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_ I2=$abc$6541$procmux$671.B_AND_S[22]_new_ I3=$abc$6541$procmux$671.B_AND_S[74]_new_ O=$abc$6541$new_n402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1863:Or$958_new_inv_ I1=$abc$6541$procmux$650_CMP_new_ I2=$false I3=$false O=$abc$6541$procmux$671.B_AND_S[22]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_ I1=$abc$6541$new_n408_ I2=$abc$6541$new_n409_ I3=$abc$6541$auto$alumacc.cc:491:replace_alu$952[15] O=$abc$6541$auto$rtlil.cc:1863:Or$958_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[0]_new_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[1]_new_ I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=delay[13] I1=delay[12] I2=delay[14] I3=delay[15] O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=delay[8] I1=delay[10] I2=delay[11] I3=delay[9] O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=delay[4] I1=delay[5] I2=delay[2] I3=delay[3] O=$abc$6541$new_n408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=delay[7] I3=delay[6] O=$abc$6541$new_n409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_ I3=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[2]_new_inv_ O=$abc$6541$procmux$650_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=state[2] I1=state[3] I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=state[5] I1=state[4] I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n414_ I1=$abc$6541$new_n408_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[0]_new_ I3=$abc$6541$auto$alumacc.cc:491:replace_alu$998[15] O=$abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2585[4]_new_ I1=$abc$6541$new_n416_ I2=delay[10] I3=delay[11] O=$abc$6541$new_n414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=delay[6] I1=delay[7] I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2585[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=delay[1] I1=delay[9] I2=delay[8] I3=delay[0] O=$abc$6541$new_n416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=delay[13] I1=delay[15] I2=delay[14] I3=delay[12] O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$6541$new_n419_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_ I2=$false I3=$false O=$abc$6541$procmux$671.B_AND_S[97]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[0] I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_ I2=state[1] I3=$false O=$abc$6541$new_n419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1835:ReduceAnd$965_new_ I1=$abc$6541$new_n421_ I2=state[1] I3=$abc$6541$auto$alumacc.cc:491:replace_alu$963[15] O=$abc$6541$procmux$671.B_AND_S[74]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_ I1=state[0] I2=state[2] I3=state[3] O=$abc$6541$new_n421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3431[0]_new_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[3]_new_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[1]_new_ I3=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3727[2]_new_ O=$abc$6541$auto$rtlil.cc:1835:ReduceAnd$965_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=delay[3] I3=delay[2] O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=delay[10] I1=delay[11] I2=delay[9] I3=delay[8] O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=delay[4] I1=delay[5] I2=delay[6] I3=delay[7] O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3727[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$6541$auto$opt_reduce.cc:132:opt_mux$900_new_inv_ I1=$abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_ I2=$abc$6541$procmux$671.B_AND_S[2]_new_ I3=$abc$6541$procmux$671.B_AND_S[90]_new_ O=$abc$6541$new_n426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=state[1] I1=$abc$6541$new_n421_ I2=$abc$6541$auto$rtlil.cc:1863:Or$947_new_inv_ I3=$false O=$abc$6541$procmux$671.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[3]_new_ I1=$abc$6541$new_n429_ I2=$abc$6541$auto$alumacc.cc:491:replace_alu$941[15] I3=$false O=$abc$6541$auto$rtlil.cc:1863:Or$947_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[0]_new_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[1]_new_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[2]_new_ I3=$false O=$abc$6541$new_n429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=delay[7] I1=delay[5] I2=delay[6] I3=delay[4] O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2100[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1836:ReduceOr$995_new_inv_ I1=$abc$6541$new_n434_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_ I3=$false O=$abc$6541$procmux$671.B_AND_S[90]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3408[3]_new_ I1=$abc$6541$new_n429_ I2=$abc$6541$auto$alumacc.cc:491:replace_alu$985[15] I3=$false O=$abc$6541$auto$rtlil.cc:1836:ReduceOr$995_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=delay[0] I1=delay[2] I2=delay[3] I3=delay[1] O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3408[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_ I2=$false I3=$false O=$abc$6541$new_n434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3436[0]_new_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3655[1]_new_ I2=$abc$6541$auto$alumacc.cc:491:replace_alu$974[15] I3=$false O=$abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=delay[1] I1=delay[0] I2=delay[3] I3=$abc$6541$new_n438_ O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3655[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=delay[4] I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2585[4]_new_ I2=delay[5] I3=delay[2] O=$abc$6541$new_n438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=state[0] I1=$abc$6541$new_n252_ I2=state[1] I3=$abc$6541$new_n440_ O=$abc$6541$auto$opt_reduce.cc:132:opt_mux$900_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$6541$new_n442_ I1=$abc$6541$new_n441_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[2]_new_inv_ I3=$false O=$abc$6541$new_n440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=state[2] I1=state[1] I2=state[3] I3=state[0] O=$abc$6541$new_n441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000111111111
.gate SB_LUT4 I0=state[2] I1=state[1] I2=state[0] I3=state[3] O=$abc$6541$new_n442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110001
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[14] I2=$false I3=$false O=$0\delay[15:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[13] I2=$false I3=$false O=$0\delay[15:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[12] I2=$false I3=$false O=$0\delay[15:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[11] I2=$false I3=$false O=$0\delay[15:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[10] I2=$false I3=$false O=$0\delay[15:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[9] I2=$false I3=$false O=$0\delay[15:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[8] I2=$false I3=$false O=$0\delay[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[7] I2=$false I3=$false O=$0\delay[15:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[6] I2=$false I3=$false O=$0\delay[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[5] I2=$false I3=$false O=$0\delay[15:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[4] I2=$false I3=$false O=$0\delay[15:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[3] I2=$false I3=$false O=$0\delay[15:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[2] I2=$false I3=$false O=$0\delay[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=delay[1] I2=delay[0] I3=$false O=$0\delay[15:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$6541$new_n401_ I1=$abc$6541$add$demo.v:232$95_Y[0] I2=$false I3=$false O=$0\delay[15:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state[0] I1=$abc$6541$new_n434_ I2=$abc$6541$auto$opt_reduce.cc:132:opt_mux$900_new_inv_ I3=$abc$6541$new_n459_ O=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_ I1=$abc$6541$new_n434_ I2=$abc$6541$procmux$650_CMP_new_ I3=$abc$6541$new_n421_ O=$abc$6541$new_n459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$6541$new_n440_ I1=$abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4697[3]_new_ I3=$abc$6541$procmux$671.B_AND_S[22]_new_ O=$0\state[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$6541$auto$wreduce.cc:455:run$909[3]_new_ I1=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_ I2=$abc$6541$new_n465_ I3=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_ O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4697[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$6541$new_n287_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$1938[0]_new_inv_ I2=$abc$6541$procmux$559_Y[4]_new_ I3=$abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_ O=$abc$6541$auto$wreduce.cc:455:run$909[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=state[2] I1=$abc$6541$new_n464_ I2=state[3] I3=$false O=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[1] I1=state[0] I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_ I3=$false O=$abc$6541$new_n464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6541$auto$wreduce.cc:455:run$905[1]_new_ I1=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_ I2=dc I3=$false O=$abc$6541$new_n465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$6541$new_n467_ I1=cmd_counter[0] I2=cmd_counter[1] I3=$false O=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=cmd_counter[3] I1=cmd_counter[2] I2=cmd_counter[4] I3=$false O=$abc$6541$new_n467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cmd_counter[0] I1=cmd_counter[1] I2=$abc$6541$new_n467_ I3=$false O=$abc$6541$auto$wreduce.cc:455:run$905[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=state[2] I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_ I3=state[3] O=$0\dc[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4697[3]_new_ I2=$abc$6541$new_n472_ I3=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4720[1]_new_inv_ O=$0\state[5:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_ I1=$abc$6541$procmux$768_Y[3]_new_inv_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[6]_new_ I3=$abc$6541$new_n473_ O=$abc$6541$new_n472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_ I1=$abc$6541$new_n474_ I2=$abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_ I3=$false O=$abc$6541$new_n473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$6541$auto$wreduce.cc:455:run$906[3]_new_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_ I2=$abc$6541$new_n475_ I3=$false O=$abc$6541$new_n474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$6541$procmux$671.B_AND_S[55]_new_ I1=$abc$6541$procmux$671.B_AND_S[49]_new_ I2=$0\scl[0:0] I3=$abc$6541$new_n476_ O=$abc$6541$new_n475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=state[1] I1=$abc$6541$new_n421_ I2=$abc$6541$procmux$671.B_AND_S[45]_new_ I3=$0\dc[0:0] O=$abc$6541$new_n476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=state[2] I1=$abc$6541$new_n237_ I2=state[3] I3=$false O=$abc$6541$procmux$671.B_AND_S[45]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=state[2] I1=$abc$6541$new_n419_ I2=state[3] I3=$false O=$abc$6541$procmux$671.B_AND_S[49]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2457[2]_new_inv_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_ I3=$false O=$abc$6541$procmux$671.B_AND_S[55]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$6541$new_n441_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[2]_new_inv_ I2=$false I3=$false O=$abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$auto$wreduce.cc:455:run$919[3]_new_inv_ I1=$abc$6541$auto$wreduce.cc:455:run$917[3]_new_inv_ I2=$abc$6541$procmux$559_Y[13]_new_ I3=dc O=$abc$6541$procmux$768_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$6541$auto$ice40_ffinit.cc:141:execute$6523 I1=$0\pixel_bit_counter[3:0][1] I2=$abc$6541$new_n483_ I3=$false O=$abc$6541$auto$wreduce.cc:455:run$919[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$6541$auto$ice40_ffinit.cc:141:execute$6531 I1=$abc$6541$auto$ice40_ffinit.cc:141:execute$6535 I2=$false I3=$false O=$abc$6541$new_n483_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$0\bit_counter[2:0][1] I1=$abc$6541$auto$ice40_ffinit.cc:141:execute$6515 I2=$abc$6541$auto$ice40_ffinit.cc:141:execute$6519 I3=$false O=$abc$6541$auto$wreduce.cc:455:run$917[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=state[0] I1=$abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_ I2=$abc$6541$new_n252_ I3=state[1] O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$6541$new_n419_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_ I2=$false I3=$false O=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$procmux$671.B_AND_S[12]_new_ I1=$abc$6541$procmux$671.B_AND_S[21]_new_ I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4720[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_ I1=state[0] I2=$abc$6541$new_n440_ I3=$false O=$abc$6541$procmux$671.B_AND_S[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1863:Or$958_new_inv_ I1=$abc$6541$procmux$650_CMP_new_ I2=$false I3=$false O=$abc$6541$procmux$671.B_AND_S[21]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4743[3]_new_ I1=$abc$6541$new_n495_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4799[2]_new_inv_ I3=$false O=$0\state[5:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4189[1]_new_ I1=$abc$6541$new_n494_ I2=$abc$6541$new_n492_ I3=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_ O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4743[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_ I1=$abc$6541$new_n493_ I2=$abc$6541$auto$wreduce.cc:455:run$905[1]_new_ I3=dc O=$abc$6541$new_n492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1906:Mux$925[4]_new_ I1=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[4]_new_ I2=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_ I3=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_ O=$abc$6541$new_n493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100001110
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_ I1=dc I2=$false I3=$false O=$abc$6541$new_n494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$auto$wreduce.cc:455:run$905[1]_new_ I1=$abc$6541$procmux$671.B_AND_S[21]_new_ I2=$abc$6541$new_n496_ I3=$abc$6541$new_n503_ O=$abc$6541$new_n495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=state[2] I1=$abc$6541$new_n426_ I2=$abc$6541$new_n498_ I3=$false O=$abc$6541$new_n496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$6541$procmux$671.B_AND_S[92]_new_ I1=$abc$6541$procmux$671.B_AND_S[50]_new_ I2=$abc$6541$procmux$671.B_AND_S[74]_new_ I3=$abc$6541$new_n500_ O=$abc$6541$new_n498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1836:ReduceOr$995_new_inv_ I1=$abc$6541$new_n434_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_ I3=$false O=$abc$6541$procmux$671.B_AND_S[92]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I1=$abc$6541$new_n501_ I2=$false I3=$false O=$abc$6541$new_n500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\dc[0:0] I1=$abc$6541$new_n252_ I2=state[0] I3=$false O=$abc$6541$new_n501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$0\scl[0:0] I1=$abc$6541$procmux$671.B_AND_S[49]_new_ I2=$false I3=$false O=$abc$6541$procmux$671.B_AND_S[50]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_ I1=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$3629_new_inv_ I2=$abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_ I3=$false O=$abc$6541$new_n503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$6541$new_n464_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2528[1]_new_inv_ I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$3629_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$procmux$671.B_AND_S[55]_new_ I1=$0\scl[0:0] I2=$abc$6541$procmux$768_Y[3]_new_inv_ I3=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_ O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4799[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_ I1=$abc$6541$procmux$740_Y[1]_new_inv_ I2=$abc$6541$new_n517_ I3=$abc$6541$new_n509_ O=$0\state[5:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=$abc$6541$auto$wreduce.cc:455:run$907[3]_new_inv_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4189[1]_new_ I2=$abc$6541$new_n494_ I3=$abc$6541$new_n508_ O=$abc$6541$procmux$740_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_ I1=$abc$6541$new_n493_ I2=$abc$6541$auto$wreduce.cc:455:run$905[1]_new_ I3=dc O=$abc$6541$new_n508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[6]_new_ I1=$abc$6541$procmux$671.B_AND_S[18]_new_ I2=$abc$6541$procmux$671.B_AND_S[61]_new_inv_ I3=$false O=$abc$6541$new_n509_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$6541$auto$wreduce.cc:455:run$919[1]_new_inv_ I1=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898 I2=$abc$6541$auto$wreduce.cc:455:run$917[1]_new_inv_ I3=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523 O=$abc$6541$procmux$671.B_AND_S[61]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=dc I1=$abc$6541$procmux$559_Y[13]_new_ I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_ I3=$false O=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$6541$procmux$559_Y[13]_new_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_ I2=dc I3=$false O=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_ I1=$abc$6541$auto$ice40_ffinit.cc:141:execute$6523 I2=$0\pixel_bit_counter[3:0][1] I3=$false O=$abc$6541$auto$wreduce.cc:455:run$919[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$6541$auto$ice40_ffinit.cc:141:execute$6531 I1=$abc$6541$auto$ice40_ffinit.cc:141:execute$6535 I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\bit_counter[2:0][1] I1=$abc$6541$auto$ice40_ffinit.cc:141:execute$6515 I2=$abc$6541$auto$ice40_ffinit.cc:141:execute$6519 I3=$false O=$abc$6541$auto$wreduce.cc:455:run$917[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$6541$procmux$671.B_AND_S[21]_new_ I1=$abc$6541$auto$wreduce.cc:455:run$905[1]_new_ I2=$false I3=$false O=$abc$6541$procmux$671.B_AND_S[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$new_n518_ I1=$abc$6541$new_n519_ I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[4]_new_inv_ I3=$abc$6541$new_n521_ O=$abc$6541$new_n517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1863:Or$947_new_inv_ I1=state[1] I2=$abc$6541$new_n421_ I3=$abc$6541$procmux$671.B_AND_S[90]_new_ O=$abc$6541$new_n518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=state[0] I1=state[1] I2=$abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_ I3=$abc$6541$new_n440_ O=$abc$6541$new_n519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$6541$procmux$671.B_AND_S[49]_new_ I1=$abc$6541$procmux$671.B_AND_S[55]_new_ I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=state[3] I1=$abc$6541$new_n464_ I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5588_new_ I3=$abc$6541$procmux$671.B_AND_S[97]_new_ O=$abc$6541$new_n521_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$6541$procmux$740_Y[0]_new_inv_ I1=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_ I2=$abc$6541$new_n524_ I3=$false O=$0\state[5:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$6541$auto$wreduce.cc:455:run$909[3]_new_ I1=$abc$6541$auto$wreduce.cc:455:run$905[1]_new_ I2=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$1957_new_inv_ I3=dc O=$abc$6541$procmux$740_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011001101
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988 I1=$abc$6541$procmux$671.B_AND_S[18]_new_ I2=$abc$6541$new_n526_ I3=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4799[2]_new_inv_ O=$abc$6541$new_n524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:168:logic_reduce$1792[1]_new_inv_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I2=$false I3=$false O=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$procmux$671.B_AND_S[97]_new_ I1=$abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_ I2=$abc$6541$procmux$671.B_AND_S[12]_new_ I3=$abc$6541$new_n527_ O=$abc$6541$new_n526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$6541$auto$opt_reduce.cc:132:opt_mux$902_new_ I1=$abc$6541$auto$rtlil.cc:1863:Or$980_new_inv_ I2=$abc$6541$procmux$671.B_AND_S[90]_new_ I3=$abc$6541$new_n528_ O=$abc$6541$new_n527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$0\scl[0:0] I1=$abc$6541$procmux$671.B_AND_S[45]_new_ I2=$abc$6541$new_n421_ I3=$abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_ O=$abc$6541$new_n528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$6541$new_n237_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3144[1]_new_inv_ I2=$false I3=$false O=$abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$3062[0]_new_inv_ I1=$abc$6541$new_n434_ I2=$false I3=$false O=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5304
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$6541$new_n500_ I1=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$4766[4]_new_inv_ I2=$abc$6541$new_n532_ I3=$abc$6541$new_n533_ O=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_ I1=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$3629_new_inv_ I2=$abc$6541$new_n440_ I3=$false O=$abc$6541$new_n532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_ I1=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5304 I2=$abc$6541$procmux$671.B_AND_S[45]_new_ I3=$abc$6541$new_n459_ O=$abc$6541$new_n533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_ I1=$abc$6541$procmux$804.B_AND_S[1]_new_ I2=$abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_ I3=$false O=$0\cs[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$6541$procmux$671.B_AND_S[55]_new_ I1=$0\scl[0:0] I2=cs I3=$false O=$abc$6541$procmux$804.B_AND_S[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$3524_new_inv_ I1=$abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_ I2=$abc$6541$procmux$671.B_AND_S[55]_new_ I3=$false O=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5322
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5517_new_ I1=$abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_ I2=$false I3=$false O=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5316
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:256:simplemap_eqne$3629_new_inv_ I1=$abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_ I2=$0\dc[0:0] I3=$false O=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5310
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$6541$auto$rtlil.cc:1836:ReduceOr$1008_new_inv_ I1=rst I2=$abc$6541$procmux$671.B_AND_S[97]_new_ I3=$abc$6541$auto$simplemap.cc:168:logic_reduce$3347_new_inv_ O=$0\rst[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523 I1=$abc$6541$auto$ice40_ffinit.cc:141:execute$6519 I2=$false I3=$false O=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5554
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898 I1=$abc$6541$auto$ice40_ffinit.cc:141:execute$6523 I2=$false I3=$false O=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5929
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988 I1=cmd_counter[0] I2=$false I3=$false O=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6019
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109 I1=param_counter[0] I2=$false I3=$false O=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6156
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=param_counter[6] I1=$abc$6541$new_n545_ I2=$abc$6541$memory\params$rdmux[0][0][0]$b$1310[7]_new_ I3=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$6158[1]_new_ O=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=param_counter[4] I1=param_counter[5] I2=$abc$6541$auto$simplemap.cc:127:simplemap_reduce$2234[1]_new_inv_ I3=$false O=$abc$6541$new_n545_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$6541$new_n550_ I1=$abc$6541$new_n552_ I2=$abc$6541$new_n554_ I3=$false O=$abc$6541$new_n549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=pixel_data[10] I1=pixel_data[8] I2=$0\pixel_bit_counter[3:0][1] I3=$abc$6541$new_n551_ O=$abc$6541$new_n550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$6541$auto$ice40_ffinit.cc:141:execute$6535 I1=$abc$6541$auto$ice40_ffinit.cc:141:execute$6531 I2=$false I3=$false O=$abc$6541$new_n551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=pixel_data[6] I1=pixel_data[4] I2=$0\pixel_bit_counter[3:0][1] I3=$abc$6541$new_n553_ O=$abc$6541$new_n552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$6541$auto$ice40_ffinit.cc:141:execute$6531 I1=$abc$6541$auto$ice40_ffinit.cc:141:execute$6535 I2=$false I3=$false O=$abc$6541$new_n553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=pixel_data[2] I1=pixel_data[0] I2=$0\pixel_bit_counter[3:0][1] I3=$abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_ O=$abc$6541$new_n554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$6541$new_n558_ I1=$abc$6541$new_n559_ I2=$abc$6541$new_n560_ I3=$false O=$abc$6541$new_n557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=pixel_data[11] I1=pixel_data[9] I2=$0\pixel_bit_counter[3:0][1] I3=$abc$6541$new_n551_ O=$abc$6541$new_n558_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=pixel_data[7] I1=pixel_data[5] I2=$0\pixel_bit_counter[3:0][1] I3=$abc$6541$new_n553_ O=$abc$6541$new_n559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=pixel_data[15] I1=pixel_data[13] I2=$0\pixel_bit_counter[3:0][1] I3=$abc$6541$new_n483_ O=$abc$6541$new_n560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$6541$new_n566_ I1=$abc$6541$new_n567_ I2=$abc$6541$techmap$shiftx$demo.v:372$118.$4\buffer[7:0][1]_new_inv_ I3=$abc$6541$auto$ice40_ffinit.cc:141:execute$6519 O=$abc$6541$shiftx$demo.v:372$118.buffer[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=data[4] I1=data[0] I2=$abc$6541$auto$ice40_ffinit.cc:141:execute$6515 I3=$0\bit_counter[2:0][1] O=$abc$6541$new_n566_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=data[6] I1=data[2] I2=$0\bit_counter[2:0][1] I3=$abc$6541$auto$ice40_ffinit.cc:141:execute$6515 O=$abc$6541$new_n567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$0\bit_counter[2:0][2] I1=$false I2=$false I3=$false O=$abc$6541$auto$ice40_ffinit.cc:140:execute$6514
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][0] I1=$false I2=$false I3=$false O=$abc$6541$auto$ice40_ffinit.cc:140:execute$6518
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][0] I1=$false I2=$false I3=$false O=$abc$6541$auto$ice40_ffinit.cc:140:execute$6522
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][2] I1=$false I2=$false I3=$false O=$abc$6541$auto$ice40_ffinit.cc:140:execute$6530
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][3] I1=$false I2=$false I3=$false O=$abc$6541$auto$ice40_ffinit.cc:140:execute$6534
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\scl[0:0] I1=$false I2=$false I3=$false O=scl
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\bit_counter[2:0][1] I1=$false I2=$false I3=$false O=bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6541$auto$ice40_ffinit.cc:141:execute$6515 I1=$false I2=$false I3=$false O=bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6541$auto$ice40_ffinit.cc:141:execute$6519 I1=$false I2=$false I3=$false O=bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6541$auto$ice40_ffinit.cc:141:execute$6523 I1=$false I2=$false I3=$false O=pixel_bit_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\pixel_bit_counter[3:0][1] I1=$false I2=$false I3=$false O=pixel_bit_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6541$auto$ice40_ffinit.cc:141:execute$6531 I1=$false I2=$false I3=$false O=pixel_bit_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6541$auto$ice40_ffinit.cc:141:execute$6535 I1=$false I2=$false I3=$false O=pixel_bit_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[1] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[15] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[13] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[9] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[0] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[7] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[5] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[4] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[2] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[8] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[6] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[3] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[14] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[12] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[11] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=delay[10] I1=$false I2=$false I3=$false O=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=param_counter[1] I1=$false I2=$false I3=$false O=$0\param_counter[6:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cmd_counter[1] I1=$false I2=$false I3=$false O=$0\cmd_counter[4:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1926[5]_new_ I1=$abc$6541$new_n274_ I2=$abc$6541$new_n287_ I3=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_ O=$abc$6541$new_n600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011111111000
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[1]_new_inv_ I1=$abc$6541$new_n600_ I2=$abc$6541$new_n299_ I3=$abc$6541$auto$simplemap.cc:250:simplemap_eqne$1995[0]_new_inv_ O=$abc$6541$new_n601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001011
.gate SB_LUT4 I0=$abc$6541$new_n601_ I1=$abc$6541$auto$opt_reduce.cc:132:opt_mux$894_new_inv_ I2=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5982_new_ I3=$abc$6541$procmux$556.B_AND_S[1]_new_ O=$0\params_left[13:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][4][1]$a$1357[0]_new_ I1=$abc$6541$memory\params$rdmux[0][3][1]$a$1333[5]_new_ I2=param_counter[3] I3=$abc$6541$new_n343_ O=$abc$6541$memory\params$rdmux[0][2][0]$a$1318[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$6541$memory\params$rdmux[0][2][0]$b$1319[0]_new_ I1=$abc$6541$memory\params$rdmux[0][2][0]$a$1318[0]_new_inv_ I2=param_counter[5] I3=param_counter[4] O=$abc$6541$new_n604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111111100
.gate SB_LUT4 I0=$abc$6541$new_n393_ I1=$abc$6541$new_n604_ I2=param_counter[1] I3=param_counter[6] O=$0\pixel_data[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111011
.gate SB_LUT4 I0=pixel_data[14] I1=pixel_data[12] I2=$abc$6541$auto$ice40_ffinit.cc:141:execute$6523 I3=$0\pixel_bit_counter[3:0][1] O=$abc$6541$new_n606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=pixel_data[3] I1=pixel_data[1] I2=$abc$6541$auto$ice40_ffinit.cc:141:execute$6523 I3=$abc$6541$new_n606_ O=$abc$6541$new_n607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$6541$auto$simplemap.cc:168:logic_reduce$1814[1]_new_inv_ I1=$abc$6541$new_n483_ I2=$abc$6541$auto$ice40_ffinit.cc:141:execute$6523 I3=$abc$6541$new_n607_ O=$abc$6541$new_n608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$6541$new_n557_ I1=$abc$6541$new_n549_ I2=$abc$6541$auto$ice40_ffinit.cc:141:execute$6523 I3=$abc$6541$new_n608_ O=$abc$6541$shiftx$demo.v:353$114.buffer[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$6541$shiftx$demo.v:372$118.buffer[0]_new_inv_ I1=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523 I2=$abc$6541$shiftx$demo.v:353$114.buffer[0]_new_ I3=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898 O=$0\mosi[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=data[5] I1=data[1] I2=$0\bit_counter[2:0][1] I3=$abc$6541$auto$ice40_ffinit.cc:141:execute$6515 O=$abc$6541$new_n611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=data[7] I1=data[3] I2=$0\bit_counter[2:0][1] I3=$abc$6541$new_n611_ O=$abc$6541$techmap$shiftx$demo.v:372$118.$4\buffer[7:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$false I1=$true I2=delay[0] I3=$false O=$abc$6541$add$demo.v:232$95_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=delay[10] I3=$auto$alumacc.cc:474:replace_alu$1009.C[10] O=$abc$6541$add$demo.v:232$95_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1009.C[10] CO=$auto$alumacc.cc:474:replace_alu$1009.C[11] I0=$false I1=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[11] I3=$auto$alumacc.cc:474:replace_alu$1009.C[11] O=$abc$6541$add$demo.v:232$95_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1009.C[11] CO=$auto$alumacc.cc:474:replace_alu$1009.C[12] I0=$false I1=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[12] I3=$auto$alumacc.cc:474:replace_alu$1009.C[12] O=$abc$6541$add$demo.v:232$95_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1009.C[12] CO=$auto$alumacc.cc:474:replace_alu$1009.C[13] I0=$false I1=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[13] I3=$auto$alumacc.cc:474:replace_alu$1009.C[13] O=$abc$6541$add$demo.v:232$95_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1009.C[13] CO=$auto$alumacc.cc:474:replace_alu$1009.C[14] I0=$false I1=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[14] I3=$auto$alumacc.cc:474:replace_alu$1009.C[14] O=$abc$6541$add$demo.v:232$95_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1009.C[14] CO=$auto$alumacc.cc:474:replace_alu$1009.C[15] I0=$false I1=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[15] I3=$auto$alumacc.cc:474:replace_alu$1009.C[15] O=$abc$6541$add$demo.v:232$95_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=delay[0] CO=$auto$alumacc.cc:474:replace_alu$1009.C[2] I0=$false I1=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[2] I3=$auto$alumacc.cc:474:replace_alu$1009.C[2] O=$abc$6541$add$demo.v:232$95_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1009.C[2] CO=$auto$alumacc.cc:474:replace_alu$1009.C[3] I0=$false I1=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[3] I3=$auto$alumacc.cc:474:replace_alu$1009.C[3] O=$abc$6541$add$demo.v:232$95_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1009.C[3] CO=$auto$alumacc.cc:474:replace_alu$1009.C[4] I0=$false I1=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[4] I3=$auto$alumacc.cc:474:replace_alu$1009.C[4] O=$abc$6541$add$demo.v:232$95_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1009.C[4] CO=$auto$alumacc.cc:474:replace_alu$1009.C[5] I0=$false I1=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[5] I3=$auto$alumacc.cc:474:replace_alu$1009.C[5] O=$abc$6541$add$demo.v:232$95_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1009.C[5] CO=$auto$alumacc.cc:474:replace_alu$1009.C[6] I0=$false I1=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[6] I3=$auto$alumacc.cc:474:replace_alu$1009.C[6] O=$abc$6541$add$demo.v:232$95_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1009.C[6] CO=$auto$alumacc.cc:474:replace_alu$1009.C[7] I0=$false I1=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[7] I3=$auto$alumacc.cc:474:replace_alu$1009.C[7] O=$abc$6541$add$demo.v:232$95_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1009.C[7] CO=$auto$alumacc.cc:474:replace_alu$1009.C[8] I0=$false I1=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[8] I3=$auto$alumacc.cc:474:replace_alu$1009.C[8] O=$abc$6541$add$demo.v:232$95_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1009.C[8] CO=$auto$alumacc.cc:474:replace_alu$1009.C[9] I0=$false I1=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=delay[9] I3=$auto$alumacc.cc:474:replace_alu$1009.C[9] O=$abc$6541$add$demo.v:232$95_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1009.C[9] CO=$auto$alumacc.cc:474:replace_alu$1009.C[10] I0=$false I1=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:232|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=cmd_counter[0] I3=$false O=$0\cmd_counter[4:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:292|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cmd_counter[0] CO=$auto$alumacc.cc:474:replace_alu$1012.C[2] I0=$false I1=cmd_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:292|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[2] I3=$auto$alumacc.cc:474:replace_alu$1012.C[2] O=$0\cmd_counter[4:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:292|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1012.C[2] CO=$auto$alumacc.cc:474:replace_alu$1012.C[3] I0=$false I1=cmd_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:292|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[3] I3=$auto$alumacc.cc:474:replace_alu$1012.C[3] O=$0\cmd_counter[4:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:292|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1012.C[3] CO=$auto$alumacc.cc:474:replace_alu$1012.C[4] I0=$false I1=cmd_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:292|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cmd_counter[4] I3=$auto$alumacc.cc:474:replace_alu$1012.C[4] O=$0\cmd_counter[4:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:292|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=param_counter[0] I3=$false O=$0\param_counter[6:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=param_counter[0] CO=$auto$alumacc.cc:474:replace_alu$1015.C[2] I0=$false I1=param_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[2] I3=$auto$alumacc.cc:474:replace_alu$1015.C[2] O=$0\param_counter[6:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1015.C[2] CO=$auto$alumacc.cc:474:replace_alu$1015.C[3] I0=$false I1=param_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[3] I3=$auto$alumacc.cc:474:replace_alu$1015.C[3] O=$0\param_counter[6:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1015.C[3] CO=$auto$alumacc.cc:474:replace_alu$1015.C[4] I0=$false I1=param_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[4] I3=$auto$alumacc.cc:474:replace_alu$1015.C[4] O=$0\param_counter[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1015.C[4] CO=$auto$alumacc.cc:474:replace_alu$1015.C[5] I0=$false I1=param_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[5] I3=$auto$alumacc.cc:474:replace_alu$1015.C[5] O=$0\param_counter[6:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1015.C[5] CO=$auto$alumacc.cc:474:replace_alu$1015.C[6] I0=$false I1=param_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=param_counter[6] I3=$auto$alumacc.cc:474:replace_alu$1015.C[6] O=$0\param_counter[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:521|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=cmd_counter[0] I2=$false I3=$true O=$abc$6541$sub$demo.v:337$109_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:337|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cmd_counter[0] CO=$auto$alumacc.cc:474:replace_alu$1018.C[2] I0=cmd_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:337|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1018.C[2] O=$abc$6541$sub$demo.v:337$109_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:337|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1018.C[2] CO=$auto$alumacc.cc:474:replace_alu$1018.C[3] I0=cmd_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:337|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1018.C[3] O=$abc$6541$sub$demo.v:337$109_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:337|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1018.C[3] CO=$auto$alumacc.cc:474:replace_alu$1018.C[4] I0=cmd_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:337|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=cmd_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1018.C[4] O=$abc$6541$sub$demo.v:337$109_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:337|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[0] I2=$false I3=$true O=$0\pixel_bit_counter[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:354|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=pixel_bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$1021.C[2] I0=pixel_bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:354|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1021.C[2] O=$0\pixel_bit_counter[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:354|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1021.C[2] CO=$auto$alumacc.cc:474:replace_alu$1021.C[3] I0=pixel_bit_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:354|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=pixel_bit_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1021.C[3] O=$0\pixel_bit_counter[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:354|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=bit_counter[0] I2=$false I3=$true O=$0\bit_counter[2:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:373|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=bit_counter[0] CO=$auto$alumacc.cc:474:replace_alu$1024.C[2] I0=bit_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:373|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=bit_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1024.C[2] O=$0\bit_counter[2:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:373|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=params_left[0] I2=$false I3=$true O=$abc$6541$sub$demo.v:523$173_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=params_left[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1027.C[10] O=$abc$6541$sub$demo.v:523$173_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[10] CO=$auto$alumacc.cc:474:replace_alu$1027.C[11] I0=params_left[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1027.C[11] O=$abc$6541$sub$demo.v:523$173_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[11] CO=$auto$alumacc.cc:474:replace_alu$1027.C[12] I0=params_left[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1027.C[12] O=$abc$6541$sub$demo.v:523$173_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[12] CO=$auto$alumacc.cc:474:replace_alu$1027.C[13] I0=params_left[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1027.C[13] O=$abc$6541$sub$demo.v:523$173_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=params_left[0] CO=$auto$alumacc.cc:474:replace_alu$1027.C[2] I0=params_left[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1027.C[2] O=$abc$6541$sub$demo.v:523$173_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[2] CO=$auto$alumacc.cc:474:replace_alu$1027.C[3] I0=params_left[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1027.C[3] O=$abc$6541$sub$demo.v:523$173_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[3] CO=$auto$alumacc.cc:474:replace_alu$1027.C[4] I0=params_left[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1027.C[4] O=$abc$6541$sub$demo.v:523$173_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[4] CO=$auto$alumacc.cc:474:replace_alu$1027.C[5] I0=params_left[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1027.C[5] O=$abc$6541$sub$demo.v:523$173_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[5] CO=$auto$alumacc.cc:474:replace_alu$1027.C[6] I0=params_left[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1027.C[6] O=$abc$6541$sub$demo.v:523$173_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[6] CO=$auto$alumacc.cc:474:replace_alu$1027.C[7] I0=params_left[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1027.C[7] O=$abc$6541$sub$demo.v:523$173_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[7] CO=$auto$alumacc.cc:474:replace_alu$1027.C[8] I0=params_left[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1027.C[8] O=$abc$6541$sub$demo.v:523$173_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[8] CO=$auto$alumacc.cc:474:replace_alu$1027.C[9] I0=params_left[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=params_left[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1027.C[9] O=$abc$6541$sub$demo.v:523$173_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1027.C[9] CO=$auto$alumacc.cc:474:replace_alu$1027.C[10] I0=params_left[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:523|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[10] CO=$auto$alumacc.cc:474:replace_alu$939.C[11] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[11] CO=$auto$alumacc.cc:474:replace_alu$939.C[12] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[12] CO=$auto$alumacc.cc:474:replace_alu$939.C[13] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[13] CO=$auto$alumacc.cc:474:replace_alu$939.C[14] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[14] CO=$auto$alumacc.cc:474:replace_alu$939.C[15] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[15] CO=$abc$6541$auto$alumacc.cc:491:replace_alu$941[15] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[0] CO=$auto$alumacc.cc:474:replace_alu$939.C[2] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[2] CO=$auto$alumacc.cc:474:replace_alu$939.C[3] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[3] CO=$auto$alumacc.cc:474:replace_alu$939.C[4] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[4] CO=$auto$alumacc.cc:474:replace_alu$939.C[5] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[5] CO=$auto$alumacc.cc:474:replace_alu$939.C[6] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[6] CO=$auto$alumacc.cc:474:replace_alu$939.C[7] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[7] CO=$auto$alumacc.cc:474:replace_alu$939.C[8] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[8] CO=$auto$alumacc.cc:474:replace_alu$939.C[9] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$939.C[9] CO=$auto$alumacc.cc:474:replace_alu$939.C[10] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:643|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[10] CO=$auto$alumacc.cc:474:replace_alu$950.C[11] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[11] CO=$auto$alumacc.cc:474:replace_alu$950.C[12] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[12] CO=$auto$alumacc.cc:474:replace_alu$950.C[13] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[13] CO=$auto$alumacc.cc:474:replace_alu$950.C[14] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[14] CO=$auto$alumacc.cc:474:replace_alu$950.C[15] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[15] CO=$abc$6541$auto$alumacc.cc:491:replace_alu$952[15] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[0] CO=$auto$alumacc.cc:474:replace_alu$950.C[2] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[2] CO=$auto$alumacc.cc:474:replace_alu$950.C[3] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[3] CO=$auto$alumacc.cc:474:replace_alu$950.C[4] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[4] CO=$auto$alumacc.cc:474:replace_alu$950.C[5] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[5] CO=$auto$alumacc.cc:474:replace_alu$950.C[6] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[6] CO=$auto$alumacc.cc:474:replace_alu$950.C[7] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[7] CO=$auto$alumacc.cc:474:replace_alu$950.C[8] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[8] CO=$auto$alumacc.cc:474:replace_alu$950.C[9] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$950.C[9] CO=$auto$alumacc.cc:474:replace_alu$950.C[10] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:531|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[10] CO=$auto$alumacc.cc:474:replace_alu$961.C[11] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[11] CO=$auto$alumacc.cc:474:replace_alu$961.C[12] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[12] CO=$auto$alumacc.cc:474:replace_alu$961.C[13] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[13] CO=$auto$alumacc.cc:474:replace_alu$961.C[14] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[14] CO=$auto$alumacc.cc:474:replace_alu$961.C[15] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[15] CO=$abc$6541$auto$alumacc.cc:491:replace_alu$963[15] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[0] CO=$auto$alumacc.cc:474:replace_alu$961.C[2] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[2] CO=$auto$alumacc.cc:474:replace_alu$961.C[3] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[3] CO=$auto$alumacc.cc:474:replace_alu$961.C[4] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[4] CO=$auto$alumacc.cc:474:replace_alu$961.C[5] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[5] CO=$auto$alumacc.cc:474:replace_alu$961.C[6] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[6] CO=$auto$alumacc.cc:474:replace_alu$961.C[7] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[7] CO=$auto$alumacc.cc:474:replace_alu$961.C[8] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[8] CO=$auto$alumacc.cc:474:replace_alu$961.C[9] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$961.C[9] CO=$auto$alumacc.cc:474:replace_alu$961.C[10] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:314|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[10] CO=$auto$alumacc.cc:474:replace_alu$972.C[11] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[11] CO=$auto$alumacc.cc:474:replace_alu$972.C[12] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[12] CO=$auto$alumacc.cc:474:replace_alu$972.C[13] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[13] CO=$auto$alumacc.cc:474:replace_alu$972.C[14] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[14] CO=$auto$alumacc.cc:474:replace_alu$972.C[15] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[15] CO=$abc$6541$auto$alumacc.cc:491:replace_alu$974[15] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[0] CO=$auto$alumacc.cc:474:replace_alu$972.C[2] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[2] CO=$auto$alumacc.cc:474:replace_alu$972.C[3] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[3] CO=$auto$alumacc.cc:474:replace_alu$972.C[4] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[4] CO=$auto$alumacc.cc:474:replace_alu$972.C[5] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[5] CO=$auto$alumacc.cc:474:replace_alu$972.C[6] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[6] CO=$auto$alumacc.cc:474:replace_alu$972.C[7] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[7] CO=$auto$alumacc.cc:474:replace_alu$972.C[8] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[8] CO=$auto$alumacc.cc:474:replace_alu$972.C[9] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$972.C[9] CO=$auto$alumacc.cc:474:replace_alu$972.C[10] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:300|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[10] CO=$auto$alumacc.cc:474:replace_alu$983.C[11] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[11] CO=$auto$alumacc.cc:474:replace_alu$983.C[12] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[12] CO=$auto$alumacc.cc:474:replace_alu$983.C[13] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[13] CO=$auto$alumacc.cc:474:replace_alu$983.C[14] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[14] CO=$auto$alumacc.cc:474:replace_alu$983.C[15] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[15] CO=$abc$6541$auto$alumacc.cc:491:replace_alu$985[15] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[0] CO=$auto$alumacc.cc:474:replace_alu$983.C[2] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[2] CO=$auto$alumacc.cc:474:replace_alu$983.C[3] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[3] CO=$auto$alumacc.cc:474:replace_alu$983.C[4] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[4] CO=$auto$alumacc.cc:474:replace_alu$983.C[5] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[5] CO=$auto$alumacc.cc:474:replace_alu$983.C[6] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[6] CO=$auto$alumacc.cc:474:replace_alu$983.C[7] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[7] CO=$auto$alumacc.cc:474:replace_alu$983.C[8] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[8] CO=$auto$alumacc.cc:474:replace_alu$983.C[9] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$983.C[9] CO=$auto$alumacc.cc:474:replace_alu$983.C[10] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:246|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$996.C[10] CO=$auto$alumacc.cc:474:replace_alu$996.C[11] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$996.C[11] CO=$auto$alumacc.cc:474:replace_alu$996.C[12] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$996.C[12] CO=$auto$alumacc.cc:474:replace_alu$996.C[13] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$996.C[13] CO=$auto$alumacc.cc:474:replace_alu$996.C[14] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$996.C[14] CO=$auto$alumacc.cc:474:replace_alu$996.C[15] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$996.C[15] CO=$abc$6541$auto$alumacc.cc:491:replace_alu$998[15] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[1] CO=$auto$alumacc.cc:474:replace_alu$996.C[3] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$996.C[3] CO=$auto$alumacc.cc:474:replace_alu$996.C[4] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$996.C[4] CO=$auto$alumacc.cc:474:replace_alu$996.C[5] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$996.C[5] CO=$auto$alumacc.cc:474:replace_alu$996.C[6] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$996.C[6] CO=$auto$alumacc.cc:474:replace_alu$996.C[7] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$996.C[7] CO=$auto$alumacc.cc:474:replace_alu$996.C[8] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$996.C[8] CO=$auto$alumacc.cc:474:replace_alu$996.C[9] I0=$true I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$996.C[9] CO=$auto$alumacc.cc:474:replace_alu$996.C[10] I0=$false I1=$abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:230|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=CLK D=$0\rst[0:0] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5304 Q=rst
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\dc[0:0] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5310 Q=dc
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\mosi[0:0] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5316 Q=mosi
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cs[0:0] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5322 Q=cs
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][0] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328 Q=state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][1] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328 Q=state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][2] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328 Q=state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][3] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328 Q=state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\state[5:0][4] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328 Q=state[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5328 Q=state[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][0] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][1] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][2] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][3] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][4] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][5] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][6] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][7] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][8] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][9] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][10] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][11] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][12] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][13] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][14] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\delay[15:0][15] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5364 Q=delay[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][0] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][1] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][2] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][3] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][4] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][5] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][6] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data[7:0][7] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6541$auto$ice40_ffinit.cc:140:execute$6518 E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523 Q=$abc$6541$auto$ice40_ffinit.cc:141:execute$6519
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=bit_counter[1] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5554 Q=$0\bit_counter[2:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6541$auto$ice40_ffinit.cc:140:execute$6514 E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5523 Q=$abc$6541$auto$ice40_ffinit.cc:141:execute$6515
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][8] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][9] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][10] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][11] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][12] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][13] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][14] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][8] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][9] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][10] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][11] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][12] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][13] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][14] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\pixel_data[15:0][15] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5594 Q=pixel_data[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6541$auto$ice40_ffinit.cc:140:execute$6522 E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898 Q=$abc$6541$auto$ice40_ffinit.cc:141:execute$6523
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=pixel_bit_counter[1] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5929 Q=$0\pixel_bit_counter[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6541$auto$ice40_ffinit.cc:140:execute$6530 E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898 Q=$abc$6541$auto$ice40_ffinit.cc:141:execute$6531
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$6541$auto$ice40_ffinit.cc:140:execute$6534 E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5898 Q=$abc$6541$auto$ice40_ffinit.cc:141:execute$6535
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][0] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988 Q=cmd_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][1] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6019 Q=cmd_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][2] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988 Q=cmd_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][3] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988 Q=cmd_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_counter[4:0][4] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$5988 Q=cmd_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][0] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109 Q=param_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][1] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6156 Q=param_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][2] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109 Q=param_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][3] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109 Q=param_counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][4] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109 Q=param_counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][5] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109 Q=param_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\param_counter[6:0][6] E=$abc$6541$auto$dff2dffe.cc:175:make_patterns_logic$6109 Q=param_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][0] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][1] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][2] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][3] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][4] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][5] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][6] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][7] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][8] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][9] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][10] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][11] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][12] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\params_left[13:0][13] E=$abc$6541$auto$dff2dffe.cc:158:make_patterns_logic$5460 Q=params_left[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:202|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=scl Q=$0\scl[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "demo.v:195|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.names $0\pixel_data[15:0][8] $0\pixel_data[15:0][0]
1 1
.names $0\pixel_data[15:0][9] $0\pixel_data[15:0][1]
1 1
.names $0\pixel_data[15:0][10] $0\pixel_data[15:0][2]
1 1
.names $0\pixel_data[15:0][11] $0\pixel_data[15:0][3]
1 1
.names $0\pixel_data[15:0][12] $0\pixel_data[15:0][4]
1 1
.names $0\pixel_data[15:0][13] $0\pixel_data[15:0][5]
1 1
.names $0\pixel_data[15:0][14] $0\pixel_data[15:0][6]
1 1
.names $0\pixel_data[15:0][15] $0\pixel_data[15:0][7]
1 1
.names $false $0\state[5:0][5]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1009.C[0]
1 1
.names delay[0] $auto$alumacc.cc:474:replace_alu$1009.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1012.C[0]
1 1
.names cmd_counter[0] $auto$alumacc.cc:474:replace_alu$1012.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1015.C[0]
1 1
.names param_counter[0] $auto$alumacc.cc:474:replace_alu$1015.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1018.C[0]
1 1
.names cmd_counter[0] $auto$alumacc.cc:474:replace_alu$1018.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1021.C[0]
1 1
.names pixel_bit_counter[0] $auto$alumacc.cc:474:replace_alu$1021.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1024.C[0]
1 1
.names bit_counter[0] $auto$alumacc.cc:474:replace_alu$1024.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1027.C[0]
1 1
.names params_left[0] $auto$alumacc.cc:474:replace_alu$1027.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$939.C[0]
1 1
.names $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[0] $auto$alumacc.cc:474:replace_alu$939.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$950.C[0]
1 1
.names $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[0] $auto$alumacc.cc:474:replace_alu$950.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$961.C[0]
1 1
.names $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[0] $auto$alumacc.cc:474:replace_alu$961.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$972.C[0]
1 1
.names $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[0] $auto$alumacc.cc:474:replace_alu$972.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$983.C[0]
1 1
.names $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[0] $auto$alumacc.cc:474:replace_alu$983.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$996.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$996.C[1]
1 1
.names $abc$6541$auto$alumacc.cc:474:replace_alu$939.BB[1] $auto$alumacc.cc:474:replace_alu$996.C[2]
1 1
.names cs CS
1 1
.names dc DC
1 1
.names mosi MOSI
1 1
.names rst RST
1 1
.names scl SCL
1 1
.names $true cmd[0][0]
1 1
.names $false cmd[0][1]
1 1
.names $false cmd[0][2]
1 1
.names $false cmd[0][3]
1 1
.names $true cmd[0][4]
1 1
.names $false cmd[0][5]
1 1
.names $false cmd[0][6]
1 1
.names $false cmd[0][7]
1 1
.names $true cmd[10][0]
1 1
.names $false cmd[10][1]
1 1
.names $true cmd[10][2]
1 1
.names $false cmd[10][3]
1 1
.names $false cmd[10][4]
1 1
.names $false cmd[10][5]
1 1
.names $true cmd[10][6]
1 1
.names $true cmd[10][7]
1 1
.names $false cmd[11][0]
1 1
.names $false cmd[11][1]
1 1
.names $false cmd[11][2]
1 1
.names $false cmd[11][3]
1 1
.names $false cmd[11][4]
1 1
.names $true cmd[11][5]
1 1
.names $true cmd[11][6]
1 1
.names $true cmd[11][7]
1 1
.names $true cmd[12][0]
1 1
.names $false cmd[12][1]
1 1
.names $false cmd[12][2]
1 1
.names $false cmd[12][3]
1 1
.names $false cmd[12][4]
1 1
.names $true cmd[12][5]
1 1
.names $true cmd[12][6]
1 1
.names $true cmd[12][7]
1 1
.names $false cmd[13][0]
1 1
.names $false cmd[13][1]
1 1
.names $true cmd[13][2]
1 1
.names $true cmd[13][3]
1 1
.names $true cmd[13][4]
1 1
.names $true cmd[13][5]
1 1
.names $true cmd[13][6]
1 1
.names $true cmd[13][7]
1 1
.names $false cmd[14][0]
1 1
.names $true cmd[14][1]
1 1
.names $false cmd[14][2]
1 1
.names $true cmd[14][3]
1 1
.names $true cmd[14][4]
1 1
.names $true cmd[14][5]
1 1
.names $false cmd[14][6]
1 1
.names $false cmd[14][7]
1 1
.names $false cmd[15][0]
1 1
.names $true cmd[15][1]
1 1
.names $true cmd[15][2]
1 1
.names $false cmd[15][3]
1 1
.names $true cmd[15][4]
1 1
.names $true cmd[15][5]
1 1
.names $false cmd[15][6]
1 1
.names $false cmd[15][7]
1 1
.names $true cmd[16][0]
1 1
.names $false cmd[16][1]
1 1
.names $false cmd[16][2]
1 1
.names $false cmd[16][3]
1 1
.names $false cmd[16][4]
1 1
.names $true cmd[16][5]
1 1
.names $false cmd[16][6]
1 1
.names $false cmd[16][7]
1 1
.names $true cmd[17][0]
1 1
.names $false cmd[17][1]
1 1
.names $false cmd[17][2]
1 1
.names $true cmd[17][3]
1 1
.names $false cmd[17][4]
1 1
.names $true cmd[17][5]
1 1
.names $false cmd[17][6]
1 1
.names $false cmd[17][7]
1 1
.names $false cmd[18][0]
1 1
.names $true cmd[18][1]
1 1
.names $false cmd[18][2]
1 1
.names $true cmd[18][3]
1 1
.names $false cmd[18][4]
1 1
.names $true cmd[18][5]
1 1
.names $false cmd[18][6]
1 1
.names $false cmd[18][7]
1 1
.names $true cmd[19][0]
1 1
.names $true cmd[19][1]
1 1
.names $false cmd[19][2]
1 1
.names $true cmd[19][3]
1 1
.names $false cmd[19][4]
1 1
.names $true cmd[19][5]
1 1
.names $false cmd[19][6]
1 1
.names $false cmd[19][7]
1 1
.names $true cmd[1][0]
1 1
.names $false cmd[1][1]
1 1
.names $false cmd[1][2]
1 1
.names $false cmd[1][3]
1 1
.names $true cmd[1][4]
1 1
.names $true cmd[1][5]
1 1
.names $false cmd[1][6]
1 1
.names $true cmd[1][7]
1 1
.names $false cmd[20][0]
1 1
.names $false cmd[20][1]
1 1
.names $true cmd[20][2]
1 1
.names $true cmd[20][3]
1 1
.names $false cmd[20][4]
1 1
.names $true cmd[20][5]
1 1
.names $false cmd[20][6]
1 1
.names $false cmd[20][7]
1 1
.names $false cmd[21][0]
1 1
.names $false cmd[21][1]
1 1
.names $false cmd[21][2]
1 1
.names $false cmd[21][3]
1 1
.names $false cmd[21][4]
1 1
.names $false cmd[21][5]
1 1
.names $false cmd[21][6]
1 1
.names $false cmd[21][7]
1 1
.names $false cmd[2][0]
1 1
.names $true cmd[2][1]
1 1
.names $false cmd[2][2]
1 1
.names $false cmd[2][3]
1 1
.names $true cmd[2][4]
1 1
.names $true cmd[2][5]
1 1
.names $false cmd[2][6]
1 1
.names $true cmd[2][7]
1 1
.names $true cmd[3][0]
1 1
.names $true cmd[3][1]
1 1
.names $false cmd[3][2]
1 1
.names $false cmd[3][3]
1 1
.names $true cmd[3][4]
1 1
.names $true cmd[3][5]
1 1
.names $false cmd[3][6]
1 1
.names $true cmd[3][7]
1 1
.names $false cmd[4][0]
1 1
.names $false cmd[4][1]
1 1
.names $true cmd[4][2]
1 1
.names $false cmd[4][3]
1 1
.names $true cmd[4][4]
1 1
.names $true cmd[4][5]
1 1
.names $false cmd[4][6]
1 1
.names $true cmd[4][7]
1 1
.names $false cmd[5][0]
1 1
.names $false cmd[5][1]
1 1
.names $false cmd[5][2]
1 1
.names $false cmd[5][3]
1 1
.names $false cmd[5][4]
1 1
.names $false cmd[5][5]
1 1
.names $true cmd[5][6]
1 1
.names $true cmd[5][7]
1 1
.names $true cmd[6][0]
1 1
.names $false cmd[6][1]
1 1
.names $false cmd[6][2]
1 1
.names $false cmd[6][3]
1 1
.names $false cmd[6][4]
1 1
.names $false cmd[6][5]
1 1
.names $true cmd[6][6]
1 1
.names $true cmd[6][7]
1 1
.names $false cmd[7][0]
1 1
.names $true cmd[7][1]
1 1
.names $false cmd[7][2]
1 1
.names $false cmd[7][3]
1 1
.names $false cmd[7][4]
1 1
.names $false cmd[7][5]
1 1
.names $true cmd[7][6]
1 1
.names $true cmd[7][7]
1 1
.names $true cmd[8][0]
1 1
.names $true cmd[8][1]
1 1
.names $false cmd[8][2]
1 1
.names $false cmd[8][3]
1 1
.names $false cmd[8][4]
1 1
.names $false cmd[8][5]
1 1
.names $true cmd[8][6]
1 1
.names $true cmd[8][7]
1 1
.names $false cmd[9][0]
1 1
.names $false cmd[9][1]
1 1
.names $true cmd[9][2]
1 1
.names $false cmd[9][3]
1 1
.names $false cmd[9][4]
1 1
.names $false cmd[9][5]
1 1
.names $true cmd[9][6]
1 1
.names $true cmd[9][7]
1 1
.names $true params[0][0]
1 1
.names $false params[0][1]
1 1
.names $true params[0][2]
1 1
.names $false params[0][3]
1 1
.names $false params[0][4]
1 1
.names $false params[0][5]
1 1
.names $false params[0][6]
1 1
.names $false params[0][7]
1 1
.names $false params[10][0]
1 1
.names $false params[10][1]
1 1
.names $true params[10][2]
1 1
.names $true params[10][3]
1 1
.names $true params[10][4]
1 1
.names $true params[10][5]
1 1
.names $false params[10][6]
1 1
.names $false params[10][7]
1 1
.names $false params[11][0]
1 1
.names $false params[11][1]
1 1
.names $true params[11][2]
1 1
.names $true params[11][3]
1 1
.names $true params[11][4]
1 1
.names $true params[11][5]
1 1
.names $false params[11][6]
1 1
.names $false params[11][7]
1 1
.names $true params[12][0]
1 1
.names $true params[12][1]
1 1
.names $false params[12][2]
1 1
.names $false params[12][3]
1 1
.names $false params[12][4]
1 1
.names $false params[12][5]
1 1
.names $false params[12][6]
1 1
.names $false params[12][7]
1 1
.names $true params[13][0]
1 1
.names $true params[13][1]
1 1
.names $false params[13][2]
1 1
.names $true params[13][3]
1 1
.names $false params[13][4]
1 1
.names $true params[13][5]
1 1
.names $false params[13][6]
1 1
.names $true params[13][7]
1 1
.names $true params[14][0]
1 1
.names $true params[14][1]
1 1
.names $false params[14][2]
1 1
.names $true params[14][3]
1 1
.names $false params[14][4]
1 1
.names $false params[14][5]
1 1
.names $false params[14][6]
1 1
.names $false params[14][7]
1 1
.names $false params[15][0]
1 1
.names $false params[15][1]
1 1
.names $true params[15][2]
1 1
.names $false params[15][3]
1 1
.names $false params[15][4]
1 1
.names $false params[15][5]
1 1
.names $false params[15][6]
1 1
.names $false params[15][7]
1 1
.names $true params[16][0]
1 1
.names $false params[16][1]
1 1
.names $true params[16][2]
1 1
.names $false params[16][3]
1 1
.names $false params[16][4]
1 1
.names $false params[16][5]
1 1
.names $true params[16][6]
1 1
.names $true params[16][7]
1 1
.names $true params[17][0]
1 1
.names $false params[17][1]
1 1
.names $true params[17][2]
1 1
.names $true params[17][3]
1 1
.names $false params[17][4]
1 1
.names $false params[17][5]
1 1
.names $false params[17][6]
1 1
.names $false params[17][7]
1 1
.names $false params[18][0]
1 1
.names $false params[18][1]
1 1
.names $false params[18][2]
1 1
.names $false params[18][3]
1 1
.names $false params[18][4]
1 1
.names $false params[18][5]
1 1
.names $false params[18][6]
1 1
.names $false params[18][7]
1 1
.names $true params[19][0]
1 1
.names $false params[19][1]
1 1
.names $true params[19][2]
1 1
.names $true params[19][3]
1 1
.names $false params[19][4]
1 1
.names $false params[19][5]
1 1
.names $false params[19][6]
1 1
.names $true params[19][7]
1 1
.names $false params[1][0]
1 1
.names $false params[1][1]
1 1
.names $true params[1][2]
1 1
.names $true params[1][3]
1 1
.names $true params[1][4]
1 1
.names $true params[1][5]
1 1
.names $false params[1][6]
1 1
.names $false params[1][7]
1 1
.names $false params[20][0]
1 1
.names $true params[20][1]
1 1
.names $false params[20][2]
1 1
.names $true params[20][3]
1 1
.names $false params[20][4]
1 1
.names $true params[20][5]
1 1
.names $true params[20][6]
1 1
.names $false params[20][7]
1 1
.names $true params[21][0]
1 1
.names $false params[21][1]
1 1
.names $true params[21][2]
1 1
.names $true params[21][3]
1 1
.names $false params[21][4]
1 1
.names $false params[21][5]
1 1
.names $false params[21][6]
1 1
.names $true params[21][7]
1 1
.names $false params[22][0]
1 1
.names $true params[22][1]
1 1
.names $true params[22][2]
1 1
.names $true params[22][3]
1 1
.names $false params[22][4]
1 1
.names $true params[22][5]
1 1
.names $true params[22][6]
1 1
.names $true params[22][7]
1 1
.names $true params[23][0]
1 1
.names $true params[23][1]
1 1
.names $true params[23][2]
1 1
.names $true params[23][3]
1 1
.names $false params[23][4]
1 1
.names $false params[23][5]
1 1
.names $false params[23][6]
1 1
.names $false params[23][7]
1 1
.names $true params[24][0]
1 1
.names $true params[24][1]
1 1
.names $true params[24][2]
1 1
.names $false params[24][3]
1 1
.names $false params[24][4]
1 1
.names $false params[24][5]
1 1
.names $false params[24][6]
1 1
.names $false params[24][7]
1 1
.names $false params[25][0]
1 1
.names $true params[25][1]
1 1
.names $true params[25][2]
1 1
.names $true params[25][3]
1 1
.names $false params[25][4]
1 1
.names $false params[25][5]
1 1
.names $false params[25][6]
1 1
.names $false params[25][7]
1 1
.names $false params[26][0]
1 1
.names $false params[26][1]
1 1
.names $false params[26][2]
1 1
.names $true params[26][3]
1 1
.names $false params[26][4]
1 1
.names $false params[26][5]
1 1
.names $false params[26][6]
1 1
.names $false params[26][7]
1 1
.names $true params[27][0]
1 1
.names $true params[27][1]
1 1
.names $true params[27][2]
1 1
.names $false params[27][3]
1 1
.names $false params[27][4]
1 1
.names $false params[27][5]
1 1
.names $false params[27][6]
1 1
.names $false params[27][7]
1 1
.names $false params[28][0]
1 1
.names $false params[28][1]
1 1
.names $false params[28][2]
1 1
.names $false params[28][3]
1 1
.names $true params[28][4]
1 1
.names $false params[28][5]
1 1
.names $false params[28][6]
1 1
.names $false params[28][7]
1 1
.names $true params[29][0]
1 1
.names $true params[29][1]
1 1
.names $true params[29][2]
1 1
.names $false params[29][3]
1 1
.names $false params[29][4]
1 1
.names $false params[29][5]
1 1
.names $false params[29][6]
1 1
.names $false params[29][7]
1 1
.names $false params[2][0]
1 1
.names $false params[2][1]
1 1
.names $true params[2][2]
1 1
.names $true params[2][3]
1 1
.names $true params[2][4]
1 1
.names $true params[2][5]
1 1
.names $false params[2][6]
1 1
.names $false params[2][7]
1 1
.names $false params[30][0]
1 1
.names $true params[30][1]
1 1
.names $false params[30][2]
1 1
.names $false params[30][3]
1 1
.names $false params[30][4]
1 1
.names $false params[30][5]
1 1
.names $false params[30][6]
1 1
.names $false params[30][7]
1 1
.names $true params[31][0]
1 1
.names $true params[31][1]
1 1
.names $true params[31][2]
1 1
.names $false params[31][3]
1 1
.names $false params[31][4]
1 1
.names $false params[31][5]
1 1
.names $false params[31][6]
1 1
.names $false params[31][7]
1 1
.names $true params[32][0]
1 1
.names $false params[32][1]
1 1
.names $false params[32][2]
1 1
.names $true params[32][3]
1 1
.names $false params[32][4]
1 1
.names $false params[32][5]
1 1
.names $false params[32][6]
1 1
.names $false params[32][7]
1 1
.names $true params[33][0]
1 1
.names $true params[33][1]
1 1
.names $true params[33][2]
1 1
.names $true params[33][3]
1 1
.names $false params[33][4]
1 1
.names $false params[33][5]
1 1
.names $false params[33][6]
1 1
.names $false params[33][7]
1 1
.names $true params[34][0]
1 1
.names $false params[34][1]
1 1
.names $true params[34][2]
1 1
.names $false params[34][3]
1 1
.names $false params[34][4]
1 1
.names $true params[34][5]
1 1
.names $false params[34][6]
1 1
.names $false params[34][7]
1 1
.names $false params[35][0]
1 1
.names $true params[35][1]
1 1
.names $true params[35][2]
1 1
.names $false params[35][3]
1 1
.names $true params[35][4]
1 1
.names $true params[35][5]
1 1
.names $false params[35][6]
1 1
.names $false params[35][7]
1 1
.names $false params[36][0]
1 1
.names $false params[36][1]
1 1
.names $false params[36][2]
1 1
.names $false params[36][3]
1 1
.names $false params[36][4]
1 1
.names $false params[36][5]
1 1
.names $false params[36][6]
1 1
.names $false params[36][7]
1 1
.names $false params[37][0]
1 1
.names $false params[37][1]
1 1
.names $false params[37][2]
1 1
.names $true params[37][3]
1 1
.names $false params[37][4]
1 1
.names $false params[37][5]
1 1
.names $false params[37][6]
1 1
.names $false params[37][7]
1 1
.names $false params[38][0]
1 1
.names $false params[38][1]
1 1
.names $true params[38][2]
1 1
.names $false params[38][3]
1 1
.names $false params[38][4]
1 1
.names $false params[38][5]
1 1
.names $false params[38][6]
1 1
.names $false params[38][7]
1 1
.names $false params[39][0]
1 1
.names $false params[39][1]
1 1
.names $false params[39][2]
1 1
.names $false params[39][3]
1 1
.names $true params[39][4]
1 1
.names $false params[39][5]
1 1
.names $false params[39][6]
1 1
.names $false params[39][7]
1 1
.names $true params[3][0]
1 1
.names $false params[3][1]
1 1
.names $true params[3][2]
1 1
.names $false params[3][3]
1 1
.names $false params[3][4]
1 1
.names $false params[3][5]
1 1
.names $false params[3][6]
1 1
.names $false params[3][7]
1 1
.names $false params[40][0]
1 1
.names $true params[40][1]
1 1
.names $false params[40][2]
1 1
.names $true params[40][3]
1 1
.names $false params[40][4]
1 1
.names $false params[40][5]
1 1
.names $false params[40][6]
1 1
.names $false params[40][7]
1 1
.names $true params[41][0]
1 1
.names $false params[41][1]
1 1
.names $true params[41][2]
1 1
.names $true params[41][3]
1 1
.names $false params[41][4]
1 1
.names $false params[41][5]
1 1
.names $false params[41][6]
1 1
.names $false params[41][7]
1 1
.names $false params[42][0]
1 1
.names $false params[42][1]
1 1
.names $false params[42][2]
1 1
.names $true params[42][3]
1 1
.names $false params[42][4]
1 1
.names $false params[42][5]
1 1
.names $false params[42][6]
1 1
.names $false params[42][7]
1 1
.names $true params[43][0]
1 1
.names $true params[43][1]
1 1
.names $true params[43][2]
1 1
.names $false params[43][3]
1 1
.names $false params[43][4]
1 1
.names $false params[43][5]
1 1
.names $false params[43][6]
1 1
.names $false params[43][7]
1 1
.names $true params[44][0]
1 1
.names $true params[44][1]
1 1
.names $true params[44][2]
1 1
.names $true params[44][3]
1 1
.names $false params[44][4]
1 1
.names $false params[44][5]
1 1
.names $false params[44][6]
1 1
.names $false params[44][7]
1 1
.names $true params[45][0]
1 1
.names $true params[45][1]
1 1
.names $true params[45][2]
1 1
.names $false params[45][3]
1 1
.names $false params[45][4]
1 1
.names $false params[45][5]
1 1
.names $false params[45][6]
1 1
.names $false params[45][7]
1 1
.names $false params[46][0]
1 1
.names $true params[46][1]
1 1
.names $false params[46][2]
1 1
.names $false params[46][3]
1 1
.names $false params[46][4]
1 1
.names $false params[46][5]
1 1
.names $false params[46][6]
1 1
.names $false params[46][7]
1 1
.names $true params[47][0]
1 1
.names $true params[47][1]
1 1
.names $true params[47][2]
1 1
.names $false params[47][3]
1 1
.names $false params[47][4]
1 1
.names $false params[47][5]
1 1
.names $false params[47][6]
1 1
.names $false params[47][7]
1 1
.names $true params[48][0]
1 1
.names $false params[48][1]
1 1
.names $false params[48][2]
1 1
.names $true params[48][3]
1 1
.names $false params[48][4]
1 1
.names $false params[48][5]
1 1
.names $false params[48][6]
1 1
.names $false params[48][7]
1 1
.names $true params[49][0]
1 1
.names $true params[49][1]
1 1
.names $true params[49][2]
1 1
.names $true params[49][3]
1 1
.names $false params[49][4]
1 1
.names $false params[49][5]
1 1
.names $false params[49][6]
1 1
.names $false params[49][7]
1 1
.names $false params[4][0]
1 1
.names $false params[4][1]
1 1
.names $true params[4][2]
1 1
.names $true params[4][3]
1 1
.names $true params[4][4]
1 1
.names $true params[4][5]
1 1
.names $false params[4][6]
1 1
.names $false params[4][7]
1 1
.names $true params[50][0]
1 1
.names $false params[50][1]
1 1
.names $true params[50][2]
1 1
.names $false params[50][3]
1 1
.names $false params[50][4]
1 1
.names $true params[50][5]
1 1
.names $false params[50][6]
1 1
.names $false params[50][7]
1 1
.names $true params[51][0]
1 1
.names $false params[51][1]
1 1
.names $true params[51][2]
1 1
.names $false params[51][3]
1 1
.names $true params[51][4]
1 1
.names $true params[51][5]
1 1
.names $false params[51][6]
1 1
.names $false params[51][7]
1 1
.names $false params[52][0]
1 1
.names $false params[52][1]
1 1
.names $false params[52][2]
1 1
.names $false params[52][3]
1 1
.names $false params[52][4]
1 1
.names $false params[52][5]
1 1
.names $false params[52][6]
1 1
.names $false params[52][7]
1 1
.names $true params[53][0]
1 1
.names $false params[53][1]
1 1
.names $false params[53][2]
1 1
.names $true params[53][3]
1 1
.names $false params[53][4]
1 1
.names $false params[53][5]
1 1
.names $false params[53][6]
1 1
.names $false params[53][7]
1 1
.names $false params[54][0]
1 1
.names $false params[54][1]
1 1
.names $true params[54][2]
1 1
.names $false params[54][3]
1 1
.names $false params[54][4]
1 1
.names $false params[54][5]
1 1
.names $false params[54][6]
1 1
.names $false params[54][7]
1 1
.names $false params[55][0]
1 1
.names $false params[55][1]
1 1
.names $false params[55][2]
1 1
.names $false params[55][3]
1 1
.names $true params[55][4]
1 1
.names $false params[55][5]
1 1
.names $false params[55][6]
1 1
.names $false params[55][7]
1 1
.names $false params[56][0]
1 1
.names $false params[56][1]
1 1
.names $false params[56][2]
1 1
.names $false params[56][3]
1 1
.names $false params[56][4]
1 1
.names $false params[56][5]
1 1
.names $false params[56][6]
1 1
.names $true params[56][7]
1 1
.names $true params[57][0]
1 1
.names $false params[57][1]
1 1
.names $true params[57][2]
1 1
.names $false params[57][3]
1 1
.names $false params[57][4]
1 1
.names $false params[57][5]
1 1
.names $false params[57][6]
1 1
.names $false params[57][7]
1 1
.names $false params[58][0]
1 1
.names $false params[58][1]
1 1
.names $false params[58][2]
1 1
.names $true params[58][3]
1 1
.names $true params[58][4]
1 1
.names $true params[58][5]
1 1
.names $true params[58][6]
1 1
.names $false params[58][7]
1 1
.names $false params[59][0]
1 1
.names $false params[59][1]
1 1
.names $false params[59][2]
1 1
.names $false params[59][3]
1 1
.names $false params[59][4]
1 1
.names $false params[59][5]
1 1
.names $false params[59][6]
1 1
.names $false params[59][7]
1 1
.names $false params[5][0]
1 1
.names $false params[5][1]
1 1
.names $true params[5][2]
1 1
.names $true params[5][3]
1 1
.names $true params[5][4]
1 1
.names $true params[5][5]
1 1
.names $false params[5][6]
1 1
.names $false params[5][7]
1 1
.names $true params[60][0]
1 1
.names $false params[60][1]
1 1
.names $false params[60][2]
1 1
.names $false params[60][3]
1 1
.names $false params[60][4]
1 1
.names $false params[60][5]
1 1
.names $false params[60][6]
1 1
.names $false params[60][7]
1 1
.names $false params[61][0]
1 1
.names $false params[61][1]
1 1
.names $false params[61][2]
1 1
.names $false params[61][3]
1 1
.names $false params[61][4]
1 1
.names $false params[61][5]
1 1
.names $false params[61][6]
1 1
.names $false params[61][7]
1 1
.names $false params[62][0]
1 1
.names $false params[62][1]
1 1
.names $false params[62][2]
1 1
.names $false params[62][3]
1 1
.names $false params[62][4]
1 1
.names $true params[62][5]
1 1
.names $false params[62][6]
1 1
.names $true params[62][7]
1 1
.names $false params[63][0]
1 1
.names $false params[63][1]
1 1
.names $false params[63][2]
1 1
.names $false params[63][3]
1 1
.names $false params[63][4]
1 1
.names $false params[63][5]
1 1
.names $false params[63][6]
1 1
.names $false params[63][7]
1 1
.names $false params[64][0]
1 1
.names $true params[64][1]
1 1
.names $false params[64][2]
1 1
.names $true params[64][3]
1 1
.names $true params[64][4]
1 1
.names $false params[64][5]
1 1
.names $false params[64][6]
1 1
.names $false params[64][7]
1 1
.names $false params[65][0]
1 1
.names $false params[65][1]
1 1
.names $false params[65][2]
1 1
.names $false params[65][3]
1 1
.names $false params[65][4]
1 1
.names $false params[65][5]
1 1
.names $false params[65][6]
1 1
.names $false params[65][7]
1 1
.names $true params[66][0]
1 1
.names $false params[66][1]
1 1
.names $false params[66][2]
1 1
.names $true params[66][3]
1 1
.names $false params[66][4]
1 1
.names $true params[66][5]
1 1
.names $true params[66][6]
1 1
.names $false params[66][7]
1 1
.names $true params[67][0]
1 1
.names $true params[67][1]
1 1
.names $true params[67][2]
1 1
.names $false params[67][3]
1 1
.names $false params[67][4]
1 1
.names $false params[67][5]
1 1
.names $true params[67][6]
1 1
.names $true params[67][7]
1 1
.names $true params[6][0]
1 1
.names $false params[6][1]
1 1
.names $true params[6][2]
1 1
.names $false params[6][3]
1 1
.names $false params[6][4]
1 1
.names $false params[6][5]
1 1
.names $false params[6][6]
1 1
.names $false params[6][7]
1 1
.names $false params[7][0]
1 1
.names $false params[7][1]
1 1
.names $true params[7][2]
1 1
.names $true params[7][3]
1 1
.names $true params[7][4]
1 1
.names $true params[7][5]
1 1
.names $false params[7][6]
1 1
.names $false params[7][7]
1 1
.names $false params[8][0]
1 1
.names $false params[8][1]
1 1
.names $true params[8][2]
1 1
.names $true params[8][3]
1 1
.names $true params[8][4]
1 1
.names $true params[8][5]
1 1
.names $false params[8][6]
1 1
.names $false params[8][7]
1 1
.names $true params[9][0]
1 1
.names $false params[9][1]
1 1
.names $true params[9][2]
1 1
.names $false params[9][3]
1 1
.names $false params[9][4]
1 1
.names $false params[9][5]
1 1
.names $false params[9][6]
1 1
.names $false params[9][7]
1 1
.end
