--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml host_display.twx host_display.ncd -o host_display.twr
host_display.pcf -ucf host_display.ucf

Design file:              host_display.ncd
Physical constraint file: host_display.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6547 paths analyzed, 1707 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.298ns.
--------------------------------------------------------------------------------

Paths for end point display/ascii_buf_31_223 (SLICE_X13Y38.D3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/buf_len_0 (FF)
  Destination:          display/ascii_buf_31_223 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.247ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/buf_len_0 to display/ascii_buf_31_223
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.AQ      Tcko                  0.476   display/buf_len<4>
                                                       display/buf_len_0
    SLICE_X3Y29.C2       net (fanout=78)       3.062   display/buf_len<0>
    SLICE_X3Y29.CMUX     Tilo                  0.337   display/ascii_buf_31<187>
                                                       display/buf_len[4]_Decoder_17_OUT<4><4>1
    SLICE_X13Y38.D3      net (fanout=8)        2.108   display/buf_len[4]_Decoder_17_OUT<4>
    SLICE_X13Y38.CLK     Tas                   0.264   display/ascii_buf_31<31>
                                                       display/ascii_buf[0][7]_GND_4_o_mux_59_OUT<223>2
                                                       display/ascii_buf_31_223
    -------------------------------------------------  ---------------------------
    Total                                      6.247ns (1.077ns logic, 5.170ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/buf_len_2 (FF)
  Destination:          display/ascii_buf_31_223 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.708ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/buf_len_2 to display/ascii_buf_31_223
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.BQ      Tcko                  0.476   display/buf_len<3>
                                                       display/buf_len_2
    SLICE_X3Y29.C3       net (fanout=84)       2.523   display/buf_len<2>
    SLICE_X3Y29.CMUX     Tilo                  0.337   display/ascii_buf_31<187>
                                                       display/buf_len[4]_Decoder_17_OUT<4><4>1
    SLICE_X13Y38.D3      net (fanout=8)        2.108   display/buf_len[4]_Decoder_17_OUT<4>
    SLICE_X13Y38.CLK     Tas                   0.264   display/ascii_buf_31<31>
                                                       display/ascii_buf[0][7]_GND_4_o_mux_59_OUT<223>2
                                                       display/ascii_buf_31_223
    -------------------------------------------------  ---------------------------
    Total                                      5.708ns (1.077ns logic, 4.631ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/buf_len_3 (FF)
  Destination:          display/ascii_buf_31_223 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.686ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/buf_len_3 to display/ascii_buf_31_223
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.DQ      Tcko                  0.476   display/buf_len<3>
                                                       display/buf_len_3
    SLICE_X3Y29.C1       net (fanout=72)       2.501   display/buf_len<3>
    SLICE_X3Y29.CMUX     Tilo                  0.337   display/ascii_buf_31<187>
                                                       display/buf_len[4]_Decoder_17_OUT<4><4>1
    SLICE_X13Y38.D3      net (fanout=8)        2.108   display/buf_len[4]_Decoder_17_OUT<4>
    SLICE_X13Y38.CLK     Tas                   0.264   display/ascii_buf_31<31>
                                                       display/ascii_buf[0][7]_GND_4_o_mux_59_OUT<223>2
                                                       display/ascii_buf_31_223
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (1.077ns logic, 4.609ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point display/ascii_buf_31_221 (SLICE_X4Y40.D2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/buf_len_0 (FF)
  Destination:          display/ascii_buf_31_221 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.070ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.625 - 0.613)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/buf_len_0 to display/ascii_buf_31_221
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y39.AQ      Tcko                  0.476   display/buf_len<4>
                                                       display/buf_len_0
    SLICE_X3Y29.C2       net (fanout=78)       3.062   display/buf_len<0>
    SLICE_X3Y29.CMUX     Tilo                  0.337   display/ascii_buf_31<187>
                                                       display/buf_len[4]_Decoder_17_OUT<4><4>1
    SLICE_X4Y40.D2       net (fanout=8)        1.995   display/buf_len[4]_Decoder_17_OUT<4>
    SLICE_X4Y40.CLK      Tas                   0.200   display/ascii_buf_31<29>
                                                       display/ascii_buf[0][7]_GND_4_o_mux_59_OUT<221>2
                                                       display/ascii_buf_31_221
    -------------------------------------------------  ---------------------------
    Total                                      6.070ns (1.013ns logic, 5.057ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/buf_len_2 (FF)
  Destination:          display/ascii_buf_31_221 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.531ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/buf_len_2 to display/ascii_buf_31_221
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.BQ      Tcko                  0.476   display/buf_len<3>
                                                       display/buf_len_2
    SLICE_X3Y29.C3       net (fanout=84)       2.523   display/buf_len<2>
    SLICE_X3Y29.CMUX     Tilo                  0.337   display/ascii_buf_31<187>
                                                       display/buf_len[4]_Decoder_17_OUT<4><4>1
    SLICE_X4Y40.D2       net (fanout=8)        1.995   display/buf_len[4]_Decoder_17_OUT<4>
    SLICE_X4Y40.CLK      Tas                   0.200   display/ascii_buf_31<29>
                                                       display/ascii_buf[0][7]_GND_4_o_mux_59_OUT<221>2
                                                       display/ascii_buf_31_221
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (1.013ns logic, 4.518ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/buf_len_3 (FF)
  Destination:          display/ascii_buf_31_221 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.509ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.625 - 0.618)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/buf_len_3 to display/ascii_buf_31_221
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.DQ      Tcko                  0.476   display/buf_len<3>
                                                       display/buf_len_3
    SLICE_X3Y29.C1       net (fanout=72)       2.501   display/buf_len<3>
    SLICE_X3Y29.CMUX     Tilo                  0.337   display/ascii_buf_31<187>
                                                       display/buf_len[4]_Decoder_17_OUT<4><4>1
    SLICE_X4Y40.D2       net (fanout=8)        1.995   display/buf_len[4]_Decoder_17_OUT<4>
    SLICE_X4Y40.CLK      Tas                   0.200   display/ascii_buf_31<29>
                                                       display/ascii_buf[0][7]_GND_4_o_mux_59_OUT<221>2
                                                       display/ascii_buf_31_221
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (1.013ns logic, 4.496ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point display/ascii_buf_31_200 (SLICE_X0Y30.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_held_2_1 (FF)
  Destination:          display/ascii_buf_31_200 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.009ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (0.733 - 0.715)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx_held_2_1 to display/ascii_buf_31_200
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.DQ      Tcko                  0.525   rx_held_2_1
                                                       rx_held_2_1
    SLICE_X13Y44.D2      net (fanout=1)        0.737   rx_held_2_1
    SLICE_X13Y44.D       Tilo                  0.259   rx_held<3>
                                                       display/ascii[7]_ascii[7]_OR_188_o1
    SLICE_X13Y44.C6      net (fanout=3)        0.159   display/ascii[7]_ascii[7]_OR_188_o1
    SLICE_X13Y44.C       Tilo                  0.259   rx_held<3>
                                                       display/ascii[7]_ascii[7]_OR_188_o2
    SLICE_X13Y44.A2      net (fanout=6)        0.550   display/ascii[7]_ascii[7]_OR_188_o
    SLICE_X13Y44.A       Tilo                  0.259   rx_held<3>
                                                       display/_n0463_inv1
    SLICE_X0Y30.CE       net (fanout=73)       2.948   display/_n0463_inv
    SLICE_X0Y30.CLK      Tceck                 0.313   display/ascii_buf_31<204>
                                                       display/ascii_buf_31_200
    -------------------------------------------------  ---------------------------
    Total                                      6.009ns (1.615ns logic, 4.394ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_held_5_1 (FF)
  Destination:          display/ascii_buf_31_200 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.878ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (0.733 - 0.715)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx_held_5_1 to display/ascii_buf_31_200
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AMUX    Tshcko                0.576   rx_held_2_1
                                                       rx_held_5_1
    SLICE_X13Y44.D1      net (fanout=1)        0.555   rx_held_5_1
    SLICE_X13Y44.D       Tilo                  0.259   rx_held<3>
                                                       display/ascii[7]_ascii[7]_OR_188_o1
    SLICE_X13Y44.C6      net (fanout=3)        0.159   display/ascii[7]_ascii[7]_OR_188_o1
    SLICE_X13Y44.C       Tilo                  0.259   rx_held<3>
                                                       display/ascii[7]_ascii[7]_OR_188_o2
    SLICE_X13Y44.A2      net (fanout=6)        0.550   display/ascii[7]_ascii[7]_OR_188_o
    SLICE_X13Y44.A       Tilo                  0.259   rx_held<3>
                                                       display/_n0463_inv1
    SLICE_X0Y30.CE       net (fanout=73)       2.948   display/_n0463_inv
    SLICE_X0Y30.CLK      Tceck                 0.313   display/ascii_buf_31<204>
                                                       display/ascii_buf_31_200
    -------------------------------------------------  ---------------------------
    Total                                      5.878ns (1.666ns logic, 4.212ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx_held_4_1 (FF)
  Destination:          display/ascii_buf_31_200 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.675ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (0.733 - 0.715)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx_held_4_1 to display/ascii_buf_31_200
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.AQ      Tcko                  0.430   rx_held_4_1
                                                       rx_held_4_1
    SLICE_X13Y44.D4      net (fanout=1)        0.498   rx_held_4_1
    SLICE_X13Y44.D       Tilo                  0.259   rx_held<3>
                                                       display/ascii[7]_ascii[7]_OR_188_o1
    SLICE_X13Y44.C6      net (fanout=3)        0.159   display/ascii[7]_ascii[7]_OR_188_o1
    SLICE_X13Y44.C       Tilo                  0.259   rx_held<3>
                                                       display/ascii[7]_ascii[7]_OR_188_o2
    SLICE_X13Y44.A2      net (fanout=6)        0.550   display/ascii[7]_ascii[7]_OR_188_o
    SLICE_X13Y44.A       Tilo                  0.259   rx_held<3>
                                                       display/_n0463_inv1
    SLICE_X0Y30.CE       net (fanout=73)       2.948   display/_n0463_inv
    SLICE_X0Y30.CLK      Tceck                 0.313   display/ascii_buf_31<204>
                                                       display/ascii_buf_31_200
    -------------------------------------------------  ---------------------------
    Total                                      5.675ns (1.520ns logic, 4.155ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk_in" 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart/tx_copy_1 (SLICE_X14Y45.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx_send_1 (FF)
  Destination:          uart/tx_copy_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk rising at 31.250ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tx_send_1 to uart/tx_copy_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.BQ      Tcko                  0.198   tx_send<3>
                                                       tx_send_1
    SLICE_X14Y45.A5      net (fanout=1)        0.048   tx_send<1>
    SLICE_X14Y45.CLK     Tah         (-Th)    -0.121   uart/tx_copy<6>
                                                       uart/Mmux__n021021
                                                       uart/tx_copy_1
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.319ns logic, 0.048ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Paths for end point display/ascii_buf_31_105 (SLICE_X2Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/ascii_buf_31_105 (FF)
  Destination:          display/ascii_buf_31_105 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 31.250ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/ascii_buf_31_105 to display/ascii_buf_31_105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y38.AQ       Tcko                  0.200   display/ascii_buf_31<109>
                                                       display/ascii_buf_31_105
    SLICE_X2Y38.A6       net (fanout=5)        0.023   display/ascii_buf_31<105>
    SLICE_X2Y38.CLK      Tah         (-Th)    -0.190   display/ascii_buf_31<109>
                                                       display/ascii_buf[0][7]_GND_4_o_mux_59_OUT<105>1
                                                       display/ascii_buf_31_105
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point display/ascii_buf_31_209 (SLICE_X2Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/ascii_buf_31_209 (FF)
  Destination:          display/ascii_buf_31_209 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 31.250ns
  Destination Clock:    clk rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/ascii_buf_31_209 to display/ascii_buf_31_209
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.AQ       Tcko                  0.200   display/ascii_buf_31<213>
                                                       display/ascii_buf_31_209
    SLICE_X2Y37.A6       net (fanout=5)        0.024   display/ascii_buf_31<209>
    SLICE_X2Y37.CLK      Tah         (-Th)    -0.190   display/ascii_buf_31<213>
                                                       display/ascii_buf[0][7]_GND_4_o_mux_59_OUT<209>1
                                                       display/ascii_buf_31_209
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: BUFG_inst/I0
  Logical resource: BUFG_inst/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_in_IBUFG
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: display/four_hz/counter<3>/CLK
  Logical resource: display/four_hz/counter_0/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 30.770ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: display/four_hz/counter<3>/SR
  Logical resource: display/four_hz/counter_0/SR
  Location pin: SLICE_X12Y20.SR
  Clock network: display/rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.298|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6547 paths, 0 nets, and 1737 connections

Design statistics:
   Minimum period:   6.298ns{1}   (Maximum frequency: 158.781MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 29 22:24:39 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 144 MB



