set ::AESL_AUTOSIM::gTopFileName /nethome/wsun377/ece8893/FPGA_ECE8893_1/2026_Spring/lab1_new/project_1/hls/./sim/autowrap/testbench/top.cpp_pre.cpp.tb.cpp