window.SIDEBAR_ITEMS = {"mod":["access_check","ahb_lite_mask","ahb_mpu_table_0","ahb_mpu_table_1","ahblite_mpu_table_apb_ctrl","ahblite_mpu_table_bb","ahblite_mpu_table_bt","ahblite_mpu_table_bt_buffer","ahblite_mpu_table_btmac","ahblite_mpu_table_can","ahblite_mpu_table_efuse","ahblite_mpu_table_emac","ahblite_mpu_table_fe","ahblite_mpu_table_fe2","ahblite_mpu_table_gpio","ahblite_mpu_table_hinf","ahblite_mpu_table_i2c","ahblite_mpu_table_i2c_ext0","ahblite_mpu_table_i2c_ext1","ahblite_mpu_table_i2s0","ahblite_mpu_table_i2s1","ahblite_mpu_table_io_mux","ahblite_mpu_table_ledc","ahblite_mpu_table_misc","ahblite_mpu_table_pcnt","ahblite_mpu_table_pwm0","ahblite_mpu_table_pwm1","ahblite_mpu_table_pwm2","ahblite_mpu_table_pwm3","ahblite_mpu_table_pwr","ahblite_mpu_table_rmt","ahblite_mpu_table_rtc","ahblite_mpu_table_rwbt","ahblite_mpu_table_sdio_host","ahblite_mpu_table_slc","ahblite_mpu_table_slchost","ahblite_mpu_table_spi0","ahblite_mpu_table_spi1","ahblite_mpu_table_spi2","ahblite_mpu_table_spi3","ahblite_mpu_table_spi_encrypt","ahblite_mpu_table_timer","ahblite_mpu_table_timergroup","ahblite_mpu_table_timergroup1","ahblite_mpu_table_uart","ahblite_mpu_table_uart1","ahblite_mpu_table_uart2","ahblite_mpu_table_uhci0","ahblite_mpu_table_uhci1","ahblite_mpu_table_wdg","ahblite_mpu_table_wifimac","app_bb_int_map","app_boot_remap_ctrl","app_bt_bb_int_map","app_bt_bb_nmi_map","app_bt_mac_int_map","app_cache_ctrl","app_cache_ctrl1","app_cache_ia_int_map","app_cache_lock_0_addr","app_cache_lock_1_addr","app_cache_lock_2_addr","app_cache_lock_3_addr","app_can_int_map","app_cpu_intr_from_cpu_0_map","app_cpu_intr_from_cpu_1_map","app_cpu_intr_from_cpu_2_map","app_cpu_intr_from_cpu_3_map","app_cpu_record_ctrl","app_cpu_record_pdebugdata","app_cpu_record_pdebuginst","app_cpu_record_pdebugls0addr","app_cpu_record_pdebugls0data","app_cpu_record_pdebugls0stat","app_cpu_record_pdebugpc","app_cpu_record_pdebugstatus","app_cpu_record_pid","app_cpu_record_status","app_dcache_dbug0","app_dcache_dbug1","app_dcache_dbug2","app_dcache_dbug3","app_dcache_dbug4","app_dcache_dbug5","app_dcache_dbug6","app_dcache_dbug7","app_dcache_dbug8","app_dcache_dbug9","app_dport_apb_mask0","app_dport_apb_mask1","app_efuse_int_map","app_emac_int_map","app_gpio_interrupt_map","app_gpio_interrupt_nmi_map","app_i2c_ext0_intr_map","app_i2c_ext1_intr_map","app_i2s0_int_map","app_i2s1_int_map","app_intr_status_0","app_intr_status_1","app_intr_status_2","app_intrusion_ctrl","app_intrusion_status","app_ledc_int_map","app_mac_intr_map","app_mac_nmi_map","app_mmu_ia_int_map","app_mpu_ia_int_map","app_pcnt_intr_map","app_pwm0_intr_map","app_pwm1_intr_map","app_pwm2_intr_map","app_pwm3_intr_map","app_rmt_intr_map","app_rsa_intr_map","app_rtc_core_intr_map","app_rwble_irq_map","app_rwble_nmi_map","app_rwbt_irq_map","app_rwbt_nmi_map","app_sdio_host_interrupt_map","app_slc0_intr_map","app_slc1_intr_map","app_spi1_dma_int_map","app_spi2_dma_int_map","app_spi3_dma_int_map","app_spi_intr_0_map","app_spi_intr_1_map","app_spi_intr_2_map","app_spi_intr_3_map","app_tg1_lact_edge_int_map","app_tg1_lact_level_int_map","app_tg1_t0_edge_int_map","app_tg1_t0_level_int_map","app_tg1_t1_edge_int_map","app_tg1_t1_level_int_map","app_tg1_wdt_edge_int_map","app_tg1_wdt_level_int_map","app_tg_lact_edge_int_map","app_tg_lact_level_int_map","app_tg_t0_edge_int_map","app_tg_t0_level_int_map","app_tg_t1_edge_int_map","app_tg_t1_level_int_map","app_tg_wdt_edge_int_map","app_tg_wdt_level_int_map","app_timer_int1_map","app_timer_int2_map","app_tracemem_ena","app_uart1_intr_map","app_uart2_intr_map","app_uart_intr_map","app_uhci0_intr_map","app_uhci1_intr_map","app_vecbase_ctrl","app_vecbase_set","app_wdg_int_map","appcpu_ctrl_a","appcpu_ctrl_b","appcpu_ctrl_c","appcpu_ctrl_d","bt_lpck_div_frac","bt_lpck_div_int","cache_ia_int_en","cache_mux_mode","core_rst_en","cpu_intr_from_cpu_0","cpu_intr_from_cpu_1","cpu_intr_from_cpu_2","cpu_intr_from_cpu_3","cpu_per_conf","date","dmmu_page_mode","dmmu_table0","dmmu_table1","dmmu_table10","dmmu_table11","dmmu_table12","dmmu_table13","dmmu_table14","dmmu_table15","dmmu_table2","dmmu_table3","dmmu_table4","dmmu_table5","dmmu_table6","dmmu_table7","dmmu_table8","dmmu_table9","front_end_mem_pd","host_inf_sel","immu_page_mode","immu_table0","immu_table1","immu_table10","immu_table11","immu_table12","immu_table13","immu_table14","immu_table15","immu_table2","immu_table3","immu_table4","immu_table5","immu_table6","immu_table7","immu_table8","immu_table9","iram_dram_ahb_sel","mem_access_dbug0","mem_access_dbug1","mem_pd_mask","mmu_ia_int_en","mpu_ia_int_en","peri_clk_en","peri_rst_en","perip_clk_en","perip_rst_en","pro_bb_int_map","pro_boot_remap_ctrl","pro_bt_bb_int_map","pro_bt_bb_nmi_map","pro_bt_mac_int_map","pro_cache_ctrl","pro_cache_ctrl1","pro_cache_ia_int_map","pro_cache_lock_0_addr","pro_cache_lock_1_addr","pro_cache_lock_2_addr","pro_cache_lock_3_addr","pro_can_int_map","pro_cpu_intr_from_cpu_0_map","pro_cpu_intr_from_cpu_1_map","pro_cpu_intr_from_cpu_2_map","pro_cpu_intr_from_cpu_3_map","pro_cpu_record_ctrl","pro_cpu_record_pdebugdata","pro_cpu_record_pdebuginst","pro_cpu_record_pdebugls0addr","pro_cpu_record_pdebugls0data","pro_cpu_record_pdebugls0stat","pro_cpu_record_pdebugpc","pro_cpu_record_pdebugstatus","pro_cpu_record_pid","pro_cpu_record_status","pro_dcache_dbug0","pro_dcache_dbug1","pro_dcache_dbug2","pro_dcache_dbug3","pro_dcache_dbug4","pro_dcache_dbug5","pro_dcache_dbug6","pro_dcache_dbug7","pro_dcache_dbug8","pro_dcache_dbug9","pro_dport_apb_mask0","pro_dport_apb_mask1","pro_efuse_int_map","pro_emac_int_map","pro_gpio_interrupt_map","pro_gpio_interrupt_nmi_map","pro_i2c_ext0_intr_map","pro_i2c_ext1_intr_map","pro_i2s0_int_map","pro_i2s1_int_map","pro_intr_status_0","pro_intr_status_1","pro_intr_status_2","pro_intrusion_ctrl","pro_intrusion_status","pro_ledc_int_map","pro_mac_intr_map","pro_mac_nmi_map","pro_mmu_ia_int_map","pro_mpu_ia_int_map","pro_pcnt_intr_map","pro_pwm0_intr_map","pro_pwm1_intr_map","pro_pwm2_intr_map","pro_pwm3_intr_map","pro_rmt_intr_map","pro_rsa_intr_map","pro_rtc_core_intr_map","pro_rwble_irq_map","pro_rwble_nmi_map","pro_rwbt_irq_map","pro_rwbt_nmi_map","pro_sdio_host_interrupt_map","pro_slc0_intr_map","pro_slc1_intr_map","pro_spi1_dma_int_map","pro_spi2_dma_int_map","pro_spi3_dma_int_map","pro_spi_intr_0_map","pro_spi_intr_1_map","pro_spi_intr_2_map","pro_spi_intr_3_map","pro_tg1_lact_edge_int_map","pro_tg1_lact_level_int_map","pro_tg1_t0_edge_int_map","pro_tg1_t0_level_int_map","pro_tg1_t1_edge_int_map","pro_tg1_t1_level_int_map","pro_tg1_wdt_edge_int_map","pro_tg1_wdt_level_int_map","pro_tg_lact_edge_int_map","pro_tg_lact_level_int_map","pro_tg_t0_edge_int_map","pro_tg_t0_level_int_map","pro_tg_t1_edge_int_map","pro_tg_t1_level_int_map","pro_tg_wdt_edge_int_map","pro_tg_wdt_level_int_map","pro_timer_int1_map","pro_timer_int2_map","pro_tracemem_ena","pro_uart1_intr_map","pro_uart2_intr_map","pro_uart_intr_map","pro_uhci0_intr_map","pro_uhci1_intr_map","pro_vecbase_ctrl","pro_vecbase_set","pro_wdg_int_map","rom_fo_ctrl","rom_mpu_ena","rom_mpu_table0","rom_mpu_table1","rom_mpu_table2","rom_mpu_table3","rom_pd_ctrl","rsa_pd_ctrl","secure_boot_ctrl","shrom_mpu_table0","shrom_mpu_table1","shrom_mpu_table10","shrom_mpu_table11","shrom_mpu_table12","shrom_mpu_table13","shrom_mpu_table14","shrom_mpu_table15","shrom_mpu_table16","shrom_mpu_table17","shrom_mpu_table18","shrom_mpu_table19","shrom_mpu_table2","shrom_mpu_table20","shrom_mpu_table21","shrom_mpu_table22","shrom_mpu_table23","shrom_mpu_table3","shrom_mpu_table4","shrom_mpu_table5","shrom_mpu_table6","shrom_mpu_table7","shrom_mpu_table8","shrom_mpu_table9","slave_spi_config","spi_dma_chan_sel","sram_fo_ctrl_0","sram_fo_ctrl_1","sram_pd_ctrl_0","sram_pd_ctrl_1","tag_fo_ctrl","tracemem_mux_mode","wifi_bb_cfg","wifi_bb_cfg_2","wifi_clk_en"],"struct":["RegisterBlock"],"type":["ACCESS_CHECK","AHBLITE_MPU_TABLE_APB_CTRL","AHBLITE_MPU_TABLE_BB","AHBLITE_MPU_TABLE_BT","AHBLITE_MPU_TABLE_BTMAC","AHBLITE_MPU_TABLE_BT_BUFFER","AHBLITE_MPU_TABLE_CAN","AHBLITE_MPU_TABLE_EFUSE","AHBLITE_MPU_TABLE_EMAC","AHBLITE_MPU_TABLE_FE","AHBLITE_MPU_TABLE_FE2","AHBLITE_MPU_TABLE_GPIO","AHBLITE_MPU_TABLE_HINF","AHBLITE_MPU_TABLE_I2C","AHBLITE_MPU_TABLE_I2C_EXT0","AHBLITE_MPU_TABLE_I2C_EXT1","AHBLITE_MPU_TABLE_I2S0","AHBLITE_MPU_TABLE_I2S1","AHBLITE_MPU_TABLE_IO_MUX","AHBLITE_MPU_TABLE_LEDC","AHBLITE_MPU_TABLE_MISC","AHBLITE_MPU_TABLE_PCNT","AHBLITE_MPU_TABLE_PWM0","AHBLITE_MPU_TABLE_PWM1","AHBLITE_MPU_TABLE_PWM2","AHBLITE_MPU_TABLE_PWM3","AHBLITE_MPU_TABLE_PWR","AHBLITE_MPU_TABLE_RMT","AHBLITE_MPU_TABLE_RTC","AHBLITE_MPU_TABLE_RWBT","AHBLITE_MPU_TABLE_SDIO_HOST","AHBLITE_MPU_TABLE_SLC","AHBLITE_MPU_TABLE_SLCHOST","AHBLITE_MPU_TABLE_SPI0","AHBLITE_MPU_TABLE_SPI1","AHBLITE_MPU_TABLE_SPI2","AHBLITE_MPU_TABLE_SPI3","AHBLITE_MPU_TABLE_SPI_ENCRYPT","AHBLITE_MPU_TABLE_TIMER","AHBLITE_MPU_TABLE_TIMERGROUP","AHBLITE_MPU_TABLE_TIMERGROUP1","AHBLITE_MPU_TABLE_UART","AHBLITE_MPU_TABLE_UART1","AHBLITE_MPU_TABLE_UART2","AHBLITE_MPU_TABLE_UHCI0","AHBLITE_MPU_TABLE_UHCI1","AHBLITE_MPU_TABLE_WDG","AHBLITE_MPU_TABLE_WIFIMAC","AHB_LITE_MASK","AHB_MPU_TABLE_0","AHB_MPU_TABLE_1","APPCPU_CTRL_A","APPCPU_CTRL_B","APPCPU_CTRL_C","APPCPU_CTRL_D","APP_BB_INT_MAP","APP_BOOT_REMAP_CTRL","APP_BT_BB_INT_MAP","APP_BT_BB_NMI_MAP","APP_BT_MAC_INT_MAP","APP_CACHE_CTRL","APP_CACHE_CTRL1","APP_CACHE_IA_INT_MAP","APP_CACHE_LOCK_0_ADDR","APP_CACHE_LOCK_1_ADDR","APP_CACHE_LOCK_2_ADDR","APP_CACHE_LOCK_3_ADDR","APP_CAN_INT_MAP","APP_CPU_INTR_FROM_CPU_0_MAP","APP_CPU_INTR_FROM_CPU_1_MAP","APP_CPU_INTR_FROM_CPU_2_MAP","APP_CPU_INTR_FROM_CPU_3_MAP","APP_CPU_RECORD_CTRL","APP_CPU_RECORD_PDEBUGDATA","APP_CPU_RECORD_PDEBUGINST","APP_CPU_RECORD_PDEBUGLS0ADDR","APP_CPU_RECORD_PDEBUGLS0DATA","APP_CPU_RECORD_PDEBUGLS0STAT","APP_CPU_RECORD_PDEBUGPC","APP_CPU_RECORD_PDEBUGSTATUS","APP_CPU_RECORD_PID","APP_CPU_RECORD_STATUS","APP_DCACHE_DBUG0","APP_DCACHE_DBUG1","APP_DCACHE_DBUG2","APP_DCACHE_DBUG3","APP_DCACHE_DBUG4","APP_DCACHE_DBUG5","APP_DCACHE_DBUG6","APP_DCACHE_DBUG7","APP_DCACHE_DBUG8","APP_DCACHE_DBUG9","APP_DPORT_APB_MASK0","APP_DPORT_APB_MASK1","APP_EFUSE_INT_MAP","APP_EMAC_INT_MAP","APP_GPIO_INTERRUPT_MAP","APP_GPIO_INTERRUPT_NMI_MAP","APP_I2C_EXT0_INTR_MAP","APP_I2C_EXT1_INTR_MAP","APP_I2S0_INT_MAP","APP_I2S1_INT_MAP","APP_INTRUSION_CTRL","APP_INTRUSION_STATUS","APP_INTR_STATUS_0","APP_INTR_STATUS_1","APP_INTR_STATUS_2","APP_LEDC_INT_MAP","APP_MAC_INTR_MAP","APP_MAC_NMI_MAP","APP_MMU_IA_INT_MAP","APP_MPU_IA_INT_MAP","APP_PCNT_INTR_MAP","APP_PWM0_INTR_MAP","APP_PWM1_INTR_MAP","APP_PWM2_INTR_MAP","APP_PWM3_INTR_MAP","APP_RMT_INTR_MAP","APP_RSA_INTR_MAP","APP_RTC_CORE_INTR_MAP","APP_RWBLE_IRQ_MAP","APP_RWBLE_NMI_MAP","APP_RWBT_IRQ_MAP","APP_RWBT_NMI_MAP","APP_SDIO_HOST_INTERRUPT_MAP","APP_SLC0_INTR_MAP","APP_SLC1_INTR_MAP","APP_SPI1_DMA_INT_MAP","APP_SPI2_DMA_INT_MAP","APP_SPI3_DMA_INT_MAP","APP_SPI_INTR_0_MAP","APP_SPI_INTR_1_MAP","APP_SPI_INTR_2_MAP","APP_SPI_INTR_3_MAP","APP_TG1_LACT_EDGE_INT_MAP","APP_TG1_LACT_LEVEL_INT_MAP","APP_TG1_T0_EDGE_INT_MAP","APP_TG1_T0_LEVEL_INT_MAP","APP_TG1_T1_EDGE_INT_MAP","APP_TG1_T1_LEVEL_INT_MAP","APP_TG1_WDT_EDGE_INT_MAP","APP_TG1_WDT_LEVEL_INT_MAP","APP_TG_LACT_EDGE_INT_MAP","APP_TG_LACT_LEVEL_INT_MAP","APP_TG_T0_EDGE_INT_MAP","APP_TG_T0_LEVEL_INT_MAP","APP_TG_T1_EDGE_INT_MAP","APP_TG_T1_LEVEL_INT_MAP","APP_TG_WDT_EDGE_INT_MAP","APP_TG_WDT_LEVEL_INT_MAP","APP_TIMER_INT1_MAP","APP_TIMER_INT2_MAP","APP_TRACEMEM_ENA","APP_UART1_INTR_MAP","APP_UART2_INTR_MAP","APP_UART_INTR_MAP","APP_UHCI0_INTR_MAP","APP_UHCI1_INTR_MAP","APP_VECBASE_CTRL","APP_VECBASE_SET","APP_WDG_INT_MAP","BT_LPCK_DIV_FRAC","BT_LPCK_DIV_INT","CACHE_IA_INT_EN","CACHE_MUX_MODE","CORE_RST_EN","CPU_INTR_FROM_CPU_0","CPU_INTR_FROM_CPU_1","CPU_INTR_FROM_CPU_2","CPU_INTR_FROM_CPU_3","CPU_PER_CONF","DATE","DMMU_PAGE_MODE","DMMU_TABLE0","DMMU_TABLE1","DMMU_TABLE10","DMMU_TABLE11","DMMU_TABLE12","DMMU_TABLE13","DMMU_TABLE14","DMMU_TABLE15","DMMU_TABLE2","DMMU_TABLE3","DMMU_TABLE4","DMMU_TABLE5","DMMU_TABLE6","DMMU_TABLE7","DMMU_TABLE8","DMMU_TABLE9","FRONT_END_MEM_PD","HOST_INF_SEL","IMMU_PAGE_MODE","IMMU_TABLE0","IMMU_TABLE1","IMMU_TABLE10","IMMU_TABLE11","IMMU_TABLE12","IMMU_TABLE13","IMMU_TABLE14","IMMU_TABLE15","IMMU_TABLE2","IMMU_TABLE3","IMMU_TABLE4","IMMU_TABLE5","IMMU_TABLE6","IMMU_TABLE7","IMMU_TABLE8","IMMU_TABLE9","IRAM_DRAM_AHB_SEL","MEM_ACCESS_DBUG0","MEM_ACCESS_DBUG1","MEM_PD_MASK","MMU_IA_INT_EN","MPU_IA_INT_EN","PERIP_CLK_EN","PERIP_RST_EN","PERI_CLK_EN","PERI_RST_EN","PRO_BB_INT_MAP","PRO_BOOT_REMAP_CTRL","PRO_BT_BB_INT_MAP","PRO_BT_BB_NMI_MAP","PRO_BT_MAC_INT_MAP","PRO_CACHE_CTRL","PRO_CACHE_CTRL1","PRO_CACHE_IA_INT_MAP","PRO_CACHE_LOCK_0_ADDR","PRO_CACHE_LOCK_1_ADDR","PRO_CACHE_LOCK_2_ADDR","PRO_CACHE_LOCK_3_ADDR","PRO_CAN_INT_MAP","PRO_CPU_INTR_FROM_CPU_0_MAP","PRO_CPU_INTR_FROM_CPU_1_MAP","PRO_CPU_INTR_FROM_CPU_2_MAP","PRO_CPU_INTR_FROM_CPU_3_MAP","PRO_CPU_RECORD_CTRL","PRO_CPU_RECORD_PDEBUGDATA","PRO_CPU_RECORD_PDEBUGINST","PRO_CPU_RECORD_PDEBUGLS0ADDR","PRO_CPU_RECORD_PDEBUGLS0DATA","PRO_CPU_RECORD_PDEBUGLS0STAT","PRO_CPU_RECORD_PDEBUGPC","PRO_CPU_RECORD_PDEBUGSTATUS","PRO_CPU_RECORD_PID","PRO_CPU_RECORD_STATUS","PRO_DCACHE_DBUG0","PRO_DCACHE_DBUG1","PRO_DCACHE_DBUG2","PRO_DCACHE_DBUG3","PRO_DCACHE_DBUG4","PRO_DCACHE_DBUG5","PRO_DCACHE_DBUG6","PRO_DCACHE_DBUG7","PRO_DCACHE_DBUG8","PRO_DCACHE_DBUG9","PRO_DPORT_APB_MASK0","PRO_DPORT_APB_MASK1","PRO_EFUSE_INT_MAP","PRO_EMAC_INT_MAP","PRO_GPIO_INTERRUPT_MAP","PRO_GPIO_INTERRUPT_NMI_MAP","PRO_I2C_EXT0_INTR_MAP","PRO_I2C_EXT1_INTR_MAP","PRO_I2S0_INT_MAP","PRO_I2S1_INT_MAP","PRO_INTRUSION_CTRL","PRO_INTRUSION_STATUS","PRO_INTR_STATUS_0","PRO_INTR_STATUS_1","PRO_INTR_STATUS_2","PRO_LEDC_INT_MAP","PRO_MAC_INTR_MAP","PRO_MAC_NMI_MAP","PRO_MMU_IA_INT_MAP","PRO_MPU_IA_INT_MAP","PRO_PCNT_INTR_MAP","PRO_PWM0_INTR_MAP","PRO_PWM1_INTR_MAP","PRO_PWM2_INTR_MAP","PRO_PWM3_INTR_MAP","PRO_RMT_INTR_MAP","PRO_RSA_INTR_MAP","PRO_RTC_CORE_INTR_MAP","PRO_RWBLE_IRQ_MAP","PRO_RWBLE_NMI_MAP","PRO_RWBT_IRQ_MAP","PRO_RWBT_NMI_MAP","PRO_SDIO_HOST_INTERRUPT_MAP","PRO_SLC0_INTR_MAP","PRO_SLC1_INTR_MAP","PRO_SPI1_DMA_INT_MAP","PRO_SPI2_DMA_INT_MAP","PRO_SPI3_DMA_INT_MAP","PRO_SPI_INTR_0_MAP","PRO_SPI_INTR_1_MAP","PRO_SPI_INTR_2_MAP","PRO_SPI_INTR_3_MAP","PRO_TG1_LACT_EDGE_INT_MAP","PRO_TG1_LACT_LEVEL_INT_MAP","PRO_TG1_T0_EDGE_INT_MAP","PRO_TG1_T0_LEVEL_INT_MAP","PRO_TG1_T1_EDGE_INT_MAP","PRO_TG1_T1_LEVEL_INT_MAP","PRO_TG1_WDT_EDGE_INT_MAP","PRO_TG1_WDT_LEVEL_INT_MAP","PRO_TG_LACT_EDGE_INT_MAP","PRO_TG_LACT_LEVEL_INT_MAP","PRO_TG_T0_EDGE_INT_MAP","PRO_TG_T0_LEVEL_INT_MAP","PRO_TG_T1_EDGE_INT_MAP","PRO_TG_T1_LEVEL_INT_MAP","PRO_TG_WDT_EDGE_INT_MAP","PRO_TG_WDT_LEVEL_INT_MAP","PRO_TIMER_INT1_MAP","PRO_TIMER_INT2_MAP","PRO_TRACEMEM_ENA","PRO_UART1_INTR_MAP","PRO_UART2_INTR_MAP","PRO_UART_INTR_MAP","PRO_UHCI0_INTR_MAP","PRO_UHCI1_INTR_MAP","PRO_VECBASE_CTRL","PRO_VECBASE_SET","PRO_WDG_INT_MAP","ROM_FO_CTRL","ROM_MPU_ENA","ROM_MPU_TABLE0","ROM_MPU_TABLE1","ROM_MPU_TABLE2","ROM_MPU_TABLE3","ROM_PD_CTRL","RSA_PD_CTRL","SECURE_BOOT_CTRL","SHROM_MPU_TABLE0","SHROM_MPU_TABLE1","SHROM_MPU_TABLE10","SHROM_MPU_TABLE11","SHROM_MPU_TABLE12","SHROM_MPU_TABLE13","SHROM_MPU_TABLE14","SHROM_MPU_TABLE15","SHROM_MPU_TABLE16","SHROM_MPU_TABLE17","SHROM_MPU_TABLE18","SHROM_MPU_TABLE19","SHROM_MPU_TABLE2","SHROM_MPU_TABLE20","SHROM_MPU_TABLE21","SHROM_MPU_TABLE22","SHROM_MPU_TABLE23","SHROM_MPU_TABLE3","SHROM_MPU_TABLE4","SHROM_MPU_TABLE5","SHROM_MPU_TABLE6","SHROM_MPU_TABLE7","SHROM_MPU_TABLE8","SHROM_MPU_TABLE9","SLAVE_SPI_CONFIG","SPI_DMA_CHAN_SEL","SRAM_FO_CTRL_0","SRAM_FO_CTRL_1","SRAM_PD_CTRL_0","SRAM_PD_CTRL_1","TAG_FO_CTRL","TRACEMEM_MUX_MODE","WIFI_BB_CFG","WIFI_BB_CFG_2","WIFI_CLK_EN"]};