{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590698382344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590698382349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 28 22:39:42 2020 " "Processing started: Thu May 28 22:39:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590698382349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590698382349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rom -c rom " "Command: quartus_map --read_settings_files=on --write_settings_files=off rom -c rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590698382349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590698382648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590698382649 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processeur.vhd 2 1 " "Using design file processeur.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processeur-arch " "Found design unit 1: Processeur-arch" {  } { { "processeur.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388384 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processeur " "Found entity 1: Processeur" {  } { { "processeur.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388384 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590698388384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processeur " "Elaborating entity \"processeur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590698388387 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ad_Rom processeur.vhd(115) " "Verilog HDL or VHDL warning at processeur.vhd(115): object \"int_ad_Rom\" assigned a value but never read" {  } { { "processeur.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590698388388 "|processeur"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ir_3_0 processeur.vhd(115) " "Verilog HDL or VHDL warning at processeur.vhd(115): object \"int_ir_3_0\" assigned a value but never read" {  } { { "processeur.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590698388388 "|processeur"}
{ "Warning" "WSGN_SEARCH_FILE" "compteur_modulo.vhd 2 1 " "Using design file compteur_modulo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur_modulo-behavior " "Found design unit 1: compteur_modulo-behavior" {  } { { "compteur_modulo.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/compteur_modulo.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388395 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur_modulo " "Found entity 1: compteur_modulo" {  } { { "compteur_modulo.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/compteur_modulo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388395 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590698388395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur_modulo compteur_modulo:compteur_binaire " "Elaborating entity \"compteur_modulo\" for hierarchy \"compteur_modulo:compteur_binaire\"" {  } { { "processeur.vhd" "compteur_binaire" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388395 ""}
{ "Warning" "WSGN_SEARCH_FILE" "single_port_rom.vhd 2 1 " "Using design file single_port_rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_rom-rtl " "Found design unit 1: single_port_rom-rtl" {  } { { "single_port_rom.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_rom.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388404 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388404 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590698388404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom single_port_rom:romData " "Elaborating entity \"single_port_rom\" for hierarchy \"single_port_rom:romData\"" {  } { { "processeur.vhd" "romData" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexeurnbits.vhd 2 1 " "Using design file multiplexeurnbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiplexeurNbits-ArchIf " "Found design unit 1: MultiplexeurNbits-ArchIf" {  } { { "multiplexeurnbits.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/multiplexeurnbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388411 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiplexeurNbits " "Found entity 1: MultiplexeurNbits" {  } { { "multiplexeurnbits.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/multiplexeurnbits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388411 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590698388411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplexeurNbits MultiplexeurNbits:multiRomRam " "Elaborating entity \"MultiplexeurNbits\" for hierarchy \"MultiplexeurNbits:multiRomRam\"" {  } { { "processeur.vhd" "multiRomRam" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388411 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu4bitwith3bitop.vhd 2 1 " "Using design file alu4bitwith3bitop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu4bitWith3bitOp-arch " "Found design unit 1: alu4bitWith3bitOp-arch" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388418 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu4bitWith3bitOp " "Found entity 1: alu4bitWith3bitOp" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590698388418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu4bitWith3bitOp alu4bitWith3bitOp:Alui " "Elaborating entity \"alu4bitWith3bitOp\" for hierarchy \"alu4bitWith3bitOp:Alui\"" {  } { { "processeur.vhd" "Alui" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388419 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_alu alu4bitwith3bitop.vhd(21) " "VHDL Process Statement warning at alu4bitwith3bitop.vhd(21): signal \"en_alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590698388419 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operator alu4bitwith3bitop.vhd(23) " "VHDL Process Statement warning at alu4bitwith3bitop.vhd(23): signal \"operator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590698388419 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1 alu4bitwith3bitop.vhd(25) " "VHDL Process Statement warning at alu4bitwith3bitop.vhd(25): signal \"op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590698388419 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1 alu4bitwith3bitop.vhd(28) " "VHDL Process Statement warning at alu4bitwith3bitop.vhd(28): signal \"op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590698388419 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 alu4bitwith3bitop.vhd(28) " "VHDL Process Statement warning at alu4bitwith3bitop.vhd(28): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590698388420 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1 alu4bitwith3bitop.vhd(31) " "VHDL Process Statement warning at alu4bitwith3bitop.vhd(31): signal \"op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590698388420 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 alu4bitwith3bitop.vhd(31) " "VHDL Process Statement warning at alu4bitwith3bitop.vhd(31): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590698388420 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op1 alu4bitwith3bitop.vhd(34) " "VHDL Process Statement warning at alu4bitwith3bitop.vhd(34): signal \"op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590698388420 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 alu4bitwith3bitop.vhd(34) " "VHDL Process Statement warning at alu4bitwith3bitop.vhd(34): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1590698388420 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z alu4bitwith3bitop.vhd(19) " "VHDL Process Statement warning at alu4bitwith3bitop.vhd(19): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1590698388420 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res alu4bitwith3bitop.vhd(19) " "VHDL Process Statement warning at alu4bitwith3bitop.vhd(19): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1590698388420 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] alu4bitwith3bitop.vhd(19) " "Inferred latch for \"res\[0\]\" at alu4bitwith3bitop.vhd(19)" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590698388420 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] alu4bitwith3bitop.vhd(19) " "Inferred latch for \"res\[1\]\" at alu4bitwith3bitop.vhd(19)" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590698388420 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] alu4bitwith3bitop.vhd(19) " "Inferred latch for \"res\[2\]\" at alu4bitwith3bitop.vhd(19)" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590698388420 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] alu4bitwith3bitop.vhd(19) " "Inferred latch for \"res\[3\]\" at alu4bitwith3bitop.vhd(19)" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590698388420 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] alu4bitwith3bitop.vhd(19) " "Inferred latch for \"res\[4\]\" at alu4bitwith3bitop.vhd(19)" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590698388420 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z alu4bitwith3bitop.vhd(19) " "Inferred latch for \"z\" at alu4bitwith3bitop.vhd(19)" {  } { { "alu4bitwith3bitop.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/alu4bitwith3bitop.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590698388420 "|processeur|alu4bitWith3bitOp:Alui"}
{ "Warning" "WSGN_SEARCH_FILE" "registre.vhd 2 1 " "Using design file registre.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre-arch " "Found design unit 1: registre-arch" {  } { { "registre.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/registre.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388427 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre " "Found entity 1: registre" {  } { { "registre.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/registre.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388427 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590698388427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registre Registre:regC " "Elaborating entity \"Registre\" for hierarchy \"Registre:regC\"" {  } { { "processeur.vhd" "regC" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388427 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bascule.vhd 2 1 " "Using design file bascule.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bascule-arch " "Found design unit 1: Bascule-arch" {  } { { "bascule.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/bascule.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388435 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bascule " "Found entity 1: Bascule" {  } { { "bascule.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/bascule.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388435 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590698388435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascule Registre:regC\|bascule:\\gen:0:u " "Elaborating entity \"bascule\" for hierarchy \"Registre:regC\|bascule:\\gen:0:u\"" {  } { { "registre.vhd" "\\gen:0:u" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/registre.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registre Registre:regACCU " "Elaborating entity \"Registre\" for hierarchy \"Registre:regACCU\"" {  } { { "processeur.vhd" "regACCU" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388436 ""}
{ "Warning" "WSGN_SEARCH_FILE" "single_port_ram.vhd 2 1 " "Using design file single_port_ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "single_port_ram.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_ram.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388443 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/single_port_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388443 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590698388443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram single_port_ram:RamData " "Elaborating entity \"single_port_ram\" for hierarchy \"single_port_ram:RamData\"" {  } { { "processeur.vhd" "RamData" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registre2_4bits.vhd 2 1 " "Using design file registre2_4bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre2_4bits-arch " "Found design unit 1: registre2_4bits-arch" {  } { { "registre2_4bits.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/registre2_4bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388450 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre2_4bits " "Found entity 1: registre2_4bits" {  } { { "registre2_4bits.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/registre2_4bits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388450 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590698388450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre2_4bits registre2_4bits:registreInst " "Elaborating entity \"registre2_4bits\" for hierarchy \"registre2_4bits:registreInst\"" {  } { { "processeur.vhd" "registreInst" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388451 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodeurinstruction.vhd 2 1 " "Using design file decodeurinstruction.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeurInstruction-arch " "Found design unit 1: DecodeurInstruction-arch" {  } { { "decodeurinstruction.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/decodeurinstruction.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388460 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeurInstruction " "Found entity 1: DecodeurInstruction" {  } { { "decodeurinstruction.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/decodeurinstruction.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388460 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590698388460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeurInstruction DecodeurInstruction:decodeur " "Elaborating entity \"DecodeurInstruction\" for hierarchy \"DecodeurInstruction:decodeur\"" {  } { { "processeur.vhd" "decodeur" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodeurinstructionstatelogic.vhd 2 1 " "Using design file decodeurinstructionstatelogic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeurInstructionStateLogic-arch " "Found design unit 1: DecodeurInstructionStateLogic-arch" {  } { { "decodeurinstructionstatelogic.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/decodeurinstructionstatelogic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388468 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeurInstructionStateLogic " "Found entity 1: DecodeurInstructionStateLogic" {  } { { "decodeurinstructionstatelogic.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/decodeurinstructionstatelogic.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388468 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590698388468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeurInstructionStateLogic DecodeurInstruction:decodeur\|DecodeurInstructionStateLogic:stateLogic " "Elaborating entity \"DecodeurInstructionStateLogic\" for hierarchy \"DecodeurInstruction:decodeur\|DecodeurInstructionStateLogic:stateLogic\"" {  } { { "decodeurinstruction.vhd" "stateLogic" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/decodeurinstruction.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388468 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodeurinstructionoutputlogic.vhd 2 1 " "Using design file decodeurinstructionoutputlogic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeurInstructionOutputLogic-arch " "Found design unit 1: DecodeurInstructionOutputLogic-arch" {  } { { "decodeurinstructionoutputlogic.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/decodeurinstructionoutputlogic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388490 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeurInstructionOutputLogic " "Found entity 1: DecodeurInstructionOutputLogic" {  } { { "decodeurinstructionoutputlogic.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/decodeurinstructionoutputlogic.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590698388490 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590698388490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeurInstructionOutputLogic DecodeurInstruction:decodeur\|DecodeurInstructionOutputLogic:outputLogic " "Elaborating entity \"DecodeurInstructionOutputLogic\" for hierarchy \"DecodeurInstruction:decodeur\|DecodeurInstructionOutputLogic:outputLogic\"" {  } { { "decodeurinstruction.vhd" "outputLogic" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/decodeurinstruction.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registre DecodeurInstruction:decodeur\|Registre:stateReg " "Elaborating entity \"Registre\" for hierarchy \"DecodeurInstruction:decodeur\|Registre:stateReg\"" {  } { { "decodeurinstruction.vhd" "stateReg" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/decodeurinstruction.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388492 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1590698388753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590698388901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590698388901 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "processeur.vhd" "" { Text "C:/Users/Knacki/telecom/2A/S4/SCIN/dm rom/processeur.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590698388945 "|Processeur|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590698388945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590698388945 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590698388945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590698388945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590698388978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 28 22:39:48 2020 " "Processing ended: Thu May 28 22:39:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590698388978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590698388978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590698388978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590698388978 ""}
