INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab03/lab031/lab031.srcs/sources_1/new/lab031.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab031
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab03/lab031/lab031.srcs/sim_1/new/lab031_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab031_t
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jack/NTHU/2018_spring/LD exp/Lab03/lab031/lab031.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
