<!--  IBM_PROLOG_BEGIN_TAG
     This is an automatically generated prolog.
   
     $Source: src/usr/targeting/xmltohb/target_types.xml $
   
     IBM CONFIDENTIAL
   
     COPYRIGHT International Business Machines Corp. 2011
   
     p1
   
     Object Code Only (OCO) source materials
     Licensed Internal Code Source Materials
     IBM HostBoot Licensed Internal Code
   
     The source code for this program is not published or other-
     wise divested of its trade secrets, irrespective of what has
     been deposited with the U.S. Copyright Office.
   
     Origin: 30
   
     IBM_PROLOG_END -->

<attributes>

<!-- =====================================================================
     HOST BOOT TARGETS 
     Contains the definition of the different types of targets
     ================================================================= -->

<targetType>
    <id>base</id>
    <attribute><id>CLASS</id></attribute>
    <attribute><id>TYPE</id></attribute>
    <attribute><id>MODEL</id></attribute>
    <attribute><id>PHYS_PATH</id></attribute>
    <attribute><id>AFFINITY_PATH</id></attribute>
    <attribute>
        <id>PRIMARY_CAPABILITIES</id>
    </attribute>
    <attribute><id>HWAS_STATE</id></attribute>
    <attribute>
        <id>DECONFIG_GARDABLE</id>
        <default>0</default>
    </attribute>
</targetType>

<targetType>
    <id>sys-sys-power8</id>
    <parent>base</parent>
    <attribute><id>CLASS</id><default>SYS</default></attribute>
    <attribute><id>TYPE</id><default>SYS</default></attribute>
    <attribute><id>MODEL</id><default>POWER8</default></attribute>  
    <attribute><id>SCRATCH_UINT8_1</id></attribute>
    <attribute><id>SCRATCH_UINT8_2</id></attribute>
    <attribute><id>SCRATCH_UINT32_1</id></attribute>
    <attribute><id>SCRATCH_UINT32_2</id></attribute>
    <attribute><id>SCRATCH_UINT64_1</id></attribute>
    <attribute><id>SCRATCH_UINT64_2</id></attribute>
    <attribute><id>SCRATCH_UINT8_ARRAY_1</id></attribute>
    <attribute><id>SCRATCH_UINT8_ARRAY_2</id></attribute>
    <attribute><id>SCRATCH_UINT32_ARRAY_1</id></attribute>
    <attribute><id>SCRATCH_UINT32_ARRAY_2</id></attribute>
    <attribute><id>SCRATCH_UINT64_ARRAY_1</id></attribute>
    <attribute><id>SCRATCH_UINT64_ARRAY_2</id></attribute>
    <attribute><id>NUMERIC_POD_TYPE_TEST</id></attribute>
    <attribute><id>HB_MUTEX_TEST_LOCK</id></attribute>
    <attribute><id>DUMMY_RW</id></attribute>
    <attribute>
        <id>XSCOM_BASE_ADDRESS</id>
    </attribute>
    <attribute>
        <id>PHYS_PATH</id>
        <default>physical:sys-0</default>
    </attribute>
    <attribute>
        <id>AFFINITY_PATH</id>
        <default>affinity:sys-0</default>
    </attribute>   
    <attribute>
        <id>VPO_MODE</id>
        <default>0</default>
    </attribute> 
    <attribute>
        <id>ISTEP_MODE</id>
    </attribute>    
</targetType>

<targetType>
    <id>chip</id>
    <parent>base</parent>
    <attribute>
        <id>CLASS</id>
        <default>CHIP</default>
    </attribute>
    <attribute>
        <id>FSI_MASTER_CHIP</id>
        <!-- Default to a non-sensical value -->
        <default>physical:na-0</default>
    </attribute>
    <attribute>
        <id>FSI_MASTER_TYPE</id>
    </attribute>
    <attribute>
        <id>FSI_MASTER_PORT</id>
    </attribute>
    <attribute>
        <id>FSI_SLAVE_CASCADE</id>
    </attribute>
    <attribute>
        <id>FSI_OPTION_FLAGS</id>
    </attribute>
    <attribute>
        <id>DECONFIG_GARDABLE</id>
        <default>1</default>
    </attribute>
</targetType>

<targetType>
    <id>chip-processor</id>
    <parent>chip</parent>
    <attribute>
        <id>TYPE</id>
        <default>PROC</default>
    </attribute>
    <attribute>
        <id>PRIMARY_CAPABILITIES</id>
        <default>
            <field><id>supportsFsiScom</id><value>1</value></field>
            <field><id>supportsXscom</id><value>1</value></field>
            <field><id>supportsInbandScom</id><value>0</value></field>
            <field><id>reserved</id><value>0</value></field>
        </default>
    </attribute>
    <attribute>
        <id>SCOM_SWITCHES</id>
    </attribute>
</targetType>

<targetType>
    <id>chip-processor-power8</id>
    <parent>chip-processor</parent>
    <attribute>
        <id>XSCOM_CHIP_INFO</id>
    </attribute>
    <attribute><id>DUMMY_RW</id></attribute>
    <attribute><id>DUMMY_HEAP_ZERO_DEFAULT</id></attribute>
</targetType>

<targetType>
    <id>chip-processor-salerno</id>
    <parent>chip-processor-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>SALERNO</default>
    </attribute>
    <!-- Defaulting this info to the one Simics Dummy device that we have -->
    <attribute>
        <id>EEPROM_ADDR_INFO0</id>
        <default>
            <field><id>i2cMasterPath</id><value>physical:sys-0</value></field>
            <field><id>port</id><value>0</value></field>
            <field><id>devAddr</id><value>0x50</value></field>
            <field><id>engine</id><value>0</value></field>
        </default>
    </attribute>
    <!-- Defaulting this info to the one Simics Dummy device that we have -->
    <attribute>
        <id>EEPROM_ADDR_INFO1</id>
        <default>
            <field><id>i2cMasterPath</id><value>physical:sys-0</value></field>
            <field><id>port</id><value>0</value></field>
            <field><id>devAddr</id><value>0x50</value></field>
            <field><id>engine</id><value>0</value></field>
        </default>
    </attribute>
 </targetType>

<targetType>
    <id>chip-processor-venice</id>
    <parent>chip-processor-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>VENICE</default>
    </attribute>
    <attribute><id>DUMMY_RW</id></attribute>
    <attribute><id>DUMMY_HEAP_ZERO_DEFAULT</id></attribute>
    <!-- Defaulting this info to the one Simics Dummy device that we have -->
    <attribute>
        <id>EEPROM_ADDR_INFO0</id>
        <default>
            <field><id>i2cMasterPath</id><value>physical:sys-0</value></field>
            <field><id>port</id><value>0</value></field>
            <field><id>devAddr</id><value>0x50</value></field>
            <field><id>engine</id><value>0</value></field>
        </default>
    </attribute>
    <!-- Defaulting this info to the one Simics Dummy device that we have -->
    <attribute>
        <id>EEPROM_ADDR_INFO1</id>
        <default>
            <field><id>i2cMasterPath</id><value>physical:sys-0</value></field>
            <field><id>port</id><value>0</value></field>
            <field><id>devAddr</id><value>0x50</value></field>
            <field><id>engine</id><value>0</value></field>
        </default>
    </attribute>
</targetType>

<targetType>
    <id>unit</id>
    <parent>base</parent>
    <attribute>
        <id>CLASS</id>
        <default>UNIT</default>
    </attribute>
    <attribute>
        <id>PRIMARY_CAPABILITIES</id>
        <default>
            <field><id>supportsFsiScom</id><value>1</value></field>
            <field><id>supportsXscom</id><value>1</value></field>
            <field><id>supportsInbandScom</id><value>0</value></field>
            <field><id>reserved</id><value>0</value></field>
        </default>
    </attribute>
    <attribute>
        <id>DECONFIG_GARDABLE</id>
        <default>1</default>
    </attribute>
</targetType>

<targetType>
    <id>unit-ex-power8</id>
    <parent>unit</parent>
    <attribute>
        <id>TYPE</id>
        <default>EX</default>
    </attribute>
</targetType>

<targetType>
    <id>unit-ex-salerno</id>
    <parent>unit-ex-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>SALERNO</default>
    </attribute>    
</targetType>

<targetType>
    <id>unit-ex-venice</id>
    <parent>unit-ex-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>VENICE</default>
    </attribute>    
</targetType>

<targetType>
    <id>unit-core-power8</id>
    <parent>unit</parent>
    <attribute>
        <id>TYPE</id>
        <default>CORE</default>
    </attribute>
</targetType>

<targetType>
    <id>unit-core-salerno</id>
    <parent>unit-core-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>SALERNO</default>
    </attribute>    
</targetType>

<targetType>
    <id>unit-core-venice</id>
    <parent>unit-core-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>VENICE</default>
    </attribute>    
</targetType>

<targetType>
    <id>unit-pervasive-power8</id>
    <parent>unit</parent>
    <attribute>
        <id>TYPE</id>
        <default>PERVASIVE</default>
    </attribute>
</targetType>

<targetType>
    <id>unit-pervasive-salerno</id>
    <parent>unit-pervasive-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>SALERNO</default>
    </attribute>    
</targetType>

<targetType>
    <id>unit-pervasive-venice</id>
    <parent>unit-pervasive-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>VENICE</default>
    </attribute>    
</targetType>

<targetType>
    <id>unit-pci-power8</id>
    <parent>unit</parent>
    <attribute>
        <id>TYPE</id>
        <default>PCI</default>
    </attribute>
</targetType>

<targetType>
    <id>unit-pci-salerno</id>
    <parent>unit-pci-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>SALERNO</default>
    </attribute>    
</targetType>

<targetType>
    <id>unit-pci-venice</id>
    <parent>unit-pci-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>VENICE</default>
    </attribute>    
</targetType>

<targetType>
    <id>unit-powerbus-power8</id>
    <parent>unit</parent>
    <attribute>
        <id>TYPE</id>
        <default>POWERBUS</default>
    </attribute>
</targetType>

<targetType>
    <id>unit-powerbus-salerno</id>
    <parent>unit-powerbus-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>SALERNO</default>
    </attribute>    
</targetType>

<targetType>
    <id>unit-powerbus-venice</id>
    <parent>unit-powerbus-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>VENICE</default>
    </attribute>    
</targetType>

<targetType>
    <id>enc-node-power8</id>
    <parent>base</parent>
    <attribute>
        <id>CLASS</id>
        <default>ENC</default>
    </attribute>
    <attribute>
        <id>TYPE</id>
        <default>NODE</default>
    </attribute>
    <attribute>
        <id>MODEL</id>
        <default>POWER8</default>
    </attribute>    
</targetType>

<!-- Hybrid targets -->

<targetType>
    <id>unit-memport-power8</id>
    <parent>unit</parent>
    <attribute>
        <id>TYPE</id>
        <default>MEM_PORT</default>
    </attribute>
</targetType>

<targetType>
    <id>unit-mbs-power8</id>
    <parent>unit</parent>
    <attribute>
        <id>TYPE</id>
        <default>MBS</default>
    </attribute>
</targetType>

<targetType>
    <id>unit-mba-power8</id>
    <parent>unit</parent>
    <attribute>
        <id>TYPE</id>
        <default>MBA</default>
    </attribute>
    <attribute><id>MSS_EFF_PRIMARY_RANK</id></attribute>   
</targetType>

<targetType>
    <id>unit-mcs-power8</id> 
    <parent>unit</parent>
    <attribute>
        <id>TYPE</id>
        <default>MCS</default>
    </attribute>
</targetType>

<targetType>
    <id>unit-mcs-venice</id> 
    <parent>unit-mcs-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>VENICE</default> 
    </attribute>
</targetType>

<targetType>
    <id>unit-mcs-salerno</id> 
    <parent>unit-mcs-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>SALERNO</default> 
    </attribute>
</targetType>

<!-- Processor target types -->

<targetType>
    <id>unit-mba-venice</id>
    <parent>unit-mba-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>VENICE</default>
    </attribute>  
</targetType>

<targetType>
    <id>unit-mba-salerno</id>
    <parent>unit-mba-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>SALERNO</default>
    </attribute>  
</targetType>

<targetType>
    <id>unit-mbs-venice</id>
    <parent>unit-mbs-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>VENICE</default>
    </attribute>
</targetType>

<targetType>
    <id>unit-mbs-salerno</id>
    <parent>unit-mbs-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>SALERNO</default>
    </attribute>
</targetType>

<targetType>
    <id>unit-memport-salerno</id> 
    <parent>unit-memport-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>SALERNO</default> 
    </attribute>    
</targetType>    

<targetType>
    <id>unit-memport-venice</id> 
    <parent>unit-memport-power8</parent>
    <attribute>
        <id>MODEL</id>
        <default>VENICE</default> 
    </attribute>    
</targetType>   

<!-- Memory Buffer Target Types -->

<!-- Centaur chip/DMI -->

<targetType>
    <id>chip-membuf-centaur</id>
    <parent>chip</parent>
    <attribute>
        <id>TYPE</id>
        <default>MEMBUF</default>
    </attribute>
    <attribute>
        <id>MODEL</id>
        <default>CENTAUR</default>
    </attribute>
    <attribute>
        <id>PRIMARY_CAPABILITIES</id>
        <default>
            <field><id>supportsFsiScom</id><value>1</value></field>
            <field><id>supportsXscom</id><value>0</value></field>
            <field><id>supportsInbandScom</id><value>1</value></field>
            <field><id>reserved</id><value>0</value></field>
        </default>
    </attribute>
    <attribute>
        <id>SCOM_SWITCHES</id>
        <default>
            <field><id>useFsiScom</id><value>1</value></field>
            <field><id>useXscom</id><value>0</value></field>
            <field><id>useInbandScom</id><value>0</value></field>
            <field><id>reserved</id><value>0</value></field>
        </default>
    </attribute>
    <attribute>
        <id>EEPROM_ADDR_INFO0</id>
        <default>
            <field><id>i2cMasterPath</id><value>physical:sys-0</value></field>
            <field><id>port</id><value>0</value></field>
            <field><id>devAddr</id><value>0x51</value></field>
            <field><id>engine</id><value>0</value></field>
        </default>
    </attribute>
    <attribute>
        <id>EEPROM_ADDR_INFO1</id>
        <default>
            <field><id>i2cMasterPath</id><value>physical:sys-0</value></field>
            <field><id>port</id><value>0</value></field>
            <field><id>devAddr</id><value>0x53</value></field>
            <field><id>engine</id><value>0</value></field>
        </default>
    </attribute>
</targetType>

<!-- Centaur MBS -->

<targetType>
    <id>unit-mbs-centaur</id>
    <parent>unit-mbs-power8</parent>
    <attribute>
        <id>PRIMARY_CAPABILITIES</id>
        <default>
            <field><id>supportsFsiScom</id><value>1</value></field>
            <field><id>supportsXscom</id><value>0</value></field>
            <field><id>supportsInbandScom</id><value>1</value></field>
            <field><id>reserved</id><value>0</value></field>
        </default>
    </attribute>
    <attribute>
        <id>MODEL</id>
        <default>CENTAUR</default>
    </attribute>
</targetType>

<!-- Centaur MBA -->

<targetType>
    <id>unit-mba-centaur</id>
    <parent>unit-mba-power8</parent>
    <attribute>
        <id>PRIMARY_CAPABILITIES</id>
        <default>
            <field><id>supportsFsiScom</id><value>1</value></field>
            <field><id>supportsXscom</id><value>0</value></field>
            <field><id>supportsInbandScom</id><value>1</value></field>
            <field><id>reserved</id><value>0</value></field>
        </default>
    </attribute>
    <attribute>
        <id>MODEL</id>
        <default>CENTAUR</default>
    </attribute>  
</targetType>

<!-- Centaur memory port -->

<targetType>
    <id>unit-memport-centaur</id> 
    <parent>unit-memport-power8</parent>
    <attribute>
        <id>PRIMARY_CAPABILITIES</id>
        <default>
            <field><id>supportsFsiScom</id><value>0</value></field>
            <field><id>supportsXscom</id><value>0</value></field>
            <field><id>supportsInbandScom</id><value>0</value></field>
            <field><id>reserved</id><value>0</value></field>
        </default>
    </attribute>
    <attribute>
        <id>MODEL</id>
        <default>CENTAUR</default> 
    </attribute>    
</targetType>   

<!--Dummy card to use as a DIMM for initial I2C/EEPROM testing -->
<targetType>
    <id>card</id>
    <parent>base</parent>
    <attribute>
        <id>CLASS</id>
        <default>CARD</default>
    </attribute>
</targetType>

<targetType>
    <id>card-dimm</id>
    <parent>card</parent>
    <attribute>
        <id>TYPE</id>
        <default>DIMM</default>
    </attribute>
    <!-- Defaulting this info to the one Simics Dummy device that we have -->
    <attribute>
        <id>EEPROM_ADDR_INFO0</id>
        <default>
            <field><id>i2cMasterPath</id><value>physical:sys-0</value></field>
            <field><id>port</id><value>0</value></field>
            <field><id>devAddr</id><value>0x50</value></field>
            <field><id>engine</id><value>0</value></field>
        </default>
    </attribute>
</targetType>

</attributes>
