

================================================================
== Vivado HLS Report for 'feature_Loop_memcpy_boundingBoxes_boun'
================================================================
* Date:           Sat Jan 13 16:48:09 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        maxi_feature
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.boundingBoxes.bounding  |    5|    5|         3|          1|          1|     4|    yes   |
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	11  / (exitcond_i_i_i)
	9  / (!exitcond_i_i_i)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: bounding1_read [1/1] 0.00ns
entry:5  %bounding1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bounding1)

ST_1: tmp [1/1] 0.00ns
entry:10  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bounding1_read, i32 1, i32 31)

ST_1: tmp_11 [1/1] 0.00ns
entry:12  %tmp_11 = zext i31 %tmp to i64

ST_1: bounding_addr [1/1] 0.00ns
entry:13  %bounding_addr = getelementptr i16* %bounding, i64 %tmp_11

ST_1: p_rd_req [7/7] 8.75ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)


 <State 2>: 8.75ns
ST_2: p_rd_req [6/7] 8.75ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)


 <State 3>: 8.75ns
ST_3: p_rd_req [5/7] 8.75ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)


 <State 4>: 8.75ns
ST_4: p_rd_req [4/7] 8.75ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)


 <State 5>: 8.75ns
ST_5: p_rd_req [3/7] 8.75ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)


 <State 6>: 8.75ns
ST_6: p_rd_req [2/7] 8.75ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)


 <State 7>: 8.75ns
ST_7: stg_22 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i16* %bounding, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 40, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_7: stg_23 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i16* %bounding, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 40, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_7: stg_24 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i32* %frame_in_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: featureh_read [1/1] 0.00ns
entry:3  %featureh_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %featureh)

ST_7: frame_in_read [1/1] 0.00ns
entry:4  %frame_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %frame_in)

ST_7: stg_27 [1/1] 4.38ns
entry:6  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %frame_in_out, i32 %frame_in_read)

ST_7: stg_28 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i32* %featureh_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: stg_29 [1/1] 4.38ns
entry:8  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %featureh_out, i32 %featureh_read)

ST_7: stg_30 [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i16* %bounding, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 40, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_7: stg_31 [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(i16* %bounding, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 40, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_7: p_rd_req [1/7] 8.75ns
entry:14  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %bounding_addr, i32 4)

ST_7: stg_33 [1/1] 1.57ns
entry:15  br label %burst.rd.header.i.i.i


 <State 8>: 1.62ns
ST_8: boundingBoxes_3_out_i_i [1/1] 0.00ns
burst.rd.header.i.i.i:0  %boundingBoxes_3_out_i_i = phi i16 [ undef, %entry ], [ %boundingBoxes_3, %burst.rd.body.i_ifconv.i.i ]

ST_8: boundingBoxes_2_out_i_i [1/1] 0.00ns
burst.rd.header.i.i.i:1  %boundingBoxes_2_out_i_i = phi i16 [ undef, %entry ], [ %boundingBoxes_3_1, %burst.rd.body.i_ifconv.i.i ]

ST_8: boundingBoxes_3_2 [1/1] 0.00ns
burst.rd.header.i.i.i:2  %boundingBoxes_3_2 = phi i16 [ undef, %entry ], [ %boundingBoxes_3_4, %burst.rd.body.i_ifconv.i.i ]

ST_8: boundingBoxes_3_5 [1/1] 0.00ns
burst.rd.header.i.i.i:3  %boundingBoxes_3_5 = phi i16 [ undef, %entry ], [ %boundingBoxes_3_6, %burst.rd.body.i_ifconv.i.i ]

ST_8: indvar_i_i_i [1/1] 0.00ns
burst.rd.header.i.i.i:4  %indvar_i_i_i = phi i3 [ 0, %entry ], [ %indvar_next_i_i_i, %burst.rd.body.i_ifconv.i.i ]

ST_8: exitcond_i_i_i [1/1] 1.62ns
burst.rd.header.i.i.i:5  %exitcond_i_i_i = icmp eq i3 %indvar_i_i_i, -4

ST_8: empty [1/1] 0.00ns
burst.rd.header.i.i.i:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_8: indvar_next_i_i_i [1/1] 0.80ns
burst.rd.header.i.i.i:7  %indvar_next_i_i_i = add i3 %indvar_i_i_i, 1

ST_8: stg_42 [1/1] 0.00ns
burst.rd.header.i.i.i:8  br i1 %exitcond_i_i_i, label %.exit, label %burst.rd.body.i_ifconv.i.i

ST_8: tmp_12 [1/1] 0.00ns
burst.rd.body.i_ifconv.i.i:4  %tmp_12 = trunc i3 %indvar_i_i_i to i2


 <State 9>: 8.75ns
ST_9: boundingBoxes_0 [1/1] 8.75ns
burst.rd.body.i_ifconv.i.i:3  %boundingBoxes_0 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %bounding_addr)


 <State 10>: 4.10ns
ST_10: burstread_rbegin_i_i_i [1/1] 0.00ns
burst.rd.body.i_ifconv.i.i:0  %burstread_rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_10: stg_46 [1/1] 0.00ns
burst.rd.body.i_ifconv.i.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_10: empty_59 [1/1] 0.00ns
burst.rd.body.i_ifconv.i.i:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_boundingBoxes_OC_bou) nounwind

ST_10: sel_tmp_i_i [1/1] 1.36ns
burst.rd.body.i_ifconv.i.i:5  %sel_tmp_i_i = icmp eq i2 %tmp_12, -2

ST_10: sel_tmp2_i_i [1/1] 1.36ns
burst.rd.body.i_ifconv.i.i:6  %sel_tmp2_i_i = icmp eq i2 %tmp_12, 1

ST_10: sel_tmp4_i_i [1/1] 1.36ns
burst.rd.body.i_ifconv.i.i:7  %sel_tmp4_i_i = icmp eq i2 %tmp_12, 0

ST_10: or_cond_i_i [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:8  %or_cond_i_i = or i1 %sel_tmp4_i_i, %sel_tmp2_i_i

ST_10: newSel4_i_i [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:9  %newSel4_i_i = select i1 %sel_tmp_i_i, i16 %boundingBoxes_3_out_i_i, i16 %boundingBoxes_0

ST_10: boundingBoxes_3 [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:10  %boundingBoxes_3 = select i1 %or_cond_i_i, i16 %boundingBoxes_3_out_i_i, i16 %newSel4_i_i

ST_10: newSel_i_i [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:11  %newSel_i_i = select i1 %sel_tmp_i_i, i16 %boundingBoxes_0, i16 %boundingBoxes_2_out_i_i

ST_10: boundingBoxes_3_1 [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:12  %boundingBoxes_3_1 = select i1 %or_cond_i_i, i16 %boundingBoxes_2_out_i_i, i16 %newSel_i_i

ST_10: boundingBoxes_3_3 [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:13  %boundingBoxes_3_3 = select i1 %sel_tmp2_i_i, i16 %boundingBoxes_0, i16 %boundingBoxes_3_2

ST_10: boundingBoxes_3_4 [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:14  %boundingBoxes_3_4 = select i1 %sel_tmp4_i_i, i16 %boundingBoxes_3_2, i16 %boundingBoxes_3_3

ST_10: boundingBoxes_3_6 [1/1] 1.37ns
burst.rd.body.i_ifconv.i.i:15  %boundingBoxes_3_6 = select i1 %sel_tmp4_i_i, i16 %boundingBoxes_0, i16 %boundingBoxes_3_5

ST_10: burstread_rend_i_i_i [1/1] 0.00ns
burst.rd.body.i_ifconv.i.i:16  %burstread_rend_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin_i_i_i) nounwind

ST_10: stg_60 [1/1] 0.00ns
burst.rd.body.i_ifconv.i.i:17  br label %burst.rd.header.i.i.i


 <State 11>: 0.00ns
ST_11: mrv_i_i [1/1] 0.00ns
.exit:0  %mrv_i_i = insertvalue { i16, i16, i16, i16 } undef, i16 %boundingBoxes_3_out_i_i, 0

ST_11: mrv_1_i_i [1/1] 0.00ns
.exit:1  %mrv_1_i_i = insertvalue { i16, i16, i16, i16 } %mrv_i_i, i16 %boundingBoxes_2_out_i_i, 1

ST_11: mrv_2_i_i [1/1] 0.00ns
.exit:2  %mrv_2_i_i = insertvalue { i16, i16, i16, i16 } %mrv_1_i_i, i16 %boundingBoxes_3_2, 2

ST_11: mrv_3_i_i [1/1] 0.00ns
.exit:3  %mrv_3_i_i = insertvalue { i16, i16, i16, i16 } %mrv_2_i_i, i16 %boundingBoxes_3_5, 3

ST_11: stg_65 [1/1] 0.00ns
.exit:4  ret { i16, i16, i16, i16 } %mrv_3_i_i



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
