

================================================================
== Vivado HLS Report for 'max_pool_32_8_s'
================================================================
* Date:           Sun Oct 29 21:09:10 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn_reshape.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.290 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026| 10.260 us | 10.260 us |  1026|  1026|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_MP_M_LOOP_MP_X_LOOP_MP_Y  |     1024|     1024|         3|          2|          1|   512|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:97]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.29>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i10 [ 0, %0 ], [ %add_ln97, %LOOP_MP_Y ]" [./layer.h:97]   --->   Operation 7 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%m_0 = phi i6 [ 0, %0 ], [ %select_ln110_1, %LOOP_MP_Y ]" [./layer.h:110]   --->   Operation 8 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %select_ln99, %LOOP_MP_Y ]" [./layer.h:99]   --->   Operation 9 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ 0, %0 ], [ %select_ln110_3, %LOOP_MP_Y ]" [./layer.h:110]   --->   Operation 10 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%y_0 = phi i3 [ 0, %0 ], [ %y, %LOOP_MP_Y ]"   --->   Operation 11 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln110 = shl i3 %x_0, 1" [./layer.h:110]   --->   Operation 12 'shl' 'shl_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%or_ln110_1 = or i3 %shl_ln110, 1" [./layer.h:110]   --->   Operation 13 'or' 'or_ln110_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.77ns)   --->   "%icmp_ln97 = icmp eq i10 %indvar_flatten21, -512" [./layer.h:97]   --->   Operation 14 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln97 = add i10 1, %indvar_flatten21" [./layer.h:97]   --->   Operation 15 'add' 'add_ln97' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %2, label %LOOP_MP_Y" [./layer.h:97]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%m = add i6 1, %m_0" [./layer.h:97]   --->   Operation 17 'add' 'm' <Predicate = (!icmp_ln97)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.42ns)   --->   "%icmp_ln99 = icmp eq i6 %indvar_flatten, 16" [./layer.h:99]   --->   Operation 18 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.98ns)   --->   "%select_ln110 = select i1 %icmp_ln99, i3 0, i3 %x_0" [./layer.h:110]   --->   Operation 19 'select' 'select_ln110' <Predicate = (!icmp_ln97)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%xor_ln110 = xor i1 %icmp_ln99, true" [./layer.h:110]   --->   Operation 20 'xor' 'xor_ln110' <Predicate = (!icmp_ln97)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.13ns)   --->   "%icmp_ln101 = icmp eq i3 %y_0, -4" [./layer.h:101]   --->   Operation 21 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln97)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln110 = and i1 %icmp_ln101, %xor_ln110" [./layer.h:110]   --->   Operation 22 'and' 'and_ln110' <Predicate = (!icmp_ln97)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.65ns)   --->   "%x = add i3 1, %select_ln110" [./layer.h:99]   --->   Operation 23 'add' 'x' <Predicate = (!icmp_ln97)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln110_2)   --->   "%or_ln110_5 = or i1 %and_ln110, %icmp_ln99" [./layer.h:110]   --->   Operation 24 'or' 'or_ln110_5' <Predicate = (!icmp_ln97)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln110_2 = select i1 %or_ln110_5, i3 0, i3 %y_0" [./layer.h:110]   --->   Operation 25 'select' 'select_ln110_2' <Predicate = (!icmp_ln97)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln110_1 = shl i3 %x, 1" [./layer.h:110]   --->   Operation 26 'shl' 'shl_ln110_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln110_7)   --->   "%or_ln110_6 = or i3 %shl_ln110_1, 1" [./layer.h:110]   --->   Operation 27 'or' 'or_ln110_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i3 %select_ln110_2 to i2" [./layer.h:110]   --->   Operation 28 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln110_2 = shl i3 %select_ln110_2, 1" [./layer.h:110]   --->   Operation 29 'shl' 'shl_ln110_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln110_5)   --->   "%select_ln110_4 = select i1 %icmp_ln99, i3 0, i3 %shl_ln110" [./layer.h:110]   --->   Operation 30 'select' 'select_ln110_4' <Predicate = (!icmp_ln97)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln110_5 = select i1 %and_ln110, i3 %shl_ln110_1, i3 %select_ln110_4" [./layer.h:110]   --->   Operation 31 'select' 'select_ln110_5' <Predicate = (!icmp_ln97)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i58.i2.i1.i3(i58 0, i2 %trunc_ln110, i1 false, i3 %select_ln110_5)" [./layer.h:110]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [64 x i32]* %input_r, i64 0, i64 %tmp_s" [./layer.h:110]   --->   Operation 33 'getelementptr' 'input_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln110_7)   --->   "%select_ln110_6 = select i1 %icmp_ln99, i3 1, i3 %or_ln110_1" [./layer.h:110]   --->   Operation 34 'select' 'select_ln110_6' <Predicate = (!icmp_ln97)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln110_7 = select i1 %and_ln110, i3 %or_ln110_6, i3 %select_ln110_6" [./layer.h:110]   --->   Operation 35 'select' 'select_ln110_7' <Predicate = (!icmp_ln97)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%input_load = load i32* %input_addr, align 4" [./layer.h:110]   --->   Operation 36 'load' 'input_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln110 = or i3 %shl_ln110_2, 1" [./layer.h:110]   --->   Operation 37 'or' 'or_ln110' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i3.i3(i58 0, i3 %or_ln110, i3 %select_ln110_5)" [./layer.h:110]   --->   Operation 38 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [64 x i32]* %input_r, i64 0, i64 %tmp_2" [./layer.h:110]   --->   Operation 39 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [./layer.h:110]   --->   Operation 40 'load' 'input_load_1' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln99 = add i6 1, %indvar_flatten" [./layer.h:99]   --->   Operation 41 'add' 'add_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 42 [1/1] (1.18ns)   --->   "%select_ln110_1 = select i1 %icmp_ln99, i6 %m, i6 %m_0" [./layer.h:110]   --->   Operation 42 'select' 'select_ln110_1' <Predicate = (!icmp_ln97)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i6 %select_ln110_1 to i7" [./layer.h:110]   --->   Operation 43 'zext' 'zext_ln110' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.98ns)   --->   "%select_ln110_3 = select i1 %and_ln110, i3 %x, i3 %select_ln110" [./layer.h:110]   --->   Operation 44 'select' 'select_ln110_3' <Predicate = (!icmp_ln97)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i3 %select_ln110_3 to i6" [./layer.h:110]   --->   Operation 45 'zext' 'zext_ln110_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i2.i1.i3(i58 0, i2 %trunc_ln110, i1 false, i3 %select_ln110_7)" [./layer.h:110]   --->   Operation 46 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [64 x i32]* %input_r, i64 0, i64 %tmp_1" [./layer.h:110]   --->   Operation 47 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%input_load = load i32* %input_addr, align 4" [./layer.h:110]   --->   Operation 48 'load' 'input_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_2)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i7(i32 %input_load, i7 %zext_ln110)" [./layer.h:110]   --->   Operation 49 'bitselect' 'tmp' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i3.i3(i58 0, i3 %or_ln110, i3 %select_ln110_7)" [./layer.h:110]   --->   Operation 50 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [64 x i32]* %input_r, i64 0, i64 %tmp_3" [./layer.h:110]   --->   Operation 51 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%input_load_1 = load i32* %input_addr_1, align 4" [./layer.h:110]   --->   Operation 52 'load' 'input_load_1' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_2)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i7(i32 %input_load_1, i7 %zext_ln110)" [./layer.h:110]   --->   Operation 53 'bitselect' 'tmp_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [./layer.h:110]   --->   Operation 54 'load' 'input_load_2' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%input_load_3 = load i32* %input_addr_3, align 4" [./layer.h:110]   --->   Operation 55 'load' 'input_load_3' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln110_2 = or i1 %tmp_4, %tmp" [./layer.h:110]   --->   Operation 56 'or' 'or_ln110_2' <Predicate = (!icmp_ln97)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln110_2, i2 0)" [./layer.h:114]   --->   Operation 57 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i5 %tmp_8 to i6" [./layer.h:114]   --->   Operation 58 'zext' 'zext_ln114' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.78ns)   --->   "%add_ln114 = add i6 %zext_ln114, %zext_ln110_1" [./layer.h:114]   --->   Operation 59 'add' 'add_ln114' <Predicate = (!icmp_ln97)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i6 %add_ln114 to i64" [./layer.h:114]   --->   Operation 60 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [16 x i32]* %output_r, i64 0, i64 %zext_ln114_1" [./layer.h:114]   --->   Operation 61 'getelementptr' 'output_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%output_load = load i32* %output_addr, align 4" [./layer.h:114]   --->   Operation 62 'load' 'output_load' <Predicate = (!icmp_ln97)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/1] (1.65ns)   --->   "%y = add i3 1, %select_ln110_2" [./layer.h:101]   --->   Operation 63 'add' 'y' <Predicate = (!icmp_ln97)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.18ns)   --->   "%select_ln99 = select i1 %icmp_ln99, i6 1, i6 %add_ln99" [./layer.h:99]   --->   Operation 64 'select' 'select_ln99' <Predicate = (!icmp_ln97)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.55>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @LOOP_MP_M_LOOP_MP_X_LOOP_MP_Y_str)"   --->   Operation 65 'specloopname' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @LOOP_MP_X_LOOP_MP_Y_str)"   --->   Operation 67 'specloopname' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [./layer.h:101]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str14)" [./layer.h:101]   --->   Operation 69 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [./layer.h:102]   --->   Operation 70 'specpipeline' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [./layer.h:110]   --->   Operation 71 'load' 'input_load_2' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_4)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i7(i32 %input_load_2, i7 %zext_ln110)" [./layer.h:110]   --->   Operation 72 'bitselect' 'tmp_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%input_load_3 = load i32* %input_addr_3, align 4" [./layer.h:110]   --->   Operation 73 'load' 'input_load_3' <Predicate = (!icmp_ln97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_4)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i7(i32 %input_load_3, i7 %zext_ln110)" [./layer.h:110]   --->   Operation 74 'bitselect' 'tmp_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_4)   --->   "%or_ln110_3 = or i1 %tmp_5, %tmp_6" [./layer.h:110]   --->   Operation 75 'or' 'or_ln110_3' <Predicate = (!icmp_ln97)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln110_4 = or i1 %or_ln110_3, %or_ln110_2" [./layer.h:110]   --->   Operation 76 'or' 'or_ln110_4' <Predicate = (!icmp_ln97)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/2] (2.32ns)   --->   "%output_load = load i32* %output_addr, align 4" [./layer.h:114]   --->   Operation 77 'load' 'output_load' <Predicate = (!icmp_ln97)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_BitSet.i32.i32.i7.i1(i32 %output_load, i7 %zext_ln110, i1 %or_ln110_4)" [./layer.h:114]   --->   Operation 78 'bitset' 'tmp_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (2.32ns)   --->   "store i32 %tmp_9, i32* %output_addr, align 4" [./layer.h:114]   --->   Operation 79 'store' <Predicate = (!icmp_ln97)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp_7)" [./layer.h:115]   --->   Operation 80 'specregionend' 'empty_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 81 'br' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [./layer.h:118]   --->   Operation 82 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln97            (br               ) [ 011110]
indvar_flatten21   (phi              ) [ 001000]
m_0                (phi              ) [ 001100]
indvar_flatten     (phi              ) [ 001000]
x_0                (phi              ) [ 001000]
y_0                (phi              ) [ 001000]
shl_ln110          (shl              ) [ 000000]
or_ln110_1         (or               ) [ 000000]
icmp_ln97          (icmp             ) [ 001110]
add_ln97           (add              ) [ 011110]
br_ln97            (br               ) [ 000000]
m                  (add              ) [ 000100]
icmp_ln99          (icmp             ) [ 000100]
select_ln110       (select           ) [ 000100]
xor_ln110          (xor              ) [ 000000]
icmp_ln101         (icmp             ) [ 000000]
and_ln110          (and              ) [ 000100]
x                  (add              ) [ 000100]
or_ln110_5         (or               ) [ 000000]
select_ln110_2     (select           ) [ 000100]
shl_ln110_1        (shl              ) [ 000000]
or_ln110_6         (or               ) [ 000000]
trunc_ln110        (trunc            ) [ 000100]
shl_ln110_2        (shl              ) [ 000000]
select_ln110_4     (select           ) [ 000000]
select_ln110_5     (select           ) [ 000000]
tmp_s              (bitconcatenate   ) [ 000000]
input_addr         (getelementptr    ) [ 000100]
select_ln110_6     (select           ) [ 000000]
select_ln110_7     (select           ) [ 000100]
or_ln110           (or               ) [ 000100]
tmp_2              (bitconcatenate   ) [ 000000]
input_addr_1       (getelementptr    ) [ 000100]
add_ln99           (add              ) [ 000100]
select_ln110_1     (select           ) [ 011010]
zext_ln110         (zext             ) [ 001010]
select_ln110_3     (select           ) [ 011010]
zext_ln110_1       (zext             ) [ 000000]
tmp_1              (bitconcatenate   ) [ 000000]
input_addr_2       (getelementptr    ) [ 001010]
input_load         (load             ) [ 000000]
tmp                (bitselect        ) [ 000000]
tmp_3              (bitconcatenate   ) [ 000000]
input_addr_3       (getelementptr    ) [ 001010]
input_load_1       (load             ) [ 000000]
tmp_4              (bitselect        ) [ 000000]
or_ln110_2         (or               ) [ 001010]
tmp_8              (bitconcatenate   ) [ 000000]
zext_ln114         (zext             ) [ 000000]
add_ln114          (add              ) [ 000000]
zext_ln114_1       (zext             ) [ 000000]
output_addr        (getelementptr    ) [ 001010]
y                  (add              ) [ 011010]
select_ln99        (select           ) [ 011010]
specloopname_ln0   (specloopname     ) [ 000000]
empty              (speclooptripcount) [ 000000]
specloopname_ln0   (specloopname     ) [ 000000]
specloopname_ln101 (specloopname     ) [ 000000]
tmp_7              (specregionbegin  ) [ 000000]
specpipeline_ln102 (specpipeline     ) [ 000000]
input_load_2       (load             ) [ 000000]
tmp_5              (bitselect        ) [ 000000]
input_load_3       (load             ) [ 000000]
tmp_6              (bitselect        ) [ 000000]
or_ln110_3         (or               ) [ 000000]
or_ln110_4         (or               ) [ 000000]
output_load        (load             ) [ 000000]
tmp_9              (bitset           ) [ 000000]
store_ln114        (store            ) [ 000000]
empty_12           (specregionend    ) [ 000000]
br_ln0             (br               ) [ 011110]
ret_ln118          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i2.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_MP_M_LOOP_MP_X_LOOP_MP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_MP_X_LOOP_MP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="input_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="64" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
<pin id="91" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/2 input_load_1/2 input_load_2/3 input_load_3/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="input_addr_1_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="64" slack="0"/>
<pin id="85" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="input_addr_2_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="64" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input_addr_3_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="0"/>
<pin id="104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="output_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/3 store_ln114/4 "/>
</bind>
</comp>

<comp id="122" class="1005" name="indvar_flatten21_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="1"/>
<pin id="124" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten21_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="m_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="1"/>
<pin id="135" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="m_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="6" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="1"/>
<pin id="147" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="6" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="x_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="1"/>
<pin id="158" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="x_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="3" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="y_0_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="1"/>
<pin id="169" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="y_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="3" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="shl_ln110_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln110/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="or_ln110_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln97_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="10" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln97_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="0"/>
<pin id="199" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="m_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln99_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="6" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln110_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="xor_ln110_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln101_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln110_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="x_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln110_5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_5/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln110_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_2/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="shl_ln110_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln110_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="or_ln110_6_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_6/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln110_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="shl_ln110_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln110_2/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln110_4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_4/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln110_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="0" index="2" bw="3" slack="0"/>
<pin id="294" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_5/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="2" slack="0"/>
<pin id="302" dir="0" index="3" bw="1" slack="0"/>
<pin id="303" dir="0" index="4" bw="3" slack="0"/>
<pin id="304" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln110_6_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="3" slack="0"/>
<pin id="315" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_6/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln110_7_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="3" slack="0"/>
<pin id="322" dir="0" index="2" bw="3" slack="0"/>
<pin id="323" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_7/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="or_ln110_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="3" slack="0"/>
<pin id="337" dir="0" index="3" bw="3" slack="0"/>
<pin id="338" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln99_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="6" slack="0"/>
<pin id="347" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln110_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="6" slack="1"/>
<pin id="353" dir="0" index="2" bw="6" slack="1"/>
<pin id="354" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_1/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln110_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln110_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="3" slack="1"/>
<pin id="363" dir="0" index="2" bw="3" slack="1"/>
<pin id="364" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_3/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln110_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="2" slack="1"/>
<pin id="373" dir="0" index="3" bw="1" slack="0"/>
<pin id="374" dir="0" index="4" bw="3" slack="1"/>
<pin id="375" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="6" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="1"/>
<pin id="392" dir="0" index="3" bw="3" slack="1"/>
<pin id="393" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_4_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="or_ln110_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_2/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_8_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="0" index="1" bw="3" slack="1"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln114_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln114_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="0"/>
<pin id="425" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln114_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="y_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="3" slack="1"/>
<pin id="436" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln99_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="1"/>
<pin id="442" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln99/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_5_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="1"/>
<pin id="448" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_6_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="1"/>
<pin id="455" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="or_ln110_3_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_3/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln110_4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="1"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln110_4/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_9_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="0" index="2" bw="6" slack="1"/>
<pin id="473" dir="0" index="3" bw="1" slack="0"/>
<pin id="474" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="479" class="1005" name="icmp_ln97_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln97 "/>
</bind>
</comp>

<comp id="483" class="1005" name="add_ln97_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="0"/>
<pin id="485" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

<comp id="488" class="1005" name="m_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="1"/>
<pin id="490" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="493" class="1005" name="icmp_ln99_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="499" class="1005" name="select_ln110_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="1"/>
<pin id="501" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln110 "/>
</bind>
</comp>

<comp id="504" class="1005" name="and_ln110_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln110 "/>
</bind>
</comp>

<comp id="509" class="1005" name="x_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="1"/>
<pin id="511" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="514" class="1005" name="select_ln110_2_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="1"/>
<pin id="516" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln110_2 "/>
</bind>
</comp>

<comp id="520" class="1005" name="trunc_ln110_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="1"/>
<pin id="522" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln110 "/>
</bind>
</comp>

<comp id="525" class="1005" name="input_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="1"/>
<pin id="527" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="select_ln110_7_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="1"/>
<pin id="532" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln110_7 "/>
</bind>
</comp>

<comp id="536" class="1005" name="or_ln110_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="1"/>
<pin id="538" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="or_ln110 "/>
</bind>
</comp>

<comp id="541" class="1005" name="input_addr_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="1"/>
<pin id="543" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="add_ln99_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="1"/>
<pin id="548" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln99 "/>
</bind>
</comp>

<comp id="551" class="1005" name="select_ln110_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="1"/>
<pin id="553" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln110_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="zext_ln110_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="7" slack="1"/>
<pin id="558" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="563" class="1005" name="select_ln110_3_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="1"/>
<pin id="565" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln110_3 "/>
</bind>
</comp>

<comp id="568" class="1005" name="input_addr_2_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="1"/>
<pin id="570" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="573" class="1005" name="input_addr_3_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="1"/>
<pin id="575" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="578" class="1005" name="or_ln110_2_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln110_2 "/>
</bind>
</comp>

<comp id="583" class="1005" name="output_addr_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="1"/>
<pin id="585" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="588" class="1005" name="y_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="1"/>
<pin id="590" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="593" class="1005" name="select_ln99_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="1"/>
<pin id="595" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln99 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="81" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="93" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="108"><net_src comp="100" pin="3"/><net_sink comp="75" pin=2"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="160" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="126" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="126" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="137" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="149" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="160" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="208" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="171" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="222" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="214" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="234" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="208" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="8" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="171" pin="4"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="240" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="10" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="10" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="252" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="252" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="208" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="8" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="178" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="234" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="260" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="282" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="272" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="28" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="309"><net_src comp="290" pin="3"/><net_sink comp="298" pin=4"/></net>

<net id="310"><net_src comp="298" pin="5"/><net_sink comp="68" pin=2"/></net>

<net id="316"><net_src comp="208" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="184" pin="2"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="234" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="266" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="311" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="276" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="10" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="327" pin="2"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="290" pin="3"/><net_sink comp="333" pin=3"/></net>

<net id="343"><net_src comp="333" pin="4"/><net_sink comp="81" pin=2"/></net>

<net id="348"><net_src comp="16" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="149" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="133" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="350" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="368"><net_src comp="360" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="24" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="26" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="28" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="379"><net_src comp="369" pin="5"/><net_sink comp="93" pin=2"/></net>

<net id="385"><net_src comp="34" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="75" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="356" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="394"><net_src comp="32" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="26" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="388" pin="4"/><net_sink comp="100" pin=2"/></net>

<net id="402"><net_src comp="34" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="75" pin="7"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="356" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="380" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="36" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="38" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="365" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="437"><net_src comp="10" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="16" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="34" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="75" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="34" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="75" pin="7"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="444" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="451" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="64" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="116" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="464" pin="2"/><net_sink comp="469" pin=3"/></net>

<net id="478"><net_src comp="469" pin="4"/><net_sink comp="116" pin=1"/></net>

<net id="482"><net_src comp="190" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="196" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="491"><net_src comp="202" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="496"><net_src comp="208" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="502"><net_src comp="214" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="507"><net_src comp="234" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="512"><net_src comp="240" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="517"><net_src comp="252" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="523"><net_src comp="272" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="528"><net_src comp="68" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="533"><net_src comp="319" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="369" pin=4"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="388" pin=3"/></net>

<net id="539"><net_src comp="327" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="544"><net_src comp="81" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="549"><net_src comp="344" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="554"><net_src comp="350" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="559"><net_src comp="356" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="562"><net_src comp="556" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="566"><net_src comp="360" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="571"><net_src comp="93" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="576"><net_src comp="100" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="581"><net_src comp="405" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="586"><net_src comp="109" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="591"><net_src comp="433" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="596"><net_src comp="438" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="149" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 }
 - Input state : 
	Port: max_pool<32, 8> : input_r | {2 3 4 }
	Port: max_pool<32, 8> : output_r | {3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln110 : 1
		or_ln110_1 : 1
		icmp_ln97 : 1
		add_ln97 : 1
		br_ln97 : 2
		m : 1
		icmp_ln99 : 1
		select_ln110 : 2
		xor_ln110 : 2
		icmp_ln101 : 1
		and_ln110 : 2
		x : 3
		or_ln110_5 : 2
		select_ln110_2 : 2
		shl_ln110_1 : 4
		or_ln110_6 : 4
		trunc_ln110 : 3
		shl_ln110_2 : 3
		select_ln110_4 : 1
		select_ln110_5 : 4
		tmp_s : 4
		input_addr : 5
		select_ln110_6 : 1
		select_ln110_7 : 4
		input_load : 6
		or_ln110 : 3
		tmp_2 : 3
		input_addr_1 : 4
		input_load_1 : 5
		add_ln99 : 1
	State 3
		zext_ln110 : 1
		zext_ln110_1 : 1
		input_addr_2 : 1
		tmp : 2
		input_addr_3 : 1
		tmp_4 : 2
		input_load_2 : 2
		input_load_3 : 2
		or_ln110_2 : 3
		zext_ln114 : 1
		add_ln114 : 2
		zext_ln114_1 : 3
		output_addr : 4
		output_load : 5
	State 4
		tmp_5 : 1
		tmp_6 : 1
		or_ln110_3 : 2
		or_ln110_4 : 2
		tmp_9 : 2
		store_ln114 : 3
		empty_12 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln97_fu_196    |    0    |    14   |
|          |        m_fu_202       |    0    |    15   |
|    add   |        x_fu_240       |    0    |    12   |
|          |    add_ln99_fu_344    |    0    |    15   |
|          |    add_ln114_fu_422   |    0    |    15   |
|          |        y_fu_433       |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln97_fu_190   |    0    |    13   |
|   icmp   |    icmp_ln99_fu_208   |    0    |    11   |
|          |   icmp_ln101_fu_228   |    0    |    9    |
|----------|-----------------------|---------|---------|
|          |  select_ln110_fu_214  |    0    |    3    |
|          | select_ln110_2_fu_252 |    0    |    3    |
|          | select_ln110_4_fu_282 |    0    |    3    |
|          | select_ln110_5_fu_290 |    0    |    3    |
|  select  | select_ln110_6_fu_311 |    0    |    3    |
|          | select_ln110_7_fu_319 |    0    |    3    |
|          | select_ln110_1_fu_350 |    0    |    6    |
|          | select_ln110_3_fu_360 |    0    |    3    |
|          |   select_ln99_fu_438  |    0    |    6    |
|----------|-----------------------|---------|---------|
|          |   or_ln110_1_fu_184   |    0    |    0    |
|          |   or_ln110_5_fu_246   |    0    |    2    |
|          |   or_ln110_6_fu_266   |    0    |    0    |
|    or    |    or_ln110_fu_327    |    0    |    0    |
|          |   or_ln110_2_fu_405   |    0    |    2    |
|          |   or_ln110_3_fu_458   |    0    |    2    |
|          |   or_ln110_4_fu_464   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln110_fu_222   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln110_fu_234   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |    shl_ln110_fu_178   |    0    |    0    |
|    shl   |   shl_ln110_1_fu_260  |    0    |    0    |
|          |   shl_ln110_2_fu_276  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln110_fu_272  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      tmp_s_fu_298     |    0    |    0    |
|          |      tmp_2_fu_333     |    0    |    0    |
|bitconcatenate|      tmp_1_fu_369     |    0    |    0    |
|          |      tmp_3_fu_388     |    0    |    0    |
|          |      tmp_8_fu_411     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln110_fu_356   |    0    |    0    |
|   zext   |  zext_ln110_1_fu_365  |    0    |    0    |
|          |   zext_ln114_fu_418   |    0    |    0    |
|          |  zext_ln114_1_fu_428  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_380      |    0    |    0    |
| bitselect|      tmp_4_fu_397     |    0    |    0    |
|          |      tmp_5_fu_444     |    0    |    0    |
|          |      tmp_6_fu_451     |    0    |    0    |
|----------|-----------------------|---------|---------|
|  bitset  |      tmp_9_fu_469     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   161   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln97_reg_483    |   10   |
|    add_ln99_reg_546    |    6   |
|    and_ln110_reg_504   |    1   |
|    icmp_ln97_reg_479   |    1   |
|    icmp_ln99_reg_493   |    1   |
|indvar_flatten21_reg_122|   10   |
| indvar_flatten_reg_145 |    6   |
|  input_addr_1_reg_541  |    6   |
|  input_addr_2_reg_568  |    6   |
|  input_addr_3_reg_573  |    6   |
|   input_addr_reg_525   |    6   |
|       m_0_reg_133      |    6   |
|        m_reg_488       |    6   |
|   or_ln110_2_reg_578   |    1   |
|    or_ln110_reg_536    |    3   |
|   output_addr_reg_583  |    4   |
| select_ln110_1_reg_551 |    6   |
| select_ln110_2_reg_514 |    3   |
| select_ln110_3_reg_563 |    3   |
| select_ln110_7_reg_530 |    3   |
|  select_ln110_reg_499  |    3   |
|   select_ln99_reg_593  |    6   |
|   trunc_ln110_reg_520  |    2   |
|       x_0_reg_156      |    3   |
|        x_reg_509       |    3   |
|       y_0_reg_167      |    3   |
|        y_reg_588       |    3   |
|   zext_ln110_reg_556   |    7   |
+------------------------+--------+
|          Total         |   124  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   4  |   6  |   24   ||    21   |
|  grp_access_fu_75 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_116 |  p0  |   2  |   4  |    8   ||    9    |
|    m_0_reg_133    |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||  7.259  ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   161  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   60   |
|  Register |    -   |   124  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   124  |   221  |
+-----------+--------+--------+--------+
