#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x557c9dc814a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x557c9dd69420 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x557c9dd892e0_0 .net "bflag", 0 0, v0x557c9dd880e0_0;  1 drivers
v0x557c9dd893a0_0 .var "funct", 5 0;
v0x557c9dd89460_0 .net "hi", 31 0, v0x557c9dd88280_0;  1 drivers
v0x557c9dd89500_0 .var "imm", 15 0;
v0x557c9dd895c0_0 .var "imm_instr", 31 0;
v0x557c9dd896a0_0 .var "instword", 31 0;
v0x557c9dd89760_0 .net "lo", 31 0, v0x557c9dd88440_0;  1 drivers
v0x557c9dd89830_0 .var "opA", 31 0;
v0x557c9dd898d0_0 .var "opB", 31 0;
v0x557c9dd89990_0 .var "opcode", 5 0;
v0x557c9dd89a70_0 .net "result", 31 0, v0x557c9dd88980_0;  1 drivers
v0x557c9dd89b60_0 .var "rs", 4 0;
v0x557c9dd89c20_0 .var "rt", 4 0;
v0x557c9dd89d00_0 .var "word", 31 6;
S_0x557c9dd57e20 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x557c9dd69420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x557c9dd66c90_0 .net *"_ivl_10", 15 0, L_0x557c9dd99af0;  1 drivers
L_0x7fec501b5018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd6a1a0_0 .net/2u *"_ivl_14", 15 0, L_0x7fec501b5018;  1 drivers
v0x557c9dd6f200_0 .net *"_ivl_17", 15 0, L_0x557c9dda9da0;  1 drivers
v0x557c9dd6f530_0 .net *"_ivl_5", 0 0, L_0x557c9dd99700;  1 drivers
v0x557c9dd70640_0 .net *"_ivl_6", 15 0, L_0x557c9dd99830;  1 drivers
v0x557c9dd726c0_0 .net *"_ivl_9", 15 0, L_0x557c9dd99a50;  1 drivers
v0x557c9dd88000_0 .net "addr_rt", 4 0, L_0x557c9ddaa0d0;  1 drivers
v0x557c9dd880e0_0 .var "b_flag", 0 0;
v0x557c9dd881a0_0 .net "funct", 5 0, L_0x557c9dd99660;  1 drivers
v0x557c9dd88280_0 .var "hi", 31 0;
v0x557c9dd88360_0 .net "instructionword", 31 0, v0x557c9dd896a0_0;  1 drivers
v0x557c9dd88440_0 .var "lo", 31 0;
v0x557c9dd88520_0 .var "memaddroffset", 31 0;
v0x557c9dd88600_0 .var "multresult", 63 0;
v0x557c9dd886e0_0 .net "op1", 31 0, v0x557c9dd89830_0;  1 drivers
v0x557c9dd887c0_0 .net "op2", 31 0, v0x557c9dd898d0_0;  1 drivers
v0x557c9dd888a0_0 .net "opcode", 5 0, L_0x557c9dd99570;  1 drivers
v0x557c9dd88980_0 .var "result", 31 0;
v0x557c9dd88a60_0 .net "shamt", 4 0, L_0x557c9dda9fd0;  1 drivers
v0x557c9dd88b40_0 .net/s "sign_op1", 31 0, v0x557c9dd89830_0;  alias, 1 drivers
v0x557c9dd88c00_0 .net/s "sign_op2", 31 0, v0x557c9dd898d0_0;  alias, 1 drivers
v0x557c9dd88ca0_0 .net "simmediatedata", 31 0, L_0x557c9dd99c00;  1 drivers
v0x557c9dd88d60_0 .net "simmediatedatas", 31 0, L_0x557c9dd99c00;  alias, 1 drivers
v0x557c9dd88e20_0 .net "uimmediatedata", 31 0, L_0x557c9dda9e90;  1 drivers
v0x557c9dd88ee0_0 .net "unsign_op1", 31 0, v0x557c9dd89830_0;  alias, 1 drivers
v0x557c9dd88fa0_0 .net "unsign_op2", 31 0, v0x557c9dd898d0_0;  alias, 1 drivers
v0x557c9dd890b0_0 .var "unsigned_result", 31 0;
E_0x557c9dccbee0/0 .event anyedge, v0x557c9dd888a0_0, v0x557c9dd881a0_0, v0x557c9dd887c0_0, v0x557c9dd88a60_0;
E_0x557c9dccbee0/1 .event anyedge, v0x557c9dd886e0_0, v0x557c9dd88600_0, v0x557c9dd88000_0, v0x557c9dd88ca0_0;
E_0x557c9dccbee0/2 .event anyedge, v0x557c9dd88e20_0, v0x557c9dd890b0_0;
E_0x557c9dccbee0 .event/or E_0x557c9dccbee0/0, E_0x557c9dccbee0/1, E_0x557c9dccbee0/2;
L_0x557c9dd99570 .part v0x557c9dd896a0_0, 26, 6;
L_0x557c9dd99660 .part v0x557c9dd896a0_0, 0, 6;
L_0x557c9dd99700 .part v0x557c9dd896a0_0, 15, 1;
LS_0x557c9dd99830_0_0 .concat [ 1 1 1 1], L_0x557c9dd99700, L_0x557c9dd99700, L_0x557c9dd99700, L_0x557c9dd99700;
LS_0x557c9dd99830_0_4 .concat [ 1 1 1 1], L_0x557c9dd99700, L_0x557c9dd99700, L_0x557c9dd99700, L_0x557c9dd99700;
LS_0x557c9dd99830_0_8 .concat [ 1 1 1 1], L_0x557c9dd99700, L_0x557c9dd99700, L_0x557c9dd99700, L_0x557c9dd99700;
LS_0x557c9dd99830_0_12 .concat [ 1 1 1 1], L_0x557c9dd99700, L_0x557c9dd99700, L_0x557c9dd99700, L_0x557c9dd99700;
L_0x557c9dd99830 .concat [ 4 4 4 4], LS_0x557c9dd99830_0_0, LS_0x557c9dd99830_0_4, LS_0x557c9dd99830_0_8, LS_0x557c9dd99830_0_12;
L_0x557c9dd99a50 .part v0x557c9dd896a0_0, 0, 16;
L_0x557c9dd99af0 .concat [ 16 0 0 0], L_0x557c9dd99a50;
L_0x557c9dd99c00 .concat [ 16 16 0 0], L_0x557c9dd99af0, L_0x557c9dd99830;
L_0x557c9dda9da0 .part v0x557c9dd896a0_0, 0, 16;
L_0x557c9dda9e90 .concat [ 16 16 0 0], L_0x557c9dda9da0, L_0x7fec501b5018;
L_0x557c9dda9fd0 .part v0x557c9dd896a0_0, 6, 5;
L_0x557c9ddaa0d0 .part v0x557c9dd896a0_0, 16, 5;
S_0x557c9dd44cd0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fec501fe708 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c9dd89de0_0 .net "clk", 0 0, o0x7fec501fe708;  0 drivers
o0x7fec501fe738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557c9dd89ec0_0 .net "data_address", 31 0, o0x7fec501fe738;  0 drivers
o0x7fec501fe768 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c9dd89fa0_0 .net "data_read", 0 0, o0x7fec501fe768;  0 drivers
v0x557c9dd8a070_0 .var "data_readdata", 31 0;
o0x7fec501fe7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557c9dd8a150_0 .net "data_write", 0 0, o0x7fec501fe7c8;  0 drivers
o0x7fec501fe7f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557c9dd8a210_0 .net "data_writedata", 31 0, o0x7fec501fe7f8;  0 drivers
S_0x557c9dd57620 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fec501fe948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557c9dd8a3b0_0 .net "instr_address", 31 0, o0x7fec501fe948;  0 drivers
v0x557c9dd8a4b0_0 .var "instr_readdata", 31 0;
S_0x557c9dd579f0 .scope module, "sll_tb" "sll_tb" 7 1;
 .timescale 0 0;
v0x557c9dd98b90_0 .net "active", 0 0, L_0x557c9ddb3530;  1 drivers
v0x557c9dd98c50_0 .var "clk", 0 0;
v0x557c9dd98cf0_0 .var "clk_enable", 0 0;
v0x557c9dd98de0_0 .net "data_address", 31 0, L_0x557c9ddb1860;  1 drivers
v0x557c9dd98e80_0 .net "data_read", 0 0, L_0x557c9ddaf3e0;  1 drivers
v0x557c9dd98f70_0 .var "data_readdata", 31 0;
v0x557c9dd99040_0 .net "data_write", 0 0, L_0x557c9ddaf200;  1 drivers
v0x557c9dd99110_0 .net "data_writedata", 31 0, L_0x557c9ddb1550;  1 drivers
v0x557c9dd991e0_0 .net "instr_address", 31 0, L_0x557c9ddb2bc0;  1 drivers
v0x557c9dd99340_0 .var "instr_readdata", 31 0;
v0x557c9dd993e0_0 .net "register_v0", 31 0, L_0x557c9ddb14e0;  1 drivers
v0x557c9dd994d0_0 .var "reset", 0 0;
S_0x557c9dd69050 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x557c9dd579f0;
 .timescale 0 0;
v0x557c9dd8a680_0 .var "expected", 31 0;
v0x557c9dd8a780_0 .var "funct", 5 0;
v0x557c9dd8a860_0 .var "i", 4 0;
v0x557c9dd8a920_0 .var "imm", 15 0;
v0x557c9dd8aa00_0 .var "imm_instr", 31 0;
v0x557c9dd8ab30_0 .var "opcode", 5 0;
v0x557c9dd8ac10_0 .var "r_instr", 31 0;
v0x557c9dd8acf0_0 .var "rd", 4 0;
v0x557c9dd8add0_0 .var "rs", 4 0;
v0x557c9dd8af40_0 .var "rt", 4 0;
v0x557c9dd8b020_0 .var "shamt", 4 0;
v0x557c9dd8b100_0 .var "test", 31 0;
E_0x557c9dcc9250 .event posedge, v0x557c9dd8d3b0_0;
S_0x557c9dd8b1e0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x557c9dd579f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x557c9dd66b70 .functor OR 1, L_0x557c9ddaa890, L_0x557c9ddaabd0, C4<0>, C4<0>;
L_0x557c9dd2aac0 .functor BUFZ 1, L_0x557c9ddaa3e0, C4<0>, C4<0>, C4<0>;
L_0x557c9dd6f410 .functor BUFZ 1, L_0x557c9ddaa580, C4<0>, C4<0>, C4<0>;
L_0x557c9dd704a0 .functor BUFZ 1, L_0x557c9ddaa580, C4<0>, C4<0>, C4<0>;
L_0x557c9ddab080 .functor AND 1, L_0x557c9ddaa3e0, L_0x557c9ddab490, C4<1>, C4<1>;
L_0x557c9dd725a0 .functor OR 1, L_0x557c9ddab080, L_0x557c9ddaaf10, C4<0>, C4<0>;
L_0x557c9dd00ff0 .functor OR 1, L_0x557c9dd725a0, L_0x557c9ddab2a0, C4<0>, C4<0>;
L_0x557c9ddab730 .functor OR 1, L_0x557c9dd00ff0, L_0x557c9ddacd90, C4<0>, C4<0>;
L_0x557c9ddab840 .functor OR 1, L_0x557c9ddab730, L_0x557c9ddac600, C4<0>, C4<0>;
L_0x557c9ddab900 .functor BUFZ 1, L_0x557c9ddaa6c0, C4<0>, C4<0>, C4<0>;
L_0x557c9ddac4f0 .functor AND 1, L_0x557c9ddabe50, L_0x557c9ddac2c0, C4<1>, C4<1>;
L_0x557c9ddac600 .functor OR 1, L_0x557c9ddabb50, L_0x557c9ddac4f0, C4<0>, C4<0>;
L_0x557c9ddacd90 .functor AND 1, L_0x557c9ddac8c0, L_0x557c9ddacb70, C4<1>, C4<1>;
L_0x557c9ddad540 .functor OR 1, L_0x557c9ddacfe0, L_0x557c9ddad300, C4<0>, C4<0>;
L_0x557c9ddac760 .functor OR 1, L_0x557c9ddadab0, L_0x557c9ddaddb0, C4<0>, C4<0>;
L_0x557c9ddadc90 .functor AND 1, L_0x557c9ddad7c0, L_0x557c9ddac760, C4<1>, C4<1>;
L_0x557c9ddae5b0 .functor OR 1, L_0x557c9ddae240, L_0x557c9ddae4c0, C4<0>, C4<0>;
L_0x557c9ddae8b0 .functor OR 1, L_0x557c9ddae5b0, L_0x557c9ddae6c0, C4<0>, C4<0>;
L_0x557c9ddaea60 .functor AND 1, L_0x557c9ddaa3e0, L_0x557c9ddae8b0, C4<1>, C4<1>;
L_0x557c9ddaec10 .functor AND 1, L_0x557c9ddaa3e0, L_0x557c9ddaeb20, C4<1>, C4<1>;
L_0x557c9ddaf140 .functor AND 1, L_0x557c9ddaa3e0, L_0x557c9ddae9c0, C4<1>, C4<1>;
L_0x557c9ddaf3e0 .functor BUFZ 1, L_0x557c9dd6f410, C4<0>, C4<0>, C4<0>;
L_0x557c9ddb0070 .functor AND 1, L_0x557c9ddb3530, L_0x557c9ddab840, C4<1>, C4<1>;
L_0x557c9ddb0180 .functor OR 1, L_0x557c9ddac600, L_0x557c9ddacd90, C4<0>, C4<0>;
L_0x557c9ddb1550 .functor BUFZ 32, L_0x557c9ddb13d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557c9ddb1610 .functor BUFZ 32, L_0x557c9ddb0360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557c9ddb1760 .functor BUFZ 32, L_0x557c9ddb13d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557c9ddb1860 .functor BUFZ 32, v0x557c9dd8c3e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557c9ddb2860 .functor AND 1, v0x557c9dd98cf0_0, L_0x557c9ddaea60, C4<1>, C4<1>;
L_0x557c9ddb28d0 .functor AND 1, L_0x557c9ddb2860, v0x557c9dd95c60_0, C4<1>, C4<1>;
L_0x557c9ddb2bc0 .functor BUFZ 32, v0x557c9dd8d470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557c9ddb3530 .functor BUFZ 1, v0x557c9dd95c60_0, C4<0>, C4<0>, C4<0>;
L_0x557c9ddb36b0 .functor AND 1, v0x557c9dd98cf0_0, v0x557c9dd95c60_0, C4<1>, C4<1>;
v0x557c9dd90270_0 .net *"_ivl_100", 31 0, L_0x557c9ddac7d0;  1 drivers
L_0x7fec501b54e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd90370_0 .net *"_ivl_103", 25 0, L_0x7fec501b54e0;  1 drivers
L_0x7fec501b5528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd90450_0 .net/2u *"_ivl_104", 31 0, L_0x7fec501b5528;  1 drivers
v0x557c9dd90510_0 .net *"_ivl_106", 0 0, L_0x557c9ddac8c0;  1 drivers
v0x557c9dd905d0_0 .net *"_ivl_109", 5 0, L_0x557c9ddacad0;  1 drivers
L_0x7fec501b5570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x557c9dd906b0_0 .net/2u *"_ivl_110", 5 0, L_0x7fec501b5570;  1 drivers
v0x557c9dd90790_0 .net *"_ivl_112", 0 0, L_0x557c9ddacb70;  1 drivers
v0x557c9dd90850_0 .net *"_ivl_116", 31 0, L_0x557c9ddacef0;  1 drivers
L_0x7fec501b55b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd90930_0 .net *"_ivl_119", 25 0, L_0x7fec501b55b8;  1 drivers
L_0x7fec501b50f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x557c9dd90a10_0 .net/2u *"_ivl_12", 5 0, L_0x7fec501b50f0;  1 drivers
L_0x7fec501b5600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x557c9dd90af0_0 .net/2u *"_ivl_120", 31 0, L_0x7fec501b5600;  1 drivers
v0x557c9dd90bd0_0 .net *"_ivl_122", 0 0, L_0x557c9ddacfe0;  1 drivers
v0x557c9dd90c90_0 .net *"_ivl_124", 31 0, L_0x557c9ddad210;  1 drivers
L_0x7fec501b5648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd90d70_0 .net *"_ivl_127", 25 0, L_0x7fec501b5648;  1 drivers
L_0x7fec501b5690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557c9dd90e50_0 .net/2u *"_ivl_128", 31 0, L_0x7fec501b5690;  1 drivers
v0x557c9dd90f30_0 .net *"_ivl_130", 0 0, L_0x557c9ddad300;  1 drivers
v0x557c9dd90ff0_0 .net *"_ivl_134", 31 0, L_0x557c9ddad6d0;  1 drivers
L_0x7fec501b56d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd911e0_0 .net *"_ivl_137", 25 0, L_0x7fec501b56d8;  1 drivers
L_0x7fec501b5720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd912c0_0 .net/2u *"_ivl_138", 31 0, L_0x7fec501b5720;  1 drivers
v0x557c9dd913a0_0 .net *"_ivl_140", 0 0, L_0x557c9ddad7c0;  1 drivers
v0x557c9dd91460_0 .net *"_ivl_143", 5 0, L_0x557c9ddada10;  1 drivers
L_0x7fec501b5768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x557c9dd91540_0 .net/2u *"_ivl_144", 5 0, L_0x7fec501b5768;  1 drivers
v0x557c9dd91620_0 .net *"_ivl_146", 0 0, L_0x557c9ddadab0;  1 drivers
v0x557c9dd916e0_0 .net *"_ivl_149", 5 0, L_0x557c9ddadd10;  1 drivers
L_0x7fec501b57b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd917c0_0 .net/2u *"_ivl_150", 5 0, L_0x7fec501b57b0;  1 drivers
v0x557c9dd918a0_0 .net *"_ivl_152", 0 0, L_0x557c9ddaddb0;  1 drivers
v0x557c9dd91960_0 .net *"_ivl_155", 0 0, L_0x557c9ddac760;  1 drivers
v0x557c9dd91a20_0 .net *"_ivl_159", 1 0, L_0x557c9ddae150;  1 drivers
L_0x7fec501b5138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x557c9dd91b00_0 .net/2u *"_ivl_16", 5 0, L_0x7fec501b5138;  1 drivers
L_0x7fec501b57f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x557c9dd91be0_0 .net/2u *"_ivl_160", 1 0, L_0x7fec501b57f8;  1 drivers
v0x557c9dd91cc0_0 .net *"_ivl_162", 0 0, L_0x557c9ddae240;  1 drivers
L_0x7fec501b5840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x557c9dd91d80_0 .net/2u *"_ivl_164", 5 0, L_0x7fec501b5840;  1 drivers
v0x557c9dd91e60_0 .net *"_ivl_166", 0 0, L_0x557c9ddae4c0;  1 drivers
v0x557c9dd92130_0 .net *"_ivl_169", 0 0, L_0x557c9ddae5b0;  1 drivers
L_0x7fec501b5888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x557c9dd921f0_0 .net/2u *"_ivl_170", 5 0, L_0x7fec501b5888;  1 drivers
v0x557c9dd922d0_0 .net *"_ivl_172", 0 0, L_0x557c9ddae6c0;  1 drivers
v0x557c9dd92390_0 .net *"_ivl_175", 0 0, L_0x557c9ddae8b0;  1 drivers
L_0x7fec501b58d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd92450_0 .net/2u *"_ivl_178", 5 0, L_0x7fec501b58d0;  1 drivers
v0x557c9dd92530_0 .net *"_ivl_180", 0 0, L_0x557c9ddaeb20;  1 drivers
L_0x7fec501b5918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x557c9dd925f0_0 .net/2u *"_ivl_184", 5 0, L_0x7fec501b5918;  1 drivers
v0x557c9dd926d0_0 .net *"_ivl_186", 0 0, L_0x557c9ddae9c0;  1 drivers
L_0x7fec501b5960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557c9dd92790_0 .net/2u *"_ivl_190", 0 0, L_0x7fec501b5960;  1 drivers
v0x557c9dd92870_0 .net *"_ivl_20", 31 0, L_0x557c9ddaa7a0;  1 drivers
L_0x7fec501b59a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x557c9dd92950_0 .net/2u *"_ivl_200", 4 0, L_0x7fec501b59a8;  1 drivers
v0x557c9dd92a30_0 .net *"_ivl_203", 4 0, L_0x557c9ddaf900;  1 drivers
v0x557c9dd92b10_0 .net *"_ivl_205", 4 0, L_0x557c9ddafb20;  1 drivers
v0x557c9dd92bf0_0 .net *"_ivl_206", 4 0, L_0x557c9ddafbc0;  1 drivers
v0x557c9dd92cd0_0 .net *"_ivl_213", 0 0, L_0x557c9ddb0180;  1 drivers
L_0x7fec501b59f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557c9dd92d90_0 .net/2u *"_ivl_214", 31 0, L_0x7fec501b59f0;  1 drivers
v0x557c9dd92e70_0 .net *"_ivl_216", 31 0, L_0x557c9ddb02c0;  1 drivers
v0x557c9dd92f50_0 .net *"_ivl_218", 31 0, L_0x557c9ddb0570;  1 drivers
v0x557c9dd93030_0 .net *"_ivl_220", 31 0, L_0x557c9ddb0700;  1 drivers
v0x557c9dd93110_0 .net *"_ivl_222", 31 0, L_0x557c9ddb0a40;  1 drivers
L_0x7fec501b5180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd931f0_0 .net *"_ivl_23", 25 0, L_0x7fec501b5180;  1 drivers
v0x557c9dd932d0_0 .net *"_ivl_235", 0 0, L_0x557c9ddb2860;  1 drivers
L_0x7fec501b5b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557c9dd93390_0 .net/2u *"_ivl_238", 31 0, L_0x7fec501b5b10;  1 drivers
L_0x7fec501b51c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557c9dd93470_0 .net/2u *"_ivl_24", 31 0, L_0x7fec501b51c8;  1 drivers
v0x557c9dd93550_0 .net *"_ivl_243", 0 0, L_0x557c9ddb2d20;  1 drivers
L_0x7fec501b5b58 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x557c9dd93630_0 .net/2u *"_ivl_244", 15 0, L_0x7fec501b5b58;  1 drivers
L_0x7fec501b5ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd93710_0 .net/2u *"_ivl_246", 15 0, L_0x7fec501b5ba0;  1 drivers
v0x557c9dd937f0_0 .net *"_ivl_248", 15 0, L_0x557c9ddb2f90;  1 drivers
v0x557c9dd938d0_0 .net *"_ivl_251", 15 0, L_0x557c9ddb3120;  1 drivers
v0x557c9dd939b0_0 .net *"_ivl_26", 0 0, L_0x557c9ddaa890;  1 drivers
v0x557c9dd93a70_0 .net *"_ivl_28", 31 0, L_0x557c9ddaaa50;  1 drivers
L_0x7fec501b5210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd93b50_0 .net *"_ivl_31", 25 0, L_0x7fec501b5210;  1 drivers
L_0x7fec501b5258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557c9dd94040_0 .net/2u *"_ivl_32", 31 0, L_0x7fec501b5258;  1 drivers
v0x557c9dd94120_0 .net *"_ivl_34", 0 0, L_0x557c9ddaabd0;  1 drivers
v0x557c9dd941e0_0 .net *"_ivl_4", 31 0, L_0x557c9ddaa2b0;  1 drivers
v0x557c9dd942c0_0 .net *"_ivl_45", 2 0, L_0x557c9ddaae70;  1 drivers
L_0x7fec501b52a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557c9dd943a0_0 .net/2u *"_ivl_46", 2 0, L_0x7fec501b52a0;  1 drivers
v0x557c9dd94480_0 .net *"_ivl_51", 2 0, L_0x557c9ddab0f0;  1 drivers
L_0x7fec501b52e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x557c9dd94560_0 .net/2u *"_ivl_52", 2 0, L_0x7fec501b52e8;  1 drivers
v0x557c9dd94640_0 .net *"_ivl_57", 0 0, L_0x557c9ddab490;  1 drivers
v0x557c9dd94700_0 .net *"_ivl_59", 0 0, L_0x557c9ddab080;  1 drivers
v0x557c9dd947c0_0 .net *"_ivl_61", 0 0, L_0x557c9dd725a0;  1 drivers
v0x557c9dd94880_0 .net *"_ivl_63", 0 0, L_0x557c9dd00ff0;  1 drivers
v0x557c9dd94940_0 .net *"_ivl_65", 0 0, L_0x557c9ddab730;  1 drivers
L_0x7fec501b5060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd94a00_0 .net *"_ivl_7", 25 0, L_0x7fec501b5060;  1 drivers
v0x557c9dd94ae0_0 .net *"_ivl_70", 31 0, L_0x557c9ddaba20;  1 drivers
L_0x7fec501b5330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd94bc0_0 .net *"_ivl_73", 25 0, L_0x7fec501b5330;  1 drivers
L_0x7fec501b5378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557c9dd94ca0_0 .net/2u *"_ivl_74", 31 0, L_0x7fec501b5378;  1 drivers
v0x557c9dd94d80_0 .net *"_ivl_76", 0 0, L_0x557c9ddabb50;  1 drivers
v0x557c9dd94e40_0 .net *"_ivl_78", 31 0, L_0x557c9ddabcc0;  1 drivers
L_0x7fec501b50a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd94f20_0 .net/2u *"_ivl_8", 31 0, L_0x7fec501b50a8;  1 drivers
L_0x7fec501b53c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd95000_0 .net *"_ivl_81", 25 0, L_0x7fec501b53c0;  1 drivers
L_0x7fec501b5408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557c9dd950e0_0 .net/2u *"_ivl_82", 31 0, L_0x7fec501b5408;  1 drivers
v0x557c9dd951c0_0 .net *"_ivl_84", 0 0, L_0x557c9ddabe50;  1 drivers
v0x557c9dd95280_0 .net *"_ivl_87", 0 0, L_0x557c9ddabfc0;  1 drivers
v0x557c9dd95360_0 .net *"_ivl_88", 31 0, L_0x557c9ddabd60;  1 drivers
L_0x7fec501b5450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd95440_0 .net *"_ivl_91", 30 0, L_0x7fec501b5450;  1 drivers
L_0x7fec501b5498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557c9dd95520_0 .net/2u *"_ivl_92", 31 0, L_0x7fec501b5498;  1 drivers
v0x557c9dd95600_0 .net *"_ivl_94", 0 0, L_0x557c9ddac2c0;  1 drivers
v0x557c9dd956c0_0 .net *"_ivl_97", 0 0, L_0x557c9ddac4f0;  1 drivers
v0x557c9dd95780_0 .net "active", 0 0, L_0x557c9ddb3530;  alias, 1 drivers
v0x557c9dd95840_0 .net "alu_op1", 31 0, L_0x557c9ddb1610;  1 drivers
v0x557c9dd95900_0 .net "alu_op2", 31 0, L_0x557c9ddb1760;  1 drivers
v0x557c9dd959c0_0 .net "alui_instr", 0 0, L_0x557c9ddaaf10;  1 drivers
v0x557c9dd95a80_0 .net "b_flag", 0 0, v0x557c9dd8bf10_0;  1 drivers
v0x557c9dd95b20_0 .net "clk", 0 0, v0x557c9dd98c50_0;  1 drivers
v0x557c9dd95bc0_0 .net "clk_enable", 0 0, v0x557c9dd98cf0_0;  1 drivers
v0x557c9dd95c60_0 .var "cpu_active", 0 0;
v0x557c9dd95d00_0 .net "curr_addr", 31 0, v0x557c9dd8d470_0;  1 drivers
v0x557c9dd95dd0_0 .net "curr_addr_p4", 31 0, L_0x557c9ddb2b20;  1 drivers
v0x557c9dd95e90_0 .net "data_address", 31 0, L_0x557c9ddb1860;  alias, 1 drivers
v0x557c9dd95f70_0 .net "data_read", 0 0, L_0x557c9ddaf3e0;  alias, 1 drivers
v0x557c9dd96030_0 .net "data_readdata", 31 0, v0x557c9dd98f70_0;  1 drivers
v0x557c9dd96110_0 .net "data_write", 0 0, L_0x557c9ddaf200;  alias, 1 drivers
v0x557c9dd961d0_0 .net "data_writedata", 31 0, L_0x557c9ddb1550;  alias, 1 drivers
v0x557c9dd962b0_0 .net "funct_code", 5 0, L_0x557c9ddaa210;  1 drivers
v0x557c9dd96390_0 .net "hi_out", 31 0, v0x557c9dd8db60_0;  1 drivers
v0x557c9dd96480_0 .net "hl_reg_enable", 0 0, L_0x557c9ddb28d0;  1 drivers
v0x557c9dd96520_0 .net "instr_address", 31 0, L_0x557c9ddb2bc0;  alias, 1 drivers
v0x557c9dd965e0_0 .net "instr_opcode", 5 0, L_0x557c9ddaa170;  1 drivers
v0x557c9dd966c0_0 .net "instr_readdata", 31 0, v0x557c9dd99340_0;  1 drivers
v0x557c9dd96780_0 .net "j_imm", 0 0, L_0x557c9ddad540;  1 drivers
v0x557c9dd96820_0 .net "j_reg", 0 0, L_0x557c9ddadc90;  1 drivers
v0x557c9dd968e0_0 .net "l_type", 0 0, L_0x557c9ddab2a0;  1 drivers
v0x557c9dd969a0_0 .net "link_const", 0 0, L_0x557c9ddac600;  1 drivers
v0x557c9dd96a60_0 .net "link_reg", 0 0, L_0x557c9ddacd90;  1 drivers
v0x557c9dd96b20_0 .net "lo_out", 31 0, v0x557c9dd8e3b0_0;  1 drivers
v0x557c9dd96c10_0 .net "lw", 0 0, L_0x557c9ddaa580;  1 drivers
v0x557c9dd96cb0_0 .net "mem_read", 0 0, L_0x557c9dd6f410;  1 drivers
v0x557c9dd96d70_0 .net "mem_to_reg", 0 0, L_0x557c9dd704a0;  1 drivers
v0x557c9dd96e30_0 .net "mem_write", 0 0, L_0x557c9ddab900;  1 drivers
v0x557c9dd96ef0_0 .net "memaddroffset", 31 0, v0x557c9dd8c3e0_0;  1 drivers
v0x557c9dd96fe0_0 .net "mfhi", 0 0, L_0x557c9ddaec10;  1 drivers
v0x557c9dd97080_0 .net "mflo", 0 0, L_0x557c9ddaf140;  1 drivers
v0x557c9dd97140_0 .net "movefrom", 0 0, L_0x557c9dd66b70;  1 drivers
v0x557c9dd97200_0 .net "muldiv", 0 0, L_0x557c9ddaea60;  1 drivers
v0x557c9dd97ad0_0 .var "next_instr_addr", 31 0;
v0x557c9dd97bc0_0 .net "offset", 31 0, L_0x557c9ddb33a0;  1 drivers
v0x557c9dd97c80_0 .net "pc_enable", 0 0, L_0x557c9ddb36b0;  1 drivers
v0x557c9dd97d50_0 .net "r_format", 0 0, L_0x557c9ddaa3e0;  1 drivers
v0x557c9dd97df0_0 .net "reg_a_read_data", 31 0, L_0x557c9ddb0360;  1 drivers
v0x557c9dd97ee0_0 .net "reg_a_read_index", 4 0, L_0x557c9ddaf5b0;  1 drivers
v0x557c9dd97fb0_0 .net "reg_b_read_data", 31 0, L_0x557c9ddb13d0;  1 drivers
v0x557c9dd98080_0 .net "reg_b_read_index", 4 0, L_0x557c9ddaf810;  1 drivers
v0x557c9dd98150_0 .net "reg_dst", 0 0, L_0x557c9dd2aac0;  1 drivers
v0x557c9dd981f0_0 .net "reg_write", 0 0, L_0x557c9ddab840;  1 drivers
v0x557c9dd982b0_0 .net "reg_write_data", 31 0, L_0x557c9ddb0bd0;  1 drivers
v0x557c9dd983a0_0 .net "reg_write_enable", 0 0, L_0x557c9ddb0070;  1 drivers
v0x557c9dd98470_0 .net "reg_write_index", 4 0, L_0x557c9ddafee0;  1 drivers
v0x557c9dd98540_0 .net "register_v0", 31 0, L_0x557c9ddb14e0;  alias, 1 drivers
v0x557c9dd98610_0 .net "reset", 0 0, v0x557c9dd994d0_0;  1 drivers
v0x557c9dd98740_0 .net "result", 31 0, v0x557c9dd8c840_0;  1 drivers
v0x557c9dd98810_0 .net "result_hi", 31 0, v0x557c9dd8c140_0;  1 drivers
v0x557c9dd988b0_0 .net "result_lo", 31 0, v0x557c9dd8c300_0;  1 drivers
v0x557c9dd98950_0 .net "sw", 0 0, L_0x557c9ddaa6c0;  1 drivers
E_0x557c9dccae50/0 .event anyedge, v0x557c9dd8bf10_0, v0x557c9dd95dd0_0, v0x557c9dd97bc0_0, v0x557c9dd96780_0;
E_0x557c9dccae50/1 .event anyedge, v0x557c9dd8c220_0, v0x557c9dd96820_0, v0x557c9dd8f2b0_0;
E_0x557c9dccae50 .event/or E_0x557c9dccae50/0, E_0x557c9dccae50/1;
L_0x557c9ddaa170 .part v0x557c9dd99340_0, 26, 6;
L_0x557c9ddaa210 .part v0x557c9dd99340_0, 0, 6;
L_0x557c9ddaa2b0 .concat [ 6 26 0 0], L_0x557c9ddaa170, L_0x7fec501b5060;
L_0x557c9ddaa3e0 .cmp/eq 32, L_0x557c9ddaa2b0, L_0x7fec501b50a8;
L_0x557c9ddaa580 .cmp/eq 6, L_0x557c9ddaa170, L_0x7fec501b50f0;
L_0x557c9ddaa6c0 .cmp/eq 6, L_0x557c9ddaa170, L_0x7fec501b5138;
L_0x557c9ddaa7a0 .concat [ 6 26 0 0], L_0x557c9ddaa170, L_0x7fec501b5180;
L_0x557c9ddaa890 .cmp/eq 32, L_0x557c9ddaa7a0, L_0x7fec501b51c8;
L_0x557c9ddaaa50 .concat [ 6 26 0 0], L_0x557c9ddaa170, L_0x7fec501b5210;
L_0x557c9ddaabd0 .cmp/eq 32, L_0x557c9ddaaa50, L_0x7fec501b5258;
L_0x557c9ddaae70 .part L_0x557c9ddaa170, 3, 3;
L_0x557c9ddaaf10 .cmp/eq 3, L_0x557c9ddaae70, L_0x7fec501b52a0;
L_0x557c9ddab0f0 .part L_0x557c9ddaa170, 3, 3;
L_0x557c9ddab2a0 .cmp/eq 3, L_0x557c9ddab0f0, L_0x7fec501b52e8;
L_0x557c9ddab490 .reduce/nor L_0x557c9ddaea60;
L_0x557c9ddaba20 .concat [ 6 26 0 0], L_0x557c9ddaa170, L_0x7fec501b5330;
L_0x557c9ddabb50 .cmp/eq 32, L_0x557c9ddaba20, L_0x7fec501b5378;
L_0x557c9ddabcc0 .concat [ 6 26 0 0], L_0x557c9ddaa170, L_0x7fec501b53c0;
L_0x557c9ddabe50 .cmp/eq 32, L_0x557c9ddabcc0, L_0x7fec501b5408;
L_0x557c9ddabfc0 .part v0x557c9dd99340_0, 20, 1;
L_0x557c9ddabd60 .concat [ 1 31 0 0], L_0x557c9ddabfc0, L_0x7fec501b5450;
L_0x557c9ddac2c0 .cmp/eq 32, L_0x557c9ddabd60, L_0x7fec501b5498;
L_0x557c9ddac7d0 .concat [ 6 26 0 0], L_0x557c9ddaa170, L_0x7fec501b54e0;
L_0x557c9ddac8c0 .cmp/eq 32, L_0x557c9ddac7d0, L_0x7fec501b5528;
L_0x557c9ddacad0 .part v0x557c9dd99340_0, 0, 6;
L_0x557c9ddacb70 .cmp/eq 6, L_0x557c9ddacad0, L_0x7fec501b5570;
L_0x557c9ddacef0 .concat [ 6 26 0 0], L_0x557c9ddaa170, L_0x7fec501b55b8;
L_0x557c9ddacfe0 .cmp/eq 32, L_0x557c9ddacef0, L_0x7fec501b5600;
L_0x557c9ddad210 .concat [ 6 26 0 0], L_0x557c9ddaa170, L_0x7fec501b5648;
L_0x557c9ddad300 .cmp/eq 32, L_0x557c9ddad210, L_0x7fec501b5690;
L_0x557c9ddad6d0 .concat [ 6 26 0 0], L_0x557c9ddaa170, L_0x7fec501b56d8;
L_0x557c9ddad7c0 .cmp/eq 32, L_0x557c9ddad6d0, L_0x7fec501b5720;
L_0x557c9ddada10 .part v0x557c9dd99340_0, 0, 6;
L_0x557c9ddadab0 .cmp/eq 6, L_0x557c9ddada10, L_0x7fec501b5768;
L_0x557c9ddadd10 .part v0x557c9dd99340_0, 0, 6;
L_0x557c9ddaddb0 .cmp/eq 6, L_0x557c9ddadd10, L_0x7fec501b57b0;
L_0x557c9ddae150 .part L_0x557c9ddaa210, 3, 2;
L_0x557c9ddae240 .cmp/eq 2, L_0x557c9ddae150, L_0x7fec501b57f8;
L_0x557c9ddae4c0 .cmp/eq 6, L_0x557c9ddaa210, L_0x7fec501b5840;
L_0x557c9ddae6c0 .cmp/eq 6, L_0x557c9ddaa210, L_0x7fec501b5888;
L_0x557c9ddaeb20 .cmp/eq 6, L_0x557c9ddaa210, L_0x7fec501b58d0;
L_0x557c9ddae9c0 .cmp/eq 6, L_0x557c9ddaa210, L_0x7fec501b5918;
L_0x557c9ddaf200 .functor MUXZ 1, L_0x7fec501b5960, L_0x557c9ddab900, L_0x557c9ddb3530, C4<>;
L_0x557c9ddaf5b0 .part v0x557c9dd99340_0, 21, 5;
L_0x557c9ddaf810 .part v0x557c9dd99340_0, 16, 5;
L_0x557c9ddaf900 .part v0x557c9dd99340_0, 11, 5;
L_0x557c9ddafb20 .part v0x557c9dd99340_0, 16, 5;
L_0x557c9ddafbc0 .functor MUXZ 5, L_0x557c9ddafb20, L_0x557c9ddaf900, L_0x557c9dd2aac0, C4<>;
L_0x557c9ddafee0 .functor MUXZ 5, L_0x557c9ddafbc0, L_0x7fec501b59a8, L_0x557c9ddac600, C4<>;
L_0x557c9ddb02c0 .arith/sum 32, L_0x557c9ddb2b20, L_0x7fec501b59f0;
L_0x557c9ddb0570 .functor MUXZ 32, v0x557c9dd8c840_0, v0x557c9dd98f70_0, L_0x557c9dd704a0, C4<>;
L_0x557c9ddb0700 .functor MUXZ 32, L_0x557c9ddb0570, v0x557c9dd8e3b0_0, L_0x557c9ddaf140, C4<>;
L_0x557c9ddb0a40 .functor MUXZ 32, L_0x557c9ddb0700, v0x557c9dd8db60_0, L_0x557c9ddaec10, C4<>;
L_0x557c9ddb0bd0 .functor MUXZ 32, L_0x557c9ddb0a40, L_0x557c9ddb02c0, L_0x557c9ddb0180, C4<>;
L_0x557c9ddb2b20 .arith/sum 32, v0x557c9dd8d470_0, L_0x7fec501b5b10;
L_0x557c9ddb2d20 .part v0x557c9dd99340_0, 15, 1;
L_0x557c9ddb2f90 .functor MUXZ 16, L_0x7fec501b5ba0, L_0x7fec501b5b58, L_0x557c9ddb2d20, C4<>;
L_0x557c9ddb3120 .part v0x557c9dd99340_0, 0, 16;
L_0x557c9ddb33a0 .concat [ 16 16 0 0], L_0x557c9ddb3120, L_0x557c9ddb2f90;
S_0x557c9dd8b500 .scope module, "cpu_alu" "alu" 8 157, 4 1 0, S_0x557c9dd8b1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x557c9dd8b8a0_0 .net *"_ivl_10", 15 0, L_0x557c9ddb2220;  1 drivers
L_0x7fec501b5ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557c9dd8b9a0_0 .net/2u *"_ivl_14", 15 0, L_0x7fec501b5ac8;  1 drivers
v0x557c9dd8ba80_0 .net *"_ivl_17", 15 0, L_0x557c9ddb2490;  1 drivers
v0x557c9dd8bb40_0 .net *"_ivl_5", 0 0, L_0x557c9ddb1b00;  1 drivers
v0x557c9dd8bc20_0 .net *"_ivl_6", 15 0, L_0x557c9ddb1ba0;  1 drivers
v0x557c9dd8bd50_0 .net *"_ivl_9", 15 0, L_0x557c9ddb1f70;  1 drivers
v0x557c9dd8be30_0 .net "addr_rt", 4 0, L_0x557c9ddb27c0;  1 drivers
v0x557c9dd8bf10_0 .var "b_flag", 0 0;
v0x557c9dd8bfd0_0 .net "funct", 5 0, L_0x557c9ddb1a60;  1 drivers
v0x557c9dd8c140_0 .var "hi", 31 0;
v0x557c9dd8c220_0 .net "instructionword", 31 0, v0x557c9dd99340_0;  alias, 1 drivers
v0x557c9dd8c300_0 .var "lo", 31 0;
v0x557c9dd8c3e0_0 .var "memaddroffset", 31 0;
v0x557c9dd8c4c0_0 .var "multresult", 63 0;
v0x557c9dd8c5a0_0 .net "op1", 31 0, L_0x557c9ddb1610;  alias, 1 drivers
v0x557c9dd8c680_0 .net "op2", 31 0, L_0x557c9ddb1760;  alias, 1 drivers
v0x557c9dd8c760_0 .net "opcode", 5 0, L_0x557c9ddb19c0;  1 drivers
v0x557c9dd8c840_0 .var "result", 31 0;
v0x557c9dd8c920_0 .net "shamt", 4 0, L_0x557c9ddb26c0;  1 drivers
v0x557c9dd8ca00_0 .net/s "sign_op1", 31 0, L_0x557c9ddb1610;  alias, 1 drivers
v0x557c9dd8cac0_0 .net/s "sign_op2", 31 0, L_0x557c9ddb1760;  alias, 1 drivers
v0x557c9dd8cb90_0 .net "simmediatedata", 31 0, L_0x557c9ddb2300;  1 drivers
v0x557c9dd8cc50_0 .net "simmediatedatas", 31 0, L_0x557c9ddb2300;  alias, 1 drivers
v0x557c9dd8cd40_0 .net "uimmediatedata", 31 0, L_0x557c9ddb2580;  1 drivers
v0x557c9dd8ce00_0 .net "unsign_op1", 31 0, L_0x557c9ddb1610;  alias, 1 drivers
v0x557c9dd8cec0_0 .net "unsign_op2", 31 0, L_0x557c9ddb1760;  alias, 1 drivers
v0x557c9dd8cfd0_0 .var "unsigned_result", 31 0;
E_0x557c9dca36d0/0 .event anyedge, v0x557c9dd8c760_0, v0x557c9dd8bfd0_0, v0x557c9dd8c680_0, v0x557c9dd8c920_0;
E_0x557c9dca36d0/1 .event anyedge, v0x557c9dd8c5a0_0, v0x557c9dd8c4c0_0, v0x557c9dd8be30_0, v0x557c9dd8cb90_0;
E_0x557c9dca36d0/2 .event anyedge, v0x557c9dd8cd40_0, v0x557c9dd8cfd0_0;
E_0x557c9dca36d0 .event/or E_0x557c9dca36d0/0, E_0x557c9dca36d0/1, E_0x557c9dca36d0/2;
L_0x557c9ddb19c0 .part v0x557c9dd99340_0, 26, 6;
L_0x557c9ddb1a60 .part v0x557c9dd99340_0, 0, 6;
L_0x557c9ddb1b00 .part v0x557c9dd99340_0, 15, 1;
LS_0x557c9ddb1ba0_0_0 .concat [ 1 1 1 1], L_0x557c9ddb1b00, L_0x557c9ddb1b00, L_0x557c9ddb1b00, L_0x557c9ddb1b00;
LS_0x557c9ddb1ba0_0_4 .concat [ 1 1 1 1], L_0x557c9ddb1b00, L_0x557c9ddb1b00, L_0x557c9ddb1b00, L_0x557c9ddb1b00;
LS_0x557c9ddb1ba0_0_8 .concat [ 1 1 1 1], L_0x557c9ddb1b00, L_0x557c9ddb1b00, L_0x557c9ddb1b00, L_0x557c9ddb1b00;
LS_0x557c9ddb1ba0_0_12 .concat [ 1 1 1 1], L_0x557c9ddb1b00, L_0x557c9ddb1b00, L_0x557c9ddb1b00, L_0x557c9ddb1b00;
L_0x557c9ddb1ba0 .concat [ 4 4 4 4], LS_0x557c9ddb1ba0_0_0, LS_0x557c9ddb1ba0_0_4, LS_0x557c9ddb1ba0_0_8, LS_0x557c9ddb1ba0_0_12;
L_0x557c9ddb1f70 .part v0x557c9dd99340_0, 0, 16;
L_0x557c9ddb2220 .concat [ 16 0 0 0], L_0x557c9ddb1f70;
L_0x557c9ddb2300 .concat [ 16 16 0 0], L_0x557c9ddb2220, L_0x557c9ddb1ba0;
L_0x557c9ddb2490 .part v0x557c9dd99340_0, 0, 16;
L_0x557c9ddb2580 .concat [ 16 16 0 0], L_0x557c9ddb2490, L_0x7fec501b5ac8;
L_0x557c9ddb26c0 .part v0x557c9dd99340_0, 6, 5;
L_0x557c9ddb27c0 .part v0x557c9dd99340_0, 16, 5;
S_0x557c9dd8d200 .scope module, "cpu_pc" "pc" 8 231, 9 1 0, S_0x557c9dd8b1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x557c9dd8d3b0_0 .net "clk", 0 0, v0x557c9dd98c50_0;  alias, 1 drivers
v0x557c9dd8d470_0 .var "curr_addr", 31 0;
v0x557c9dd8d550_0 .net "enable", 0 0, L_0x557c9ddb36b0;  alias, 1 drivers
v0x557c9dd8d5f0_0 .net "next_addr", 31 0, v0x557c9dd97ad0_0;  1 drivers
v0x557c9dd8d6d0_0 .net "reset", 0 0, v0x557c9dd994d0_0;  alias, 1 drivers
S_0x557c9dd8d880 .scope module, "hi" "hl_reg" 8 184, 10 1 0, S_0x557c9dd8b1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x557c9dd8da90_0 .net "clk", 0 0, v0x557c9dd98c50_0;  alias, 1 drivers
v0x557c9dd8db60_0 .var "data", 31 0;
v0x557c9dd8dc20_0 .net "data_in", 31 0, v0x557c9dd8c140_0;  alias, 1 drivers
v0x557c9dd8dd20_0 .net "data_out", 31 0, v0x557c9dd8db60_0;  alias, 1 drivers
v0x557c9dd8dde0_0 .net "enable", 0 0, L_0x557c9ddb28d0;  alias, 1 drivers
v0x557c9dd8def0_0 .net "reset", 0 0, v0x557c9dd994d0_0;  alias, 1 drivers
S_0x557c9dd8e040 .scope module, "lo" "hl_reg" 8 176, 10 1 0, S_0x557c9dd8b1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x557c9dd8e2a0_0 .net "clk", 0 0, v0x557c9dd98c50_0;  alias, 1 drivers
v0x557c9dd8e3b0_0 .var "data", 31 0;
v0x557c9dd8e490_0 .net "data_in", 31 0, v0x557c9dd8c300_0;  alias, 1 drivers
v0x557c9dd8e560_0 .net "data_out", 31 0, v0x557c9dd8e3b0_0;  alias, 1 drivers
v0x557c9dd8e620_0 .net "enable", 0 0, L_0x557c9ddb28d0;  alias, 1 drivers
v0x557c9dd8e710_0 .net "reset", 0 0, v0x557c9dd994d0_0;  alias, 1 drivers
S_0x557c9dd8e880 .scope module, "register" "regfile" 8 123, 11 1 0, S_0x557c9dd8b1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x557c9ddb0360 .functor BUFZ 32, L_0x557c9ddb0f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x557c9ddb13d0 .functor BUFZ 32, L_0x557c9ddb11f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557c9dd8f710_2 .array/port v0x557c9dd8f710, 2;
L_0x557c9ddb14e0 .functor BUFZ 32, v0x557c9dd8f710_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557c9dd8ebc0_0 .net *"_ivl_0", 31 0, L_0x557c9ddb0f70;  1 drivers
v0x557c9dd8ecc0_0 .net *"_ivl_10", 6 0, L_0x557c9ddb1290;  1 drivers
L_0x7fec501b5a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557c9dd8eda0_0 .net *"_ivl_13", 1 0, L_0x7fec501b5a80;  1 drivers
v0x557c9dd8ee60_0 .net *"_ivl_2", 6 0, L_0x557c9ddb1010;  1 drivers
L_0x7fec501b5a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557c9dd8ef40_0 .net *"_ivl_5", 1 0, L_0x7fec501b5a38;  1 drivers
v0x557c9dd8f070_0 .net *"_ivl_8", 31 0, L_0x557c9ddb11f0;  1 drivers
v0x557c9dd8f150_0 .net "r_clk", 0 0, v0x557c9dd98c50_0;  alias, 1 drivers
v0x557c9dd8f1f0_0 .net "r_clk_enable", 0 0, v0x557c9dd98cf0_0;  alias, 1 drivers
v0x557c9dd8f2b0_0 .net "read_data1", 31 0, L_0x557c9ddb0360;  alias, 1 drivers
v0x557c9dd8f390_0 .net "read_data2", 31 0, L_0x557c9ddb13d0;  alias, 1 drivers
v0x557c9dd8f470_0 .net "read_reg1", 4 0, L_0x557c9ddaf5b0;  alias, 1 drivers
v0x557c9dd8f550_0 .net "read_reg2", 4 0, L_0x557c9ddaf810;  alias, 1 drivers
v0x557c9dd8f630_0 .net "register_v0", 31 0, L_0x557c9ddb14e0;  alias, 1 drivers
v0x557c9dd8f710 .array "registers", 0 31, 31 0;
v0x557c9dd8fce0_0 .net "reset", 0 0, v0x557c9dd994d0_0;  alias, 1 drivers
v0x557c9dd8fd80_0 .net "write_control", 0 0, L_0x557c9ddb0070;  alias, 1 drivers
v0x557c9dd8fe40_0 .net "write_data", 31 0, L_0x557c9ddb0bd0;  alias, 1 drivers
v0x557c9dd90030_0 .net "write_reg", 4 0, L_0x557c9ddafee0;  alias, 1 drivers
L_0x557c9ddb0f70 .array/port v0x557c9dd8f710, L_0x557c9ddb1010;
L_0x557c9ddb1010 .concat [ 5 2 0 0], L_0x557c9ddaf5b0, L_0x7fec501b5a38;
L_0x557c9ddb11f0 .array/port v0x557c9dd8f710, L_0x557c9ddb1290;
L_0x557c9ddb1290 .concat [ 5 2 0 0], L_0x557c9ddaf810, L_0x7fec501b5a80;
    .scope S_0x557c9dd57e20;
T_0 ;
    %wait E_0x557c9dccbee0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
    %load/vec4 v0x557c9dd888a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x557c9dd881a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x557c9dd88c00_0;
    %ix/getv 4, v0x557c9dd88a60_0;
    %shiftl 4;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x557c9dd88c00_0;
    %ix/getv 4, v0x557c9dd88a60_0;
    %shiftr 4;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x557c9dd88c00_0;
    %ix/getv 4, v0x557c9dd88a60_0;
    %shiftr/s 4;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x557c9dd88c00_0;
    %load/vec4 v0x557c9dd88ee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x557c9dd88c00_0;
    %load/vec4 v0x557c9dd88ee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x557c9dd88c00_0;
    %load/vec4 v0x557c9dd88ee0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x557c9dd88b40_0;
    %pad/s 64;
    %load/vec4 v0x557c9dd88c00_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x557c9dd88600_0, 0, 64;
    %load/vec4 v0x557c9dd88600_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x557c9dd88280_0, 0, 32;
    %load/vec4 v0x557c9dd88600_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x557c9dd88440_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %pad/u 64;
    %load/vec4 v0x557c9dd88fa0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x557c9dd88600_0, 0, 64;
    %load/vec4 v0x557c9dd88600_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x557c9dd88280_0, 0, 32;
    %load/vec4 v0x557c9dd88600_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x557c9dd88440_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88c00_0;
    %mod/s;
    %store/vec4 v0x557c9dd88280_0, 0, 32;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88c00_0;
    %div/s;
    %store/vec4 v0x557c9dd88440_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88fa0_0;
    %mod;
    %store/vec4 v0x557c9dd88280_0, 0, 32;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88fa0_0;
    %div;
    %store/vec4 v0x557c9dd88440_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x557c9dd886e0_0;
    %store/vec4 v0x557c9dd88280_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x557c9dd886e0_0;
    %store/vec4 v0x557c9dd88440_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88c00_0;
    %add;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88fa0_0;
    %add;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88fa0_0;
    %sub;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88fa0_0;
    %and;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88fa0_0;
    %or;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88fa0_0;
    %xor;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88fa0_0;
    %or;
    %inv;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88c00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88fa0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x557c9dd88000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x557c9dd88b40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x557c9dd88b40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x557c9dd88b40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x557c9dd88b40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88c00_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd887c0_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x557c9dd88b40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x557c9dd88b40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd880e0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88ca0_0;
    %add;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88ca0_0;
    %add;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88ca0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88d60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88e20_0;
    %and;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88e20_0;
    %or;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x557c9dd88ee0_0;
    %load/vec4 v0x557c9dd88e20_0;
    %xor;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x557c9dd88e20_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x557c9dd890b0_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88ca0_0;
    %add;
    %store/vec4 v0x557c9dd88520_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88ca0_0;
    %add;
    %store/vec4 v0x557c9dd88520_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88ca0_0;
    %add;
    %store/vec4 v0x557c9dd88520_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88ca0_0;
    %add;
    %store/vec4 v0x557c9dd88520_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88ca0_0;
    %add;
    %store/vec4 v0x557c9dd88520_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88ca0_0;
    %add;
    %store/vec4 v0x557c9dd88520_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88ca0_0;
    %add;
    %store/vec4 v0x557c9dd88520_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x557c9dd88b40_0;
    %load/vec4 v0x557c9dd88ca0_0;
    %add;
    %store/vec4 v0x557c9dd88520_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x557c9dd890b0_0;
    %store/vec4 v0x557c9dd88980_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x557c9dd69420;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x557c9dd89990_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x557c9dd89b60_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557c9dd89c20_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x557c9dd89500_0, 0, 16;
    %load/vec4 v0x557c9dd89990_0;
    %load/vec4 v0x557c9dd89b60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c9dd89c20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c9dd89500_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557c9dd895c0_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x557c9dd895c0_0 {0 0 0};
    %load/vec4 v0x557c9dd895c0_0;
    %store/vec4 v0x557c9dd896a0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x557c9dd89830_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x557c9dd898d0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x557c9dd89a70_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x557c9dd89d00_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x557c9dd893a0_0, 0, 6;
    %load/vec4 v0x557c9dd89d00_0;
    %load/vec4 v0x557c9dd893a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557c9dd896a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557c9dd89b60_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x557c9dd89c20_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x557c9dd89a70_0 {0 0 0};
    %load/vec4 v0x557c9dd89a70_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x557c9dd89460_0;
    %load/vec4 v0x557c9dd89760_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x557c9dd892e0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x557c9dd8e880;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557c9dd8f710, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x557c9dd8e880;
T_3 ;
    %wait E_0x557c9dcc9250;
    %load/vec4 v0x557c9dd8fce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x557c9dd8f1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x557c9dd8fd80_0;
    %load/vec4 v0x557c9dd90030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x557c9dd8fe40_0;
    %load/vec4 v0x557c9dd90030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557c9dd8f710, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557c9dd8b500;
T_4 ;
    %wait E_0x557c9dca36d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
    %load/vec4 v0x557c9dd8c760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x557c9dd8bfd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x557c9dd8cac0_0;
    %ix/getv 4, v0x557c9dd8c920_0;
    %shiftl 4;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x557c9dd8cac0_0;
    %ix/getv 4, v0x557c9dd8c920_0;
    %shiftr 4;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x557c9dd8cac0_0;
    %ix/getv 4, v0x557c9dd8c920_0;
    %shiftr/s 4;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x557c9dd8cac0_0;
    %load/vec4 v0x557c9dd8ce00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x557c9dd8cac0_0;
    %load/vec4 v0x557c9dd8ce00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x557c9dd8cac0_0;
    %load/vec4 v0x557c9dd8ce00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %pad/s 64;
    %load/vec4 v0x557c9dd8cac0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x557c9dd8c4c0_0, 0, 64;
    %load/vec4 v0x557c9dd8c4c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x557c9dd8c140_0, 0, 32;
    %load/vec4 v0x557c9dd8c4c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x557c9dd8c300_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %pad/u 64;
    %load/vec4 v0x557c9dd8cec0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x557c9dd8c4c0_0, 0, 64;
    %load/vec4 v0x557c9dd8c4c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x557c9dd8c140_0, 0, 32;
    %load/vec4 v0x557c9dd8c4c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x557c9dd8c300_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cac0_0;
    %mod/s;
    %store/vec4 v0x557c9dd8c140_0, 0, 32;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cac0_0;
    %div/s;
    %store/vec4 v0x557c9dd8c300_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cec0_0;
    %mod;
    %store/vec4 v0x557c9dd8c140_0, 0, 32;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cec0_0;
    %div;
    %store/vec4 v0x557c9dd8c300_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x557c9dd8c5a0_0;
    %store/vec4 v0x557c9dd8c140_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x557c9dd8c5a0_0;
    %store/vec4 v0x557c9dd8c300_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cac0_0;
    %add;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cec0_0;
    %add;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cec0_0;
    %sub;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cec0_0;
    %and;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cec0_0;
    %or;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cec0_0;
    %xor;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cec0_0;
    %or;
    %inv;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cac0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x557c9dd8be30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cac0_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8c680_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd8bf10_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cb90_0;
    %add;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cb90_0;
    %add;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cb90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cc50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cd40_0;
    %and;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cd40_0;
    %or;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x557c9dd8ce00_0;
    %load/vec4 v0x557c9dd8cd40_0;
    %xor;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x557c9dd8cd40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x557c9dd8cfd0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cb90_0;
    %add;
    %store/vec4 v0x557c9dd8c3e0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cb90_0;
    %add;
    %store/vec4 v0x557c9dd8c3e0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cb90_0;
    %add;
    %store/vec4 v0x557c9dd8c3e0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cb90_0;
    %add;
    %store/vec4 v0x557c9dd8c3e0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cb90_0;
    %add;
    %store/vec4 v0x557c9dd8c3e0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cb90_0;
    %add;
    %store/vec4 v0x557c9dd8c3e0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cb90_0;
    %add;
    %store/vec4 v0x557c9dd8c3e0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x557c9dd8ca00_0;
    %load/vec4 v0x557c9dd8cb90_0;
    %add;
    %store/vec4 v0x557c9dd8c3e0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x557c9dd8cfd0_0;
    %store/vec4 v0x557c9dd8c840_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x557c9dd8e040;
T_5 ;
    %wait E_0x557c9dcc9250;
    %load/vec4 v0x557c9dd8e710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557c9dd8e3b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557c9dd8e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x557c9dd8e490_0;
    %assign/vec4 v0x557c9dd8e3b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557c9dd8d880;
T_6 ;
    %wait E_0x557c9dcc9250;
    %load/vec4 v0x557c9dd8def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557c9dd8db60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x557c9dd8dde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x557c9dd8dc20_0;
    %assign/vec4 v0x557c9dd8db60_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557c9dd8d200;
T_7 ;
    %wait E_0x557c9dcc9250;
    %load/vec4 v0x557c9dd8d6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x557c9dd8d470_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x557c9dd8d550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x557c9dd8d5f0_0;
    %assign/vec4 v0x557c9dd8d470_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557c9dd8b1e0;
T_8 ;
    %wait E_0x557c9dcc9250;
    %vpi_call/w 8 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x557c9dd966c0_0, v0x557c9dd95780_0, v0x557c9dd981f0_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x557c9dd97ee0_0, v0x557c9dd98080_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x557c9dd97df0_0, v0x557c9dd97fb0_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x557c9dd982b0_0, v0x557c9dd98740_0, v0x557c9dd98470_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x557c9dd97200_0, v0x557c9dd988b0_0, v0x557c9dd98810_0, v0x557c9dd96b20_0, v0x557c9dd96390_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "pc=%h", v0x557c9dd95d00_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x557c9dd8b1e0;
T_9 ;
    %wait E_0x557c9dccae50;
    %load/vec4 v0x557c9dd95a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x557c9dd95dd0_0;
    %load/vec4 v0x557c9dd97bc0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x557c9dd97ad0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x557c9dd96780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x557c9dd95dd0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x557c9dd966c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x557c9dd97ad0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x557c9dd96820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x557c9dd97df0_0;
    %store/vec4 v0x557c9dd97ad0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x557c9dd95dd0_0;
    %store/vec4 v0x557c9dd97ad0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x557c9dd8b1e0;
T_10 ;
    %wait E_0x557c9dcc9250;
    %load/vec4 v0x557c9dd98610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd95c60_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x557c9dd95d00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x557c9dd95c60_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x557c9dd579f0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd98c50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x557c9dd98c50_0;
    %inv;
    %store/vec4 v0x557c9dd98c50_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x557c9dd579f0;
T_12 ;
    %fork t_1, S_0x557c9dd69050;
    %jmp t_0;
    .scope S_0x557c9dd69050;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd994d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557c9dd98cf0_0, 0, 1;
    %wait E_0x557c9dcc9250;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557c9dd994d0_0, 0, 1;
    %wait E_0x557c9dcc9250;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557c9dd8a860_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x557c9dd98f70_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x557c9dd8ab30_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557c9dd8add0_0, 0, 5;
    %load/vec4 v0x557c9dd8a860_0;
    %store/vec4 v0x557c9dd8af40_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557c9dd8a920_0, 0, 16;
    %load/vec4 v0x557c9dd8ab30_0;
    %load/vec4 v0x557c9dd8add0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c9dd8af40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c9dd8a920_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557c9dd8aa00_0, 0, 32;
    %load/vec4 v0x557c9dd8aa00_0;
    %store/vec4 v0x557c9dd99340_0, 0, 32;
    %load/vec4 v0x557c9dd98f70_0;
    %load/vec4 v0x557c9dd8a860_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x557c9dd98f70_0, 0, 32;
    %wait E_0x557c9dcc9250;
    %delay 2, 0;
    %load/vec4 v0x557c9dd99040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x557c9dd98e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x557c9dd8a860_0;
    %addi 1, 0, 5;
    %store/vec4 v0x557c9dd8a860_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557c9dd8a860_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x557c9dd8ab30_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x557c9dd8a780_0, 0, 6;
    %pushi/vec4 33, 0, 7;
    %load/vec4 v0x557c9dd8a860_0;
    %pad/u 7;
    %sub;
    %pad/u 5;
    %store/vec4 v0x557c9dd8b020_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557c9dd8add0_0, 0, 5;
    %load/vec4 v0x557c9dd8a860_0;
    %store/vec4 v0x557c9dd8af40_0, 0, 5;
    %load/vec4 v0x557c9dd8a860_0;
    %addi 15, 0, 5;
    %store/vec4 v0x557c9dd8acf0_0, 0, 5;
    %load/vec4 v0x557c9dd8ab30_0;
    %load/vec4 v0x557c9dd8add0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c9dd8af40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c9dd8acf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c9dd8b020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c9dd8a780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557c9dd8ac10_0, 0, 32;
    %load/vec4 v0x557c9dd8ac10_0;
    %store/vec4 v0x557c9dd99340_0, 0, 32;
    %wait E_0x557c9dcc9250;
    %delay 2, 0;
    %load/vec4 v0x557c9dd8a860_0;
    %addi 1, 0, 5;
    %store/vec4 v0x557c9dd8a860_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557c9dd8a860_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x557c9dd8b100_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x557c9dd8ab30_0, 0, 6;
    %load/vec4 v0x557c9dd8a860_0;
    %addi 15, 0, 5;
    %store/vec4 v0x557c9dd8add0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x557c9dd8af40_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x557c9dd8a920_0, 0, 16;
    %load/vec4 v0x557c9dd8ab30_0;
    %load/vec4 v0x557c9dd8add0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c9dd8af40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557c9dd8a920_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x557c9dd8aa00_0, 0, 32;
    %load/vec4 v0x557c9dd8aa00_0;
    %store/vec4 v0x557c9dd99340_0, 0, 32;
    %wait E_0x557c9dcc9250;
    %delay 2, 0;
    %load/vec4 v0x557c9dd8b100_0;
    %load/vec4 v0x557c9dd8a860_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x557c9dd8b100_0, 0, 32;
    %load/vec4 v0x557c9dd8b100_0;
    %pushi/vec4 33, 0, 32;
    %load/vec4 v0x557c9dd8a860_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x557c9dd8a680_0, 0, 32;
    %load/vec4 v0x557c9dd993e0_0;
    %load/vec4 v0x557c9dd8a680_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x557c9dd8a680_0, v0x557c9dd993e0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x557c9dd8a860_0;
    %addi 1, 0, 5;
    %store/vec4 v0x557c9dd8a860_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x557c9dd579f0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sll_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
