/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_L3_NOC_AVATAR_H
#define CSLR_L3_NOC_AVATAR_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GPMC_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_GPMC_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_GPMC_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_GPMC_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_GPMC_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_GPMC_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_GPMC_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_GPMC_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_GPMC_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_GPMC_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_GPMC_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gpmc_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DMM_P1_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_DMM_P1_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_DMM_P1_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_DMM_P1_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_DMM_P1_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_DMM_P1_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_DMM_P1_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_DMM_P1_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_DMM_P1_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_DMM_P1_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_DMM_P1_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dmm_p1_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_DSP1_SDMA_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dsp1_sdma_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_CFG_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_L4_CFG_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_L4_CFG_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_L4_CFG_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_L4_CFG_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_L4_CFG_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_L4_CFG_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_L4_CFG_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_cfg_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_DSP2_SDMA_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dsp2_sdma_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_VCP1_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_VCP1_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_VCP1_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_VCP1_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_VCP1_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_VCP1_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_VCP1_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_VCP1_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_VCP1_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_VCP1_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_VCP1_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_VCP1_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_VCP1_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_VCP1_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_vcp1_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_VCP2_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_VCP2_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_VCP2_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_VCP2_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_VCP2_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_VCP2_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_VCP2_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_VCP2_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_VCP2_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_VCP2_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_VCP2_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_VCP2_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_VCP2_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_VCP2_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_vcp2_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GRPX2D_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_GRPX2D_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_GRPX2D_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_GRPX2D_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_GRPX2D_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_GRPX2D_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_GRPX2D_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_GRPX2D_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_GRPX2D_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_GRPX2D_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_GRPX2D_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_grpx2d_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE1_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_EVE1_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_EVE1_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_EVE1_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_EVE1_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_EVE1_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_EVE1_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_EVE1_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_EVE1_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_EVE1_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_EVE1_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve1_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE2_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_EVE2_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_EVE2_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_EVE2_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_EVE2_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_EVE2_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_EVE2_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_EVE2_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_EVE2_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_EVE2_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_EVE2_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_EVE2_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_EVE2_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_EVE2_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve2_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE3_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_EVE3_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_EVE3_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_EVE3_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_EVE3_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_EVE3_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_EVE3_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_EVE3_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_EVE3_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_EVE3_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_EVE3_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_EVE3_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_EVE3_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_EVE3_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve3_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE4_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_EVE4_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_EVE4_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_EVE4_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_EVE4_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_EVE4_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_EVE4_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_EVE4_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_EVE4_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_EVE4_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_EVE4_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_EVE4_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_EVE4_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_EVE4_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve4_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_L4_PER_P8_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p8_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_OCMC_RAM1_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_ocmc_ram1_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_IPU1_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_IPU1_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_IPU1_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_IPU1_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_IPU1_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_IPU1_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_IPU1_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_IPU1_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_IPU1_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_IPU1_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_IPU1_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_ipu1_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_IPU2_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_IPU2_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_IPU2_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_IPU2_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_IPU2_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_IPU2_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_IPU2_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_IPU2_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_IPU2_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_IPU2_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_IPU2_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_IPU2_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_IPU2_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_IPU2_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_ipu2_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GPU_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_GPU_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_GPU_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_GPU_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_GPU_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_GPU_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_GPU_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_GPU_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_GPU_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_GPU_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_GPU_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_GPU_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_GPU_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_GPU_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gpu_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DMM_P2_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_DMM_P2_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_DMM_P2_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_DMM_P2_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_DMM_P2_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_DMM_P2_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_DMM_P2_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_DMM_P2_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_DMM_P2_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_DMM_P2_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_DMM_P2_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dmm_p2_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_PRUSS1_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_PRUSS1_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_PRUSS1_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_PRUSS1_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_PRUSS1_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_PRUSS1_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_PRUSS1_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_PRUSS1_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_PRUSS1_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_PRUSS1_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_PRUSS1_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_pruss1_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_PRUSS2_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_PRUSS2_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_PRUSS2_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_PRUSS2_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_PRUSS2_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_PRUSS2_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_PRUSS2_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_PRUSS2_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_PRUSS2_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_PRUSS2_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_PRUSS2_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_pruss2_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_IVA1_CONFIG_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_iva1_config_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_OCMC_RAM2_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_ocmc_ram2_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_IVA1_SL2IF_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_iva1_sl2if_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_OCMC_RAM3_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_ocmc_ram3_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_L4_PER_P0_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p0_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_L4_WKUP_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_L4_WKUP_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_L4_WKUP_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_L4_WKUP_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_L4_WKUP_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_L4_WKUP_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_L4_WKUP_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_wkup_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_OCMC_ROM_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_ocmc_rom_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_L4_PER_P1_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p1_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPCC_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_TPCC_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_TPCC_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_TPCC_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_TPCC_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_TPCC_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_TPCC_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_TPCC_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_TPCC_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_TPCC_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_TPCC_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tpcc_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_L4_PER_P2_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p2_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MMU1_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_MMU1_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_MMU1_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_MMU1_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_MMU1_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_MMU1_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_MMU1_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_MMU1_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_MMU1_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_MMU1_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_MMU1_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mmu1_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_L4_PER_P3_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p3_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_L4_PER_P4_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p4_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_L4_PER_P5_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p5_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_L4_PER_P6_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p6_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_L4_PER_P7_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p7_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MMU2_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_MMU2_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_MMU2_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_MMU2_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_MMU2_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_MMU2_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_MMU2_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_MMU2_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_MMU2_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_MMU2_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_MMU2_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mmu2_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSS_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_DSS_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_DSS_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_DSS_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_DSS_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_DSS_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_DSS_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_DSS_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_DSS_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_DSS_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_DSS_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dss_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_AES1_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_AES1_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_AES1_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_AES1_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_AES1_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_AES1_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_AES1_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_AES1_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_AES1_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_AES1_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_AES1_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_aes1_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPTC2_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_TPTC2_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_TPTC2_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_TPTC2_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_TPTC2_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_TPTC2_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_TPTC2_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_TPTC2_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_TPTC2_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_TPTC2_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_TPTC2_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tptc2_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_AES2_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_AES2_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_AES2_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_AES2_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_AES2_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_AES2_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_AES2_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_AES2_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_AES2_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_AES2_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_AES2_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_aes2_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPTC1_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_TPTC1_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_TPTC1_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_TPTC1_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_TPTC1_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_TPTC1_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_TPTC1_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_TPTC1_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_TPTC1_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_TPTC1_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_TPTC1_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tptc1_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MCASP1_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_MCASP1_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_MCASP1_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_MCASP1_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_MCASP1_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_MCASP1_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_MCASP1_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_MCASP1_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_MCASP1_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_MCASP1_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_MCASP1_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mcasp1_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MCASP2_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_MCASP2_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_MCASP2_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_MCASP2_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_MCASP2_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_MCASP2_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_MCASP2_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_MCASP2_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_MCASP2_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_MCASP2_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_MCASP2_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_MCASP2_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_MCASP2_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_MCASP2_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mcasp2_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MCASP3_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_MCASP3_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_MCASP3_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_MCASP3_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_MCASP3_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_MCASP3_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_MCASP3_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_MCASP3_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_MCASP3_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_MCASP3_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_MCASP3_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_MCASP3_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_MCASP3_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_MCASP3_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mcasp3_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_TSC_ADC_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_TSC_ADC_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_TSC_ADC_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_TSC_ADC_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_TSC_ADC_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_TSC_ADC_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_TSC_ADC_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tsc_adc_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_SHA2MD5_P1_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_sha2md5_p1_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_SHA2MD5_P2_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_sha2md5_p2_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_PCIE1_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_PCIE1_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_PCIE1_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_PCIE1_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_PCIE1_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_PCIE1_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_PCIE1_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_PCIE1_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_PCIE1_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_PCIE1_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_PCIE1_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_pcie1_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_PCIE2_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_PCIE2_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_PCIE2_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_PCIE2_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_PCIE2_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_PCIE2_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_PCIE2_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_PCIE2_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_PCIE2_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_PCIE2_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_PCIE2_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_PCIE2_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_PCIE2_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_PCIE2_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_pcie2_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_QSPI_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_QSPI_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK1_QSPI_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_QSPI_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK1_QSPI_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK1_QSPI_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_QSPI_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_QSPI_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK1_QSPI_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_QSPI_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK1_QSPI_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_qspi_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_HOST_CLK1_2
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_HOST_CLK1_2_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_HOST_CLK1_2_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[52];
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_MAIN;
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_HDR;
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_INFO;
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_WR;
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_ADDR;
    volatile Uint32 CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_DECERR;
    volatile Uint8  RSVD1[136];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_host_clk1_2Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_FLAGMUX_CLK1MERGE_MASK0;
    volatile Uint32 CLK1_FLAGMUX_CLK1MERGE_REGERR0;
    volatile Uint32 CLK1_FLAGMUX_CLK1MERGE_MASK1;
    volatile Uint32 CLK1_FLAGMUX_CLK1MERGE_REGERR1;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_flagmux_clk1mergeRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_FLAGMUX_CLK1_1_MASK0;
    volatile Uint32 CLK1_FLAGMUX_CLK1_1_REGERR0;
    volatile Uint32 CLK1_FLAGMUX_CLK1_1_MASK1;
    volatile Uint32 CLK1_FLAGMUX_CLK1_1_REGERR1;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_flagmux_clk1_1Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_FLAGMUX_CLK1_2_MASK0;
    volatile Uint32 CLK1_FLAGMUX_CLK1_2_REGERR0;
    volatile Uint32 CLK1_FLAGMUX_CLK1_2_MASK1;
    volatile Uint32 CLK1_FLAGMUX_CLK1_2_REGERR1;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_flagmux_clk1_2Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_MMU1_BW_LIMITER_BANDWIDTH_FRACTIONAL;
    volatile Uint32 CLK1_MMU1_BW_LIMITER_BANDWIDTH_INTEGER;
    volatile Uint32 CLK1_MMU1_BW_LIMITER_WATERMARK_0;
    volatile Uint32 CLK1_MMU1_BW_LIMITER_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mmu1_bw_limiterRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_MMU2_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_MMU2_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_MMU2_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_MMU2_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mmu2_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL;
    volatile Uint32 CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_INTEGER;
    volatile Uint32 CLK1_TPTC1_RD_BW_LIMITER_WATERMARK_0;
    volatile Uint32 CLK1_TPTC1_RD_BW_LIMITER_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tptc1_rd_bw_limiterRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL;
    volatile Uint32 CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_INTEGER;
    volatile Uint32 CLK1_TPTC2_RD_BW_LIMITER_WATERMARK_0;
    volatile Uint32 CLK1_TPTC2_RD_BW_LIMITER_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tptc2_rd_bw_limiterRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL;
    volatile Uint32 CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_INTEGER;
    volatile Uint32 CLK1_TPTC1_WR_BW_LIMITER_WATERMARK_0;
    volatile Uint32 CLK1_TPTC1_WR_BW_LIMITER_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tptc1_wr_bw_limiterRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL;
    volatile Uint32 CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_INTEGER;
    volatile Uint32 CLK1_TPTC2_WR_BW_LIMITER_WATERMARK_0;
    volatile Uint32 CLK1_TPTC2_WR_BW_LIMITER_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tptc2_wr_bw_limiterRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL;
    volatile Uint32 CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_INTEGER;
    volatile Uint32 CLK1_VPE_P2_BW_LIMITER_WATERMARK_0;
    volatile Uint32 CLK1_VPE_P2_BW_LIMITER_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_vpe_p2_bw_limiterRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL;
    volatile Uint32 CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_INTEGER;
    volatile Uint32 CLK1_VPE_P1_BW_LIMITER_WATERMARK_0;
    volatile Uint32 CLK1_VPE_P1_BW_LIMITER_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_vpe_p1_bw_limiterRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_EVE1_TC0_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_EVE1_TC0_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_EVE1_TC0_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_EVE1_TC0_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve1_tc0_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_EVE2_TC0_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_EVE2_TC0_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_EVE2_TC0_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_EVE2_TC0_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve2_tc0_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_EVE3_TC0_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_EVE3_TC0_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_EVE3_TC0_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_EVE3_TC0_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve3_tc0_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_EVE4_TC0_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_EVE4_TC0_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_EVE4_TC0_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_EVE4_TC0_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve4_tc0_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_EVE1_TC1_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_EVE1_TC1_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_EVE1_TC1_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_EVE1_TC1_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve1_tc1_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_EVE2_TC1_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_EVE2_TC1_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_EVE2_TC1_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_EVE2_TC1_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve2_tc1_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_EVE3_TC1_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_EVE3_TC1_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_EVE3_TC1_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_EVE3_TC1_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve3_tc1_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_EVE4_TC1_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_EVE4_TC1_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_EVE4_TC1_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_EVE4_TC1_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve4_tc1_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_DSP2_EDMA_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_DSP2_EDMA_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_DSP2_EDMA_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_DSP2_EDMA_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dsp2_edma_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_DSP1_EDMA_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_DSP1_EDMA_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_DSP1_EDMA_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_DSP1_EDMA_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dsp1_edma_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_DSP1_MDMA_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_DSP1_MDMA_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_DSP1_MDMA_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_DSP1_MDMA_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dsp1_mdma_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_DSP2_MDMA_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_DSP2_MDMA_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_DSP2_MDMA_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_DSP2_MDMA_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dsp2_mdma_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_GRPX2D_P1_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_GRPX2D_P1_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_GRPX2D_P1_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_GRPX2D_P1_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_grpx2d_p1_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_IVA1_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_IVA1_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_IVA1_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_IVA1_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_iva1_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_GRPX2D_P2_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_GRPX2D_P2_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_GRPX2D_P2_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_GRPX2D_P2_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_grpx2d_p2_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_GPU_P1_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_GPU_P1_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_GPU_P1_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_GPU_P1_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gpu_p1_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_GPU_P2_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_GPU_P2_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_GPU_P2_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_GPU_P2_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gpu_p2_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_PCIESS2_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_PCIESS2_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_PCIESS2_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_PCIESS2_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_pciess2_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_PCIESS1_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_PCIESS1_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_PCIESS1_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_PCIESS1_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_pciess1_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_GMAC_SW_BW_REGULATOR_BANDWIDTH;
    volatile Uint32 CLK1_GMAC_SW_BW_REGULATOR_WATERMARK;
    volatile Uint32 CLK1_GMAC_SW_BW_REGULATOR_PRESS;
    volatile Uint32 CLK1_GMAC_SW_BW_REGULATOR_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gmac_sw_bw_regulatorRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_FLAGMUX_CLK1_TIMEOUT1_MASK0;
    volatile Uint32 CLK1_FLAGMUX_CLK1_TIMEOUT1_REGERR0;
    volatile Uint8  RSVD0[240];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_flagmux_clk1_timeout1Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_FLAGMUX_CLK1_TIMEOUT2_MASK0;
    volatile Uint32 CLK1_FLAGMUX_CLK1_TIMEOUT2_REGERR0;
    volatile Uint8  RSVD0[240];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_flagmux_clk1_timeout2Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL;
    volatile Uint32 CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_INTEGER;
    volatile Uint32 CLK1_GRPX2D_P1_BW_LIMITER_WATERMARK_0;
    volatile Uint32 CLK1_GRPX2D_P1_BW_LIMITER_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_grpx2d_p1_bw_limiterRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL;
    volatile Uint32 CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_INTEGER;
    volatile Uint32 CLK1_GRPX2D_P2_BW_LIMITER_WATERMARK_0;
    volatile Uint32 CLK1_GRPX2D_P2_BW_LIMITER_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_grpx2d_p2_bw_limiterRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL;
    volatile Uint32 CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_INTEGER;
    volatile Uint32 CLK1_GPU_P1_BW_LIMITER_WATERMARK_0;
    volatile Uint32 CLK1_GPU_P1_BW_LIMITER_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gpu_p1_bw_limiterRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL;
    volatile Uint32 CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_INTEGER;
    volatile Uint32 CLK1_GPU_P2_BW_LIMITER_WATERMARK_0;
    volatile Uint32 CLK1_GPU_P2_BW_LIMITER_CLEARHISTORY;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gpu_p2_bw_limiterRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_HOST_CLK2_1
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_HOST_CLK2_1_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_HOST_CLK2_1_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[52];
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_MAIN;
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_HDR;
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_MSTADDR;
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_SLVADDR;
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_INFO;
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_WR;
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_ADDR;
    volatile Uint32 CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_DECERR;
    volatile Uint8  RSVD1[136];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_host_clk2_1Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_L3_INSTR_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK2_L3_INSTR_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK2_L3_INSTR_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK2_L3_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK2_L3_INSTR_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK2_L3_INSTR_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK2_L3_INSTR_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK2_L3_INSTR_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK2_L3_INSTR_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK2_L3_INSTR_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_l3_instr_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_FLAGMUX_CLK2_1_MASK0;
    volatile Uint32 CLK2_FLAGMUX_CLK2_1_REGERR0;
    volatile Uint32 CLK2_FLAGMUX_CLK2_1_MASK1;
    volatile Uint32 CLK2_FLAGMUX_CLK2_1_REGERR1;
    volatile Uint8  RSVD0[232];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_flagmux_clk2_1Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_NTTPADDR_0;
    volatile Uint8  RSVD1[44];
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN;
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR;
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MSTADDR;
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVADDR;
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_INFO;
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_OPCODE;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK2_DEBUGSS_CT_TBR_TARG_ADDRSPACESIZELOG;
    volatile Uint8  RSVD3[124];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_debugss_ct_tbr_targRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_FLAGMUX_CLK2_TIMEOUT_MASK0;
    volatile Uint32 CLK2_FLAGMUX_CLK2_TIMEOUT_REGERR0;
    volatile Uint8  RSVD0[240];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_flagmux_clk2_timeoutRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_FLAGMUX_STATCOLLS_MASK0;
    volatile Uint32 CLK2_FLAGMUX_STATCOLLS_REGERR0;
    volatile Uint8  RSVD0[240];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_flagmux_statcollsRegs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL0
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_STATCOLL0_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_STATCOLL0_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_STATCOLL0_EN;
    volatile Uint32 CLK2_STATCOLL0_SOFTEN;
    volatile Uint32 CLK2_STATCOLL0_IGNORESUSPEND;
    volatile Uint32 CLK2_STATCOLL0_TRIGEN;
    volatile Uint32 CLK2_STATCOLL0_REQEVT;
    volatile Uint32 CLK2_STATCOLL0_RSPEVT;
    volatile Uint32 CLK2_STATCOLL0_EVTMUX_SEL0;
    volatile Uint32 CLK2_STATCOLL0_EVTMUX_SEL1;
    volatile Uint32 CLK2_STATCOLL0_EVTMUX_SEL2;
    volatile Uint32 CLK2_STATCOLL0_EVTMUX_SEL3;
    volatile Uint32 CLK2_STATCOLL0_EVTMUX_SEL4;
    volatile Uint32 CLK2_STATCOLL0_EVTMUX_SEL5;
    volatile Uint32 CLK2_STATCOLL0_EVTMUX_SEL6;
    volatile Uint32 CLK2_STATCOLL0_EVTMUX_SEL7;
    volatile Uint32 CLK2_STATCOLL0_DUMP_IDENTIFIER;
    volatile Uint32 CLK2_STATCOLL0_DUMP_COLLECTTIME;
    volatile Uint32 CLK2_STATCOLL0_DUMP_SLVADDR;
    volatile Uint32 CLK2_STATCOLL0_DUMP_MSTADDR;
    volatile Uint32 CLK2_STATCOLL0_DUMP_SLVOFS;
    volatile Uint32 CLK2_STATCOLL0_DUMP_MODE;
    volatile Uint32 CLK2_STATCOLL0_DUMP_SEND;
    volatile Uint32 CLK2_STATCOLL0_DUMP_DISABLE;
    volatile Uint32 CLK2_STATCOLL0_DUMP_ALARM_TRIG;
    volatile Uint32 CLK2_STATCOLL0_DUMP_ALARM_MINVAL;
    volatile Uint32 CLK2_STATCOLL0_DUMP_ALARM_MAXVAL;
    volatile Uint32 CLK2_STATCOLL0_DUMP_ALARM_MODE0;
    volatile Uint32 CLK2_STATCOLL0_DUMP_ALARM_MODE1;
    volatile Uint32 CLK2_STATCOLL0_DUMP_ALARM_MODE2;
    volatile Uint32 CLK2_STATCOLL0_DUMP_ALARM_MODE3;
    volatile Uint32 CLK2_STATCOLL0_DUMP_ALARM_MODE4;
    volatile Uint32 CLK2_STATCOLL0_DUMP_ALARM_MODE5;
    volatile Uint32 CLK2_STATCOLL0_DUMP_ALARM_MODE6;
    volatile Uint32 CLK2_STATCOLL0_DUMP_ALARM_MODE7;
    volatile Uint32 CLK2_STATCOLL0_DUMP_CNT0;
    volatile Uint32 CLK2_STATCOLL0_DUMP_CNT1;
    volatile Uint32 CLK2_STATCOLL0_DUMP_CNT2;
    volatile Uint32 CLK2_STATCOLL0_DUMP_CNT3;
    volatile Uint32 CLK2_STATCOLL0_DUMP_CNT4;
    volatile Uint32 CLK2_STATCOLL0_DUMP_CNT5;
    volatile Uint32 CLK2_STATCOLL0_DUMP_CNT6;
    volatile Uint32 CLK2_STATCOLL0_DUMP_CNT7;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_GLOBALEN;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_ADDRMIN;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_ADDRMAX;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_ADDREN;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_EN0;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MASK0_MSTADDR;
    volatile Uint8  RSVD0[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MASK0_USERINFO;
    volatile Uint8  RSVD1[8];
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MATCH0_MSTADDR;
    volatile Uint8  RSVD2[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MATCH0_USERINFO;
    volatile Uint8  RSVD3[8];
    volatile Uint32 CLK2_STATCOLL0_FILTER0_EN1;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MASK1_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MASK1_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MASK1_MSTADDR;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MASK1_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MASK1_USERINFO;
    volatile Uint8  RSVD5[8];
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MATCH1_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MATCH1_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MATCH1_MSTADDR;
    volatile Uint8  RSVD6[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MATCH1_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER0_MATCH1_USERINFO;
    volatile Uint8  RSVD7[180];
    volatile Uint32 CLK2_STATCOLL0_OP0_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL0_OP0_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL0_OP0_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL0_OP0_SEL;
    volatile Uint8  RSVD8[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER1_GLOBALEN;
    volatile Uint32 CLK2_STATCOLL0_FILTER1_ADDRMIN;
    volatile Uint32 CLK2_STATCOLL0_FILTER1_ADDRMAX;
    volatile Uint32 CLK2_STATCOLL0_FILTER1_ADDREN;
    volatile Uint32 CLK2_STATCOLL0_FILTER1_EN0;
    volatile Uint32 CLK2_STATCOLL0_FILTER1_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER1_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER1_MASK0_MSTADDR;
    volatile Uint8  RSVD9[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER1_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER1_MASK0_USERINFO;
    volatile Uint8  RSVD10[8];
    volatile Uint32 CLK2_STATCOLL0_FILTER1_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER1_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER1_MATCH0_MSTADDR;
    volatile Uint8  RSVD11[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER1_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER1_MATCH0_USERINFO;
    volatile Uint8  RSVD12[248];
    volatile Uint32 CLK2_STATCOLL0_OP1_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL0_OP1_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL0_OP1_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL0_OP1_SEL;
    volatile Uint8  RSVD13[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER2_GLOBALEN;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_ADDRMIN;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_ADDRMAX;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_ADDREN;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_EN0;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MASK0_MSTADDR;
    volatile Uint8  RSVD14[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MASK0_USERINFO;
    volatile Uint8  RSVD15[8];
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MATCH0_MSTADDR;
    volatile Uint8  RSVD16[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MATCH0_USERINFO;
    volatile Uint8  RSVD17[8];
    volatile Uint32 CLK2_STATCOLL0_FILTER2_EN1;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MASK1_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MASK1_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MASK1_MSTADDR;
    volatile Uint8  RSVD18[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MASK1_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MASK1_USERINFO;
    volatile Uint8  RSVD19[8];
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MATCH1_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MATCH1_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MATCH1_MSTADDR;
    volatile Uint8  RSVD20[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MATCH1_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER2_MATCH1_USERINFO;
    volatile Uint8  RSVD21[180];
    volatile Uint32 CLK2_STATCOLL0_OP2_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL0_OP2_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL0_OP2_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL0_OP2_SEL;
    volatile Uint8  RSVD22[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER3_GLOBALEN;
    volatile Uint32 CLK2_STATCOLL0_FILTER3_ADDRMIN;
    volatile Uint32 CLK2_STATCOLL0_FILTER3_ADDRMAX;
    volatile Uint32 CLK2_STATCOLL0_FILTER3_ADDREN;
    volatile Uint32 CLK2_STATCOLL0_FILTER3_EN0;
    volatile Uint32 CLK2_STATCOLL0_FILTER3_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER3_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER3_MASK0_MSTADDR;
    volatile Uint8  RSVD23[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER3_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER3_MASK0_USERINFO;
    volatile Uint8  RSVD24[8];
    volatile Uint32 CLK2_STATCOLL0_FILTER3_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER3_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER3_MATCH0_MSTADDR;
    volatile Uint8  RSVD25[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER3_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER3_MATCH0_USERINFO;
    volatile Uint8  RSVD26[248];
    volatile Uint32 CLK2_STATCOLL0_OP3_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL0_OP3_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL0_OP3_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL0_OP3_SEL;
    volatile Uint8  RSVD27[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER4_GLOBALEN;
    volatile Uint32 CLK2_STATCOLL0_FILTER4_ADDRMIN;
    volatile Uint32 CLK2_STATCOLL0_FILTER4_ADDRMAX;
    volatile Uint32 CLK2_STATCOLL0_FILTER4_ADDREN;
    volatile Uint32 CLK2_STATCOLL0_FILTER4_EN0;
    volatile Uint32 CLK2_STATCOLL0_FILTER4_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER4_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER4_MASK0_MSTADDR;
    volatile Uint8  RSVD28[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER4_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER4_MASK0_USERINFO;
    volatile Uint8  RSVD29[8];
    volatile Uint32 CLK2_STATCOLL0_FILTER4_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER4_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER4_MATCH0_MSTADDR;
    volatile Uint8  RSVD30[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER4_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER4_MATCH0_USERINFO;
    volatile Uint8  RSVD31[248];
    volatile Uint32 CLK2_STATCOLL0_OP4_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL0_OP4_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL0_OP4_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL0_OP4_SEL;
    volatile Uint8  RSVD32[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER5_GLOBALEN;
    volatile Uint32 CLK2_STATCOLL0_FILTER5_ADDRMIN;
    volatile Uint32 CLK2_STATCOLL0_FILTER5_ADDRMAX;
    volatile Uint32 CLK2_STATCOLL0_FILTER5_ADDREN;
    volatile Uint32 CLK2_STATCOLL0_FILTER5_EN0;
    volatile Uint32 CLK2_STATCOLL0_FILTER5_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER5_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER5_MASK0_MSTADDR;
    volatile Uint8  RSVD33[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER5_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER5_MASK0_USERINFO;
    volatile Uint8  RSVD34[8];
    volatile Uint32 CLK2_STATCOLL0_FILTER5_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER5_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER5_MATCH0_MSTADDR;
    volatile Uint8  RSVD35[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER5_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER5_MATCH0_USERINFO;
    volatile Uint8  RSVD36[248];
    volatile Uint32 CLK2_STATCOLL0_OP5_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL0_OP5_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL0_OP5_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL0_OP5_SEL;
    volatile Uint8  RSVD37[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER6_GLOBALEN;
    volatile Uint32 CLK2_STATCOLL0_FILTER6_ADDRMIN;
    volatile Uint32 CLK2_STATCOLL0_FILTER6_ADDRMAX;
    volatile Uint32 CLK2_STATCOLL0_FILTER6_ADDREN;
    volatile Uint32 CLK2_STATCOLL0_FILTER6_EN0;
    volatile Uint32 CLK2_STATCOLL0_FILTER6_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER6_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER6_MASK0_MSTADDR;
    volatile Uint8  RSVD38[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER6_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER6_MASK0_USERINFO;
    volatile Uint8  RSVD39[8];
    volatile Uint32 CLK2_STATCOLL0_FILTER6_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER6_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER6_MATCH0_MSTADDR;
    volatile Uint8  RSVD40[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER6_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER6_MATCH0_USERINFO;
    volatile Uint8  RSVD41[248];
    volatile Uint32 CLK2_STATCOLL0_OP6_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL0_OP6_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL0_OP6_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL0_OP6_SEL;
    volatile Uint8  RSVD42[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER7_GLOBALEN;
    volatile Uint32 CLK2_STATCOLL0_FILTER7_ADDRMIN;
    volatile Uint32 CLK2_STATCOLL0_FILTER7_ADDRMAX;
    volatile Uint32 CLK2_STATCOLL0_FILTER7_ADDREN;
    volatile Uint32 CLK2_STATCOLL0_FILTER7_EN0;
    volatile Uint32 CLK2_STATCOLL0_FILTER7_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER7_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER7_MASK0_MSTADDR;
    volatile Uint8  RSVD43[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER7_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER7_MASK0_USERINFO;
    volatile Uint8  RSVD44[8];
    volatile Uint32 CLK2_STATCOLL0_FILTER7_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL0_FILTER7_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL0_FILTER7_MATCH0_MSTADDR;
    volatile Uint8  RSVD45[4];
    volatile Uint32 CLK2_STATCOLL0_FILTER7_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL0_FILTER7_MATCH0_USERINFO;
    volatile Uint8  RSVD46[248];
    volatile Uint32 CLK2_STATCOLL0_OP7_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL0_OP7_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL0_OP7_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL0_OP7_SEL;
    volatile Uint8  RSVD47[1176];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll0Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL1
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_STATCOLL1_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_STATCOLL1_EN;
    volatile Uint32 CLK2_STATCOLL1_SOFTEN;
    volatile Uint32 CLK2_STATCOLL1_IGNORESUSPEND;
    volatile Uint32 CLK2_STATCOLL1_TRIGEN;
    volatile Uint32 CLK2_STATCOLL1_REQEVT;
    volatile Uint32 CLK2_STATCOLL1_RSPEVT;
    volatile Uint32 CLK2_STATCOLL1_EVTMUX_SEL0;
    volatile Uint32 CLK2_STATCOLL1_EVTMUX_SEL1;
    volatile Uint32 CLK2_STATCOLL1_EVTMUX_SEL2;
    volatile Uint32 CLK2_STATCOLL1_EVTMUX_SEL3;
    volatile Uint8  RSVD0[16];
    volatile Uint32 CLK2_STATCOLL1_DUMP_IDENTIFIER;
    volatile Uint32 CLK2_STATCOLL1_DUMP_COLLECTTIME;
    volatile Uint32 CLK2_STATCOLL1_DUMP_SLVADDR;
    volatile Uint32 CLK2_STATCOLL1_DUMP_MSTADDR;
    volatile Uint32 CLK2_STATCOLL1_DUMP_SLVOFS;
    volatile Uint32 CLK2_STATCOLL1_DUMP_MODE;
    volatile Uint32 CLK2_STATCOLL1_DUMP_SEND;
    volatile Uint32 CLK2_STATCOLL1_DUMP_DISABLE;
    volatile Uint32 CLK2_STATCOLL1_DUMP_ALARM_TRIG;
    volatile Uint32 CLK2_STATCOLL1_DUMP_ALARM_MINVAL;
    volatile Uint32 CLK2_STATCOLL1_DUMP_ALARM_MAXVAL;
    volatile Uint32 CLK2_STATCOLL1_DUMP_ALARM_MODE0;
    volatile Uint32 CLK2_STATCOLL1_DUMP_ALARM_MODE1;
    volatile Uint32 CLK2_STATCOLL1_DUMP_ALARM_MODE2;
    volatile Uint32 CLK2_STATCOLL1_DUMP_ALARM_MODE3;
    volatile Uint8  RSVD1[16];
    volatile Uint32 CLK2_STATCOLL1_DUMP_CNT0;
    volatile Uint32 CLK2_STATCOLL1_DUMP_CNT1;
    volatile Uint32 CLK2_STATCOLL1_DUMP_CNT2;
    volatile Uint32 CLK2_STATCOLL1_DUMP_CNT3;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK2_STATCOLL1_FILTER0_GLOBALEN;
    volatile Uint8  RSVD3[12];
    volatile Uint32 CLK2_STATCOLL1_FILTER0_EN0;
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL1_FILTER0_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD5[244];
    volatile Uint32 CLK2_STATCOLL1_OP0_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL1_OP0_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL1_OP0_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL1_OP0_SEL;
    volatile Uint8  RSVD6[4];
    volatile Uint32 CLK2_STATCOLL1_FILTER1_GLOBALEN;
    volatile Uint8  RSVD7[12];
    volatile Uint32 CLK2_STATCOLL1_FILTER1_EN0;
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD8[4];
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL1_FILTER1_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD9[244];
    volatile Uint32 CLK2_STATCOLL1_OP1_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL1_OP1_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL1_OP1_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL1_OP1_SEL;
    volatile Uint8  RSVD10[4];
    volatile Uint32 CLK2_STATCOLL1_FILTER2_GLOBALEN;
    volatile Uint8  RSVD11[12];
    volatile Uint32 CLK2_STATCOLL1_FILTER2_EN0;
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD12[4];
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL1_FILTER2_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD13[244];
    volatile Uint32 CLK2_STATCOLL1_OP2_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL1_OP2_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL1_OP2_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL1_OP2_SEL;
    volatile Uint8  RSVD14[4];
    volatile Uint32 CLK2_STATCOLL1_FILTER3_GLOBALEN;
    volatile Uint8  RSVD15[12];
    volatile Uint32 CLK2_STATCOLL1_FILTER3_EN0;
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD16[4];
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL1_FILTER3_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD17[244];
    volatile Uint32 CLK2_STATCOLL1_OP3_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL1_OP3_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL1_OP3_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL1_OP3_SEL;
    volatile Uint8  RSVD18[2552];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll1Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL2
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_STATCOLL2_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_STATCOLL2_EN;
    volatile Uint32 CLK2_STATCOLL2_SOFTEN;
    volatile Uint32 CLK2_STATCOLL2_IGNORESUSPEND;
    volatile Uint32 CLK2_STATCOLL2_TRIGEN;
    volatile Uint32 CLK2_STATCOLL2_REQEVT;
    volatile Uint32 CLK2_STATCOLL2_RSPEVT;
    volatile Uint32 CLK2_STATCOLL2_EVTMUX_SEL0;
    volatile Uint32 CLK2_STATCOLL2_EVTMUX_SEL1;
    volatile Uint32 CLK2_STATCOLL2_EVTMUX_SEL2;
    volatile Uint32 CLK2_STATCOLL2_EVTMUX_SEL3;
    volatile Uint8  RSVD0[16];
    volatile Uint32 CLK2_STATCOLL2_DUMP_IDENTIFIER;
    volatile Uint32 CLK2_STATCOLL2_DUMP_COLLECTTIME;
    volatile Uint32 CLK2_STATCOLL2_DUMP_SLVADDR;
    volatile Uint32 CLK2_STATCOLL2_DUMP_MSTADDR;
    volatile Uint32 CLK2_STATCOLL2_DUMP_SLVOFS;
    volatile Uint32 CLK2_STATCOLL2_DUMP_MODE;
    volatile Uint32 CLK2_STATCOLL2_DUMP_SEND;
    volatile Uint32 CLK2_STATCOLL2_DUMP_DISABLE;
    volatile Uint32 CLK2_STATCOLL2_DUMP_ALARM_TRIG;
    volatile Uint32 CLK2_STATCOLL2_DUMP_ALARM_MINVAL;
    volatile Uint32 CLK2_STATCOLL2_DUMP_ALARM_MAXVAL;
    volatile Uint32 CLK2_STATCOLL2_DUMP_ALARM_MODE0;
    volatile Uint32 CLK2_STATCOLL2_DUMP_ALARM_MODE1;
    volatile Uint32 CLK2_STATCOLL2_DUMP_ALARM_MODE2;
    volatile Uint32 CLK2_STATCOLL2_DUMP_ALARM_MODE3;
    volatile Uint8  RSVD1[16];
    volatile Uint32 CLK2_STATCOLL2_DUMP_CNT0;
    volatile Uint32 CLK2_STATCOLL2_DUMP_CNT1;
    volatile Uint32 CLK2_STATCOLL2_DUMP_CNT2;
    volatile Uint32 CLK2_STATCOLL2_DUMP_CNT3;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK2_STATCOLL2_FILTER0_GLOBALEN;
    volatile Uint8  RSVD3[12];
    volatile Uint32 CLK2_STATCOLL2_FILTER0_EN0;
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL2_FILTER0_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD5[244];
    volatile Uint32 CLK2_STATCOLL2_OP0_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL2_OP0_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL2_OP0_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL2_OP0_SEL;
    volatile Uint8  RSVD6[4];
    volatile Uint32 CLK2_STATCOLL2_FILTER1_GLOBALEN;
    volatile Uint8  RSVD7[12];
    volatile Uint32 CLK2_STATCOLL2_FILTER1_EN0;
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD8[4];
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL2_FILTER1_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD9[244];
    volatile Uint32 CLK2_STATCOLL2_OP1_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL2_OP1_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL2_OP1_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL2_OP1_SEL;
    volatile Uint8  RSVD10[4];
    volatile Uint32 CLK2_STATCOLL2_FILTER2_GLOBALEN;
    volatile Uint8  RSVD11[12];
    volatile Uint32 CLK2_STATCOLL2_FILTER2_EN0;
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD12[4];
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL2_FILTER2_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD13[244];
    volatile Uint32 CLK2_STATCOLL2_OP2_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL2_OP2_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL2_OP2_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL2_OP2_SEL;
    volatile Uint8  RSVD14[4];
    volatile Uint32 CLK2_STATCOLL2_FILTER3_GLOBALEN;
    volatile Uint8  RSVD15[12];
    volatile Uint32 CLK2_STATCOLL2_FILTER3_EN0;
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD16[4];
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL2_FILTER3_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD17[244];
    volatile Uint32 CLK2_STATCOLL2_OP3_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL2_OP3_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL2_OP3_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL2_OP3_SEL;
    volatile Uint8  RSVD18[2552];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll2Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL3
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_STATCOLL3_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_STATCOLL3_EN;
    volatile Uint32 CLK2_STATCOLL3_SOFTEN;
    volatile Uint32 CLK2_STATCOLL3_IGNORESUSPEND;
    volatile Uint32 CLK2_STATCOLL3_TRIGEN;
    volatile Uint32 CLK2_STATCOLL3_REQEVT;
    volatile Uint32 CLK2_STATCOLL3_RSPEVT;
    volatile Uint32 CLK2_STATCOLL3_EVTMUX_SEL0;
    volatile Uint32 CLK2_STATCOLL3_EVTMUX_SEL1;
    volatile Uint32 CLK2_STATCOLL3_EVTMUX_SEL2;
    volatile Uint32 CLK2_STATCOLL3_EVTMUX_SEL3;
    volatile Uint8  RSVD0[16];
    volatile Uint32 CLK2_STATCOLL3_DUMP_IDENTIFIER;
    volatile Uint32 CLK2_STATCOLL3_DUMP_COLLECTTIME;
    volatile Uint32 CLK2_STATCOLL3_DUMP_SLVADDR;
    volatile Uint32 CLK2_STATCOLL3_DUMP_MSTADDR;
    volatile Uint32 CLK2_STATCOLL3_DUMP_SLVOFS;
    volatile Uint32 CLK2_STATCOLL3_DUMP_MODE;
    volatile Uint32 CLK2_STATCOLL3_DUMP_SEND;
    volatile Uint32 CLK2_STATCOLL3_DUMP_DISABLE;
    volatile Uint32 CLK2_STATCOLL3_DUMP_ALARM_TRIG;
    volatile Uint32 CLK2_STATCOLL3_DUMP_ALARM_MINVAL;
    volatile Uint32 CLK2_STATCOLL3_DUMP_ALARM_MAXVAL;
    volatile Uint32 CLK2_STATCOLL3_DUMP_ALARM_MODE0;
    volatile Uint32 CLK2_STATCOLL3_DUMP_ALARM_MODE1;
    volatile Uint32 CLK2_STATCOLL3_DUMP_ALARM_MODE2;
    volatile Uint32 CLK2_STATCOLL3_DUMP_ALARM_MODE3;
    volatile Uint8  RSVD1[16];
    volatile Uint32 CLK2_STATCOLL3_DUMP_CNT0;
    volatile Uint32 CLK2_STATCOLL3_DUMP_CNT1;
    volatile Uint32 CLK2_STATCOLL3_DUMP_CNT2;
    volatile Uint32 CLK2_STATCOLL3_DUMP_CNT3;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK2_STATCOLL3_FILTER0_GLOBALEN;
    volatile Uint8  RSVD3[12];
    volatile Uint32 CLK2_STATCOLL3_FILTER0_EN0;
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL3_FILTER0_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD5[244];
    volatile Uint32 CLK2_STATCOLL3_OP0_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL3_OP0_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL3_OP0_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL3_OP0_SEL;
    volatile Uint8  RSVD6[4];
    volatile Uint32 CLK2_STATCOLL3_FILTER1_GLOBALEN;
    volatile Uint8  RSVD7[12];
    volatile Uint32 CLK2_STATCOLL3_FILTER1_EN0;
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD8[4];
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL3_FILTER1_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD9[244];
    volatile Uint32 CLK2_STATCOLL3_OP1_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL3_OP1_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL3_OP1_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL3_OP1_SEL;
    volatile Uint8  RSVD10[4];
    volatile Uint32 CLK2_STATCOLL3_FILTER2_GLOBALEN;
    volatile Uint8  RSVD11[12];
    volatile Uint32 CLK2_STATCOLL3_FILTER2_EN0;
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD12[4];
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL3_FILTER2_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD13[244];
    volatile Uint32 CLK2_STATCOLL3_OP2_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL3_OP2_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL3_OP2_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL3_OP2_SEL;
    volatile Uint8  RSVD14[4];
    volatile Uint32 CLK2_STATCOLL3_FILTER3_GLOBALEN;
    volatile Uint8  RSVD15[12];
    volatile Uint32 CLK2_STATCOLL3_FILTER3_EN0;
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD16[4];
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL3_FILTER3_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD17[244];
    volatile Uint32 CLK2_STATCOLL3_OP3_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL3_OP3_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL3_OP3_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL3_OP3_SEL;
    volatile Uint8  RSVD18[2552];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll3Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL4
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_STATCOLL4_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_STATCOLL4_EN;
    volatile Uint32 CLK2_STATCOLL4_SOFTEN;
    volatile Uint32 CLK2_STATCOLL4_IGNORESUSPEND;
    volatile Uint32 CLK2_STATCOLL4_TRIGEN;
    volatile Uint32 CLK2_STATCOLL4_REQEVT;
    volatile Uint32 CLK2_STATCOLL4_RSPEVT;
    volatile Uint32 CLK2_STATCOLL4_EVTMUX_SEL0;
    volatile Uint32 CLK2_STATCOLL4_EVTMUX_SEL1;
    volatile Uint32 CLK2_STATCOLL4_EVTMUX_SEL2;
    volatile Uint32 CLK2_STATCOLL4_EVTMUX_SEL3;
    volatile Uint8  RSVD0[16];
    volatile Uint32 CLK2_STATCOLL4_DUMP_IDENTIFIER;
    volatile Uint32 CLK2_STATCOLL4_DUMP_COLLECTTIME;
    volatile Uint32 CLK2_STATCOLL4_DUMP_SLVADDR;
    volatile Uint32 CLK2_STATCOLL4_DUMP_MSTADDR;
    volatile Uint32 CLK2_STATCOLL4_DUMP_SLVOFS;
    volatile Uint32 CLK2_STATCOLL4_DUMP_MODE;
    volatile Uint32 CLK2_STATCOLL4_DUMP_SEND;
    volatile Uint32 CLK2_STATCOLL4_DUMP_DISABLE;
    volatile Uint32 CLK2_STATCOLL4_DUMP_ALARM_TRIG;
    volatile Uint32 CLK2_STATCOLL4_DUMP_ALARM_MINVAL;
    volatile Uint32 CLK2_STATCOLL4_DUMP_ALARM_MAXVAL;
    volatile Uint32 CLK2_STATCOLL4_DUMP_ALARM_MODE0;
    volatile Uint32 CLK2_STATCOLL4_DUMP_ALARM_MODE1;
    volatile Uint32 CLK2_STATCOLL4_DUMP_ALARM_MODE2;
    volatile Uint32 CLK2_STATCOLL4_DUMP_ALARM_MODE3;
    volatile Uint8  RSVD1[16];
    volatile Uint32 CLK2_STATCOLL4_DUMP_CNT0;
    volatile Uint32 CLK2_STATCOLL4_DUMP_CNT1;
    volatile Uint32 CLK2_STATCOLL4_DUMP_CNT2;
    volatile Uint32 CLK2_STATCOLL4_DUMP_CNT3;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK2_STATCOLL4_FILTER0_GLOBALEN;
    volatile Uint8  RSVD3[12];
    volatile Uint32 CLK2_STATCOLL4_FILTER0_EN0;
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL4_FILTER0_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD5[244];
    volatile Uint32 CLK2_STATCOLL4_OP0_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL4_OP0_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL4_OP0_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL4_OP0_SEL;
    volatile Uint8  RSVD6[4];
    volatile Uint32 CLK2_STATCOLL4_FILTER1_GLOBALEN;
    volatile Uint8  RSVD7[12];
    volatile Uint32 CLK2_STATCOLL4_FILTER1_EN0;
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD8[4];
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL4_FILTER1_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD9[244];
    volatile Uint32 CLK2_STATCOLL4_OP1_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL4_OP1_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL4_OP1_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL4_OP1_SEL;
    volatile Uint8  RSVD10[4];
    volatile Uint32 CLK2_STATCOLL4_FILTER2_GLOBALEN;
    volatile Uint8  RSVD11[12];
    volatile Uint32 CLK2_STATCOLL4_FILTER2_EN0;
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD12[4];
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL4_FILTER2_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD13[244];
    volatile Uint32 CLK2_STATCOLL4_OP2_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL4_OP2_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL4_OP2_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL4_OP2_SEL;
    volatile Uint8  RSVD14[4];
    volatile Uint32 CLK2_STATCOLL4_FILTER3_GLOBALEN;
    volatile Uint8  RSVD15[12];
    volatile Uint32 CLK2_STATCOLL4_FILTER3_EN0;
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD16[4];
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL4_FILTER3_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD17[244];
    volatile Uint32 CLK2_STATCOLL4_OP3_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL4_OP3_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL4_OP3_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL4_OP3_SEL;
    volatile Uint8  RSVD18[2552];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll4Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL5
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_STATCOLL5_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_STATCOLL5_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_STATCOLL5_EN;
    volatile Uint32 CLK2_STATCOLL5_SOFTEN;
    volatile Uint32 CLK2_STATCOLL5_IGNORESUSPEND;
    volatile Uint32 CLK2_STATCOLL5_TRIGEN;
    volatile Uint32 CLK2_STATCOLL5_REQEVT;
    volatile Uint32 CLK2_STATCOLL5_RSPEVT;
    volatile Uint32 CLK2_STATCOLL5_EVTMUX_SEL0;
    volatile Uint32 CLK2_STATCOLL5_EVTMUX_SEL1;
    volatile Uint32 CLK2_STATCOLL5_EVTMUX_SEL2;
    volatile Uint32 CLK2_STATCOLL5_EVTMUX_SEL3;
    volatile Uint8  RSVD0[16];
    volatile Uint32 CLK2_STATCOLL5_DUMP_IDENTIFIER;
    volatile Uint32 CLK2_STATCOLL5_DUMP_COLLECTTIME;
    volatile Uint32 CLK2_STATCOLL5_DUMP_SLVADDR;
    volatile Uint32 CLK2_STATCOLL5_DUMP_MSTADDR;
    volatile Uint32 CLK2_STATCOLL5_DUMP_SLVOFS;
    volatile Uint32 CLK2_STATCOLL5_DUMP_MODE;
    volatile Uint32 CLK2_STATCOLL5_DUMP_SEND;
    volatile Uint32 CLK2_STATCOLL5_DUMP_DISABLE;
    volatile Uint32 CLK2_STATCOLL5_DUMP_ALARM_TRIG;
    volatile Uint32 CLK2_STATCOLL5_DUMP_ALARM_MINVAL;
    volatile Uint32 CLK2_STATCOLL5_DUMP_ALARM_MAXVAL;
    volatile Uint32 CLK2_STATCOLL5_DUMP_ALARM_MODE0;
    volatile Uint32 CLK2_STATCOLL5_DUMP_ALARM_MODE1;
    volatile Uint32 CLK2_STATCOLL5_DUMP_ALARM_MODE2;
    volatile Uint32 CLK2_STATCOLL5_DUMP_ALARM_MODE3;
    volatile Uint8  RSVD1[16];
    volatile Uint32 CLK2_STATCOLL5_DUMP_CNT0;
    volatile Uint32 CLK2_STATCOLL5_DUMP_CNT1;
    volatile Uint32 CLK2_STATCOLL5_DUMP_CNT2;
    volatile Uint32 CLK2_STATCOLL5_DUMP_CNT3;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK2_STATCOLL5_FILTER0_GLOBALEN;
    volatile Uint8  RSVD3[12];
    volatile Uint32 CLK2_STATCOLL5_FILTER0_EN0;
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL5_FILTER0_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD5[244];
    volatile Uint32 CLK2_STATCOLL5_OP0_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL5_OP0_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL5_OP0_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL5_OP0_SEL;
    volatile Uint8  RSVD6[4];
    volatile Uint32 CLK2_STATCOLL5_FILTER1_GLOBALEN;
    volatile Uint8  RSVD7[12];
    volatile Uint32 CLK2_STATCOLL5_FILTER1_EN0;
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD8[4];
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL5_FILTER1_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD9[244];
    volatile Uint32 CLK2_STATCOLL5_OP1_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL5_OP1_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL5_OP1_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL5_OP1_SEL;
    volatile Uint8  RSVD10[4];
    volatile Uint32 CLK2_STATCOLL5_FILTER2_GLOBALEN;
    volatile Uint8  RSVD11[12];
    volatile Uint32 CLK2_STATCOLL5_FILTER2_EN0;
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD12[4];
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL5_FILTER2_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD13[244];
    volatile Uint32 CLK2_STATCOLL5_OP2_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL5_OP2_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL5_OP2_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL5_OP2_SEL;
    volatile Uint8  RSVD14[4];
    volatile Uint32 CLK2_STATCOLL5_FILTER3_GLOBALEN;
    volatile Uint8  RSVD15[12];
    volatile Uint32 CLK2_STATCOLL5_FILTER3_EN0;
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD16[4];
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL5_FILTER3_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD17[244];
    volatile Uint32 CLK2_STATCOLL5_OP3_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL5_OP3_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL5_OP3_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL5_OP3_SEL;
    volatile Uint8  RSVD18[2552];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll5Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL6
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_STATCOLL6_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_STATCOLL6_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_STATCOLL6_EN;
    volatile Uint32 CLK2_STATCOLL6_SOFTEN;
    volatile Uint32 CLK2_STATCOLL6_IGNORESUSPEND;
    volatile Uint32 CLK2_STATCOLL6_TRIGEN;
    volatile Uint32 CLK2_STATCOLL6_REQEVT;
    volatile Uint32 CLK2_STATCOLL6_RSPEVT;
    volatile Uint32 CLK2_STATCOLL6_EVTMUX_SEL0;
    volatile Uint32 CLK2_STATCOLL6_EVTMUX_SEL1;
    volatile Uint32 CLK2_STATCOLL6_EVTMUX_SEL2;
    volatile Uint32 CLK2_STATCOLL6_EVTMUX_SEL3;
    volatile Uint8  RSVD0[16];
    volatile Uint32 CLK2_STATCOLL6_DUMP_IDENTIFIER;
    volatile Uint32 CLK2_STATCOLL6_DUMP_COLLECTTIME;
    volatile Uint32 CLK2_STATCOLL6_DUMP_SLVADDR;
    volatile Uint32 CLK2_STATCOLL6_DUMP_MSTADDR;
    volatile Uint32 CLK2_STATCOLL6_DUMP_SLVOFS;
    volatile Uint32 CLK2_STATCOLL6_DUMP_MODE;
    volatile Uint32 CLK2_STATCOLL6_DUMP_SEND;
    volatile Uint32 CLK2_STATCOLL6_DUMP_DISABLE;
    volatile Uint32 CLK2_STATCOLL6_DUMP_ALARM_TRIG;
    volatile Uint32 CLK2_STATCOLL6_DUMP_ALARM_MINVAL;
    volatile Uint32 CLK2_STATCOLL6_DUMP_ALARM_MAXVAL;
    volatile Uint32 CLK2_STATCOLL6_DUMP_ALARM_MODE0;
    volatile Uint32 CLK2_STATCOLL6_DUMP_ALARM_MODE1;
    volatile Uint32 CLK2_STATCOLL6_DUMP_ALARM_MODE2;
    volatile Uint32 CLK2_STATCOLL6_DUMP_ALARM_MODE3;
    volatile Uint8  RSVD1[16];
    volatile Uint32 CLK2_STATCOLL6_DUMP_CNT0;
    volatile Uint32 CLK2_STATCOLL6_DUMP_CNT1;
    volatile Uint32 CLK2_STATCOLL6_DUMP_CNT2;
    volatile Uint32 CLK2_STATCOLL6_DUMP_CNT3;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK2_STATCOLL6_FILTER0_GLOBALEN;
    volatile Uint8  RSVD3[12];
    volatile Uint32 CLK2_STATCOLL6_FILTER0_EN0;
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL6_FILTER0_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD5[244];
    volatile Uint32 CLK2_STATCOLL6_OP0_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL6_OP0_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL6_OP0_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL6_OP0_SEL;
    volatile Uint8  RSVD6[4];
    volatile Uint32 CLK2_STATCOLL6_FILTER1_GLOBALEN;
    volatile Uint8  RSVD7[12];
    volatile Uint32 CLK2_STATCOLL6_FILTER1_EN0;
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD8[4];
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL6_FILTER1_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD9[244];
    volatile Uint32 CLK2_STATCOLL6_OP1_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL6_OP1_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL6_OP1_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL6_OP1_SEL;
    volatile Uint8  RSVD10[4];
    volatile Uint32 CLK2_STATCOLL6_FILTER2_GLOBALEN;
    volatile Uint8  RSVD11[12];
    volatile Uint32 CLK2_STATCOLL6_FILTER2_EN0;
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD12[4];
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL6_FILTER2_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD13[244];
    volatile Uint32 CLK2_STATCOLL6_OP2_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL6_OP2_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL6_OP2_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL6_OP2_SEL;
    volatile Uint8  RSVD14[4];
    volatile Uint32 CLK2_STATCOLL6_FILTER3_GLOBALEN;
    volatile Uint8  RSVD15[12];
    volatile Uint32 CLK2_STATCOLL6_FILTER3_EN0;
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD16[4];
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL6_FILTER3_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD17[244];
    volatile Uint32 CLK2_STATCOLL6_OP3_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL6_OP3_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL6_OP3_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL6_OP3_SEL;
    volatile Uint8  RSVD18[2552];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll6Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL7
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_STATCOLL7_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_STATCOLL7_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_STATCOLL7_EN;
    volatile Uint32 CLK2_STATCOLL7_SOFTEN;
    volatile Uint32 CLK2_STATCOLL7_IGNORESUSPEND;
    volatile Uint32 CLK2_STATCOLL7_TRIGEN;
    volatile Uint32 CLK2_STATCOLL7_REQEVT;
    volatile Uint32 CLK2_STATCOLL7_RSPEVT;
    volatile Uint32 CLK2_STATCOLL7_EVTMUX_SEL0;
    volatile Uint32 CLK2_STATCOLL7_EVTMUX_SEL1;
    volatile Uint32 CLK2_STATCOLL7_EVTMUX_SEL2;
    volatile Uint32 CLK2_STATCOLL7_EVTMUX_SEL3;
    volatile Uint8  RSVD0[16];
    volatile Uint32 CLK2_STATCOLL7_DUMP_IDENTIFIER;
    volatile Uint32 CLK2_STATCOLL7_DUMP_COLLECTTIME;
    volatile Uint32 CLK2_STATCOLL7_DUMP_SLVADDR;
    volatile Uint32 CLK2_STATCOLL7_DUMP_MSTADDR;
    volatile Uint32 CLK2_STATCOLL7_DUMP_SLVOFS;
    volatile Uint32 CLK2_STATCOLL7_DUMP_MODE;
    volatile Uint32 CLK2_STATCOLL7_DUMP_SEND;
    volatile Uint32 CLK2_STATCOLL7_DUMP_DISABLE;
    volatile Uint32 CLK2_STATCOLL7_DUMP_ALARM_TRIG;
    volatile Uint32 CLK2_STATCOLL7_DUMP_ALARM_MINVAL;
    volatile Uint32 CLK2_STATCOLL7_DUMP_ALARM_MAXVAL;
    volatile Uint32 CLK2_STATCOLL7_DUMP_ALARM_MODE0;
    volatile Uint32 CLK2_STATCOLL7_DUMP_ALARM_MODE1;
    volatile Uint32 CLK2_STATCOLL7_DUMP_ALARM_MODE2;
    volatile Uint32 CLK2_STATCOLL7_DUMP_ALARM_MODE3;
    volatile Uint8  RSVD1[16];
    volatile Uint32 CLK2_STATCOLL7_DUMP_CNT0;
    volatile Uint32 CLK2_STATCOLL7_DUMP_CNT1;
    volatile Uint32 CLK2_STATCOLL7_DUMP_CNT2;
    volatile Uint32 CLK2_STATCOLL7_DUMP_CNT3;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK2_STATCOLL7_FILTER0_GLOBALEN;
    volatile Uint8  RSVD3[12];
    volatile Uint32 CLK2_STATCOLL7_FILTER0_EN0;
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL7_FILTER0_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD5[244];
    volatile Uint32 CLK2_STATCOLL7_OP0_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL7_OP0_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL7_OP0_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL7_OP0_SEL;
    volatile Uint8  RSVD6[4];
    volatile Uint32 CLK2_STATCOLL7_FILTER1_GLOBALEN;
    volatile Uint8  RSVD7[12];
    volatile Uint32 CLK2_STATCOLL7_FILTER1_EN0;
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD8[4];
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL7_FILTER1_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD9[244];
    volatile Uint32 CLK2_STATCOLL7_OP1_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL7_OP1_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL7_OP1_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL7_OP1_SEL;
    volatile Uint8  RSVD10[4];
    volatile Uint32 CLK2_STATCOLL7_FILTER2_GLOBALEN;
    volatile Uint8  RSVD11[12];
    volatile Uint32 CLK2_STATCOLL7_FILTER2_EN0;
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD12[4];
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL7_FILTER2_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD13[244];
    volatile Uint32 CLK2_STATCOLL7_OP2_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL7_OP2_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL7_OP2_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL7_OP2_SEL;
    volatile Uint8  RSVD14[4];
    volatile Uint32 CLK2_STATCOLL7_FILTER3_GLOBALEN;
    volatile Uint8  RSVD15[12];
    volatile Uint32 CLK2_STATCOLL7_FILTER3_EN0;
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD16[4];
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL7_FILTER3_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD17[244];
    volatile Uint32 CLK2_STATCOLL7_OP3_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL7_OP3_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL7_OP3_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL7_OP3_SEL;
    volatile Uint8  RSVD18[2552];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll7Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL8
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_STATCOLL8_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_STATCOLL8_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_STATCOLL8_EN;
    volatile Uint32 CLK2_STATCOLL8_SOFTEN;
    volatile Uint32 CLK2_STATCOLL8_IGNORESUSPEND;
    volatile Uint32 CLK2_STATCOLL8_TRIGEN;
    volatile Uint32 CLK2_STATCOLL8_REQEVT;
    volatile Uint32 CLK2_STATCOLL8_RSPEVT;
    volatile Uint32 CLK2_STATCOLL8_EVTMUX_SEL0;
    volatile Uint32 CLK2_STATCOLL8_EVTMUX_SEL1;
    volatile Uint32 CLK2_STATCOLL8_EVTMUX_SEL2;
    volatile Uint32 CLK2_STATCOLL8_EVTMUX_SEL3;
    volatile Uint8  RSVD0[16];
    volatile Uint32 CLK2_STATCOLL8_DUMP_IDENTIFIER;
    volatile Uint32 CLK2_STATCOLL8_DUMP_COLLECTTIME;
    volatile Uint32 CLK2_STATCOLL8_DUMP_SLVADDR;
    volatile Uint32 CLK2_STATCOLL8_DUMP_MSTADDR;
    volatile Uint32 CLK2_STATCOLL8_DUMP_SLVOFS;
    volatile Uint32 CLK2_STATCOLL8_DUMP_MODE;
    volatile Uint32 CLK2_STATCOLL8_DUMP_SEND;
    volatile Uint32 CLK2_STATCOLL8_DUMP_DISABLE;
    volatile Uint32 CLK2_STATCOLL8_DUMP_ALARM_TRIG;
    volatile Uint32 CLK2_STATCOLL8_DUMP_ALARM_MINVAL;
    volatile Uint32 CLK2_STATCOLL8_DUMP_ALARM_MAXVAL;
    volatile Uint32 CLK2_STATCOLL8_DUMP_ALARM_MODE0;
    volatile Uint32 CLK2_STATCOLL8_DUMP_ALARM_MODE1;
    volatile Uint32 CLK2_STATCOLL8_DUMP_ALARM_MODE2;
    volatile Uint32 CLK2_STATCOLL8_DUMP_ALARM_MODE3;
    volatile Uint8  RSVD1[16];
    volatile Uint32 CLK2_STATCOLL8_DUMP_CNT0;
    volatile Uint32 CLK2_STATCOLL8_DUMP_CNT1;
    volatile Uint32 CLK2_STATCOLL8_DUMP_CNT2;
    volatile Uint32 CLK2_STATCOLL8_DUMP_CNT3;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK2_STATCOLL8_FILTER0_GLOBALEN;
    volatile Uint8  RSVD3[12];
    volatile Uint32 CLK2_STATCOLL8_FILTER0_EN0;
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL8_FILTER0_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD5[244];
    volatile Uint32 CLK2_STATCOLL8_OP0_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL8_OP0_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL8_OP0_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL8_OP0_SEL;
    volatile Uint8  RSVD6[4];
    volatile Uint32 CLK2_STATCOLL8_FILTER1_GLOBALEN;
    volatile Uint8  RSVD7[12];
    volatile Uint32 CLK2_STATCOLL8_FILTER1_EN0;
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD8[4];
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL8_FILTER1_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD9[244];
    volatile Uint32 CLK2_STATCOLL8_OP1_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL8_OP1_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL8_OP1_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL8_OP1_SEL;
    volatile Uint8  RSVD10[4];
    volatile Uint32 CLK2_STATCOLL8_FILTER2_GLOBALEN;
    volatile Uint8  RSVD11[12];
    volatile Uint32 CLK2_STATCOLL8_FILTER2_EN0;
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD12[4];
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL8_FILTER2_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD13[244];
    volatile Uint32 CLK2_STATCOLL8_OP2_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL8_OP2_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL8_OP2_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL8_OP2_SEL;
    volatile Uint8  RSVD14[4];
    volatile Uint32 CLK2_STATCOLL8_FILTER3_GLOBALEN;
    volatile Uint8  RSVD15[12];
    volatile Uint32 CLK2_STATCOLL8_FILTER3_EN0;
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD16[4];
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL8_FILTER3_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD17[244];
    volatile Uint32 CLK2_STATCOLL8_OP3_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL8_OP3_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL8_OP3_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL8_OP3_SEL;
    volatile Uint8  RSVD18[2552];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll8Regs;


/**************************************************************************
* Register Overlay Structure for DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL9
**************************************************************************/
typedef struct {
    volatile Uint32 CLK2_STATCOLL9_STDHOSTHDR_COREREG;
    volatile Uint32 CLK2_STATCOLL9_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK2_STATCOLL9_EN;
    volatile Uint32 CLK2_STATCOLL9_SOFTEN;
    volatile Uint32 CLK2_STATCOLL9_IGNORESUSPEND;
    volatile Uint32 CLK2_STATCOLL9_TRIGEN;
    volatile Uint32 CLK2_STATCOLL9_REQEVT;
    volatile Uint32 CLK2_STATCOLL9_RSPEVT;
    volatile Uint32 CLK2_STATCOLL9_EVTMUX_SEL0;
    volatile Uint32 CLK2_STATCOLL9_EVTMUX_SEL1;
    volatile Uint32 CLK2_STATCOLL9_EVTMUX_SEL2;
    volatile Uint32 CLK2_STATCOLL9_EVTMUX_SEL3;
    volatile Uint8  RSVD0[16];
    volatile Uint32 CLK2_STATCOLL9_DUMP_IDENTIFIER;
    volatile Uint32 CLK2_STATCOLL9_DUMP_COLLECTTIME;
    volatile Uint32 CLK2_STATCOLL9_DUMP_SLVADDR;
    volatile Uint32 CLK2_STATCOLL9_DUMP_MSTADDR;
    volatile Uint32 CLK2_STATCOLL9_DUMP_SLVOFS;
    volatile Uint32 CLK2_STATCOLL9_DUMP_MODE;
    volatile Uint32 CLK2_STATCOLL9_DUMP_SEND;
    volatile Uint32 CLK2_STATCOLL9_DUMP_DISABLE;
    volatile Uint32 CLK2_STATCOLL9_DUMP_ALARM_TRIG;
    volatile Uint32 CLK2_STATCOLL9_DUMP_ALARM_MINVAL;
    volatile Uint32 CLK2_STATCOLL9_DUMP_ALARM_MAXVAL;
    volatile Uint32 CLK2_STATCOLL9_DUMP_ALARM_MODE0;
    volatile Uint32 CLK2_STATCOLL9_DUMP_ALARM_MODE1;
    volatile Uint32 CLK2_STATCOLL9_DUMP_ALARM_MODE2;
    volatile Uint32 CLK2_STATCOLL9_DUMP_ALARM_MODE3;
    volatile Uint8  RSVD1[16];
    volatile Uint32 CLK2_STATCOLL9_DUMP_CNT0;
    volatile Uint32 CLK2_STATCOLL9_DUMP_CNT1;
    volatile Uint32 CLK2_STATCOLL9_DUMP_CNT2;
    volatile Uint32 CLK2_STATCOLL9_DUMP_CNT3;
    volatile Uint8  RSVD2[16];
    volatile Uint32 CLK2_STATCOLL9_FILTER0_GLOBALEN;
    volatile Uint8  RSVD3[12];
    volatile Uint32 CLK2_STATCOLL9_FILTER0_EN0;
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL9_FILTER0_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD5[244];
    volatile Uint32 CLK2_STATCOLL9_OP0_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL9_OP0_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL9_OP0_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL9_OP0_SEL;
    volatile Uint8  RSVD6[4];
    volatile Uint32 CLK2_STATCOLL9_FILTER1_GLOBALEN;
    volatile Uint8  RSVD7[12];
    volatile Uint32 CLK2_STATCOLL9_FILTER1_EN0;
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD8[4];
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL9_FILTER1_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD9[244];
    volatile Uint32 CLK2_STATCOLL9_OP1_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL9_OP1_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL9_OP1_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL9_OP1_SEL;
    volatile Uint8  RSVD10[4];
    volatile Uint32 CLK2_STATCOLL9_FILTER2_GLOBALEN;
    volatile Uint8  RSVD11[12];
    volatile Uint32 CLK2_STATCOLL9_FILTER2_EN0;
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD12[4];
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL9_FILTER2_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD13[244];
    volatile Uint32 CLK2_STATCOLL9_OP2_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL9_OP2_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL9_OP2_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL9_OP2_SEL;
    volatile Uint8  RSVD14[4];
    volatile Uint32 CLK2_STATCOLL9_FILTER3_GLOBALEN;
    volatile Uint8  RSVD15[12];
    volatile Uint32 CLK2_STATCOLL9_FILTER3_EN0;
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MASK0_RD;
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MASK0_WR;
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MASK0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MASK0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MASK0_ERR;
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MASK0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MASK0_RSPUSERINFO;
    volatile Uint8  RSVD16[4];
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MATCH0_RD;
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MATCH0_WR;
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MATCH0_MSTADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MATCH0_SLVADDR;
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MATCH0_ERR;
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MATCH0_REQUSERINFO;
    volatile Uint32 CLK2_STATCOLL9_FILTER3_MATCH0_RSPUSERINFO;
    volatile Uint8  RSVD17[244];
    volatile Uint32 CLK2_STATCOLL9_OP3_THRESHOLD_MINVAL;
    volatile Uint32 CLK2_STATCOLL9_OP3_THRESHOLD_MAXVAL;
    volatile Uint32 CLK2_STATCOLL9_OP3_EVTINFOSEL;
    volatile Uint32 CLK2_STATCOLL9_OP3_SEL;
    volatile Uint8  RSVD18[2552];
} CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll9Regs;


/**************************************************************************
* Register Overlay Structure
**************************************************************************/
typedef struct {
    volatile Uint32 CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG;
    volatile Uint32 CLK1_HOST_CLK1_1_STDHOSTHDR_VERSIONREG;
    volatile Uint32 CLK1_HOST_CLK1_1_STDHOSTHDR_MAINCTLREG;
    volatile Uint8  RSVD19[52];
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_SVRTSTDLVL;
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_SVRTCUSTOMLVL;
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_MAIN;
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_HDR;
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_MSTADDR;
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_SLVADDR;
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_INFO;
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSLSB;
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSMSB;
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_MSTADDR;
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_INFO;
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_WR;
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_ADDR;
    volatile Uint32 CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_DECERR;
    volatile Uint8  RSVD20[136];
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gpmc_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GPMC_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dmm_p1_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DMM_P1_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dsp1_sdma_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG;
    volatile Uint8  RSVD21[256];
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_cfg_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_CFG_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dsp2_sdma_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_vcp1_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_VCP1_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_vcp2_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_VCP2_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_grpx2d_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GRPX2D_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve1_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE1_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve2_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE2_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve3_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE3_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve4_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE4_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p8_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_ocmc_ram1_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_ipu1_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_IPU1_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_ipu2_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_IPU2_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gpu_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GPU_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dmm_p2_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DMM_P2_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_pruss1_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_PRUSS1_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_pruss2_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_PRUSS2_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_iva1_config_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_ocmc_ram2_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_iva1_sl2if_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_ocmc_ram3_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG;
    volatile Uint8  RSVD22[512];
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p0_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_wkup_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_ocmc_rom_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p1_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tpcc_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPCC_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p2_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mmu1_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MMU1_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p3_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p4_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p5_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p6_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_l4_per_p7_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mmu2_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MMU2_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dss_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSS_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_aes1_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_AES1_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tptc2_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPTC2_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_aes2_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_AES2_TARG;
    volatile Uint8  RSVD23[256];
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tptc1_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPTC1_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mcasp1_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MCASP1_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mcasp2_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MCASP2_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mcasp3_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MCASP3_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tsc_adc_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_sha2md5_p1_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_sha2md5_p2_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG;
    volatile Uint8  RSVD24[512];
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_pcie1_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_PCIE1_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_pcie2_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_PCIE2_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_qspi_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_QSPI_TARG;
    volatile Uint8  RSVD25[8373760];
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_host_clk1_2Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_HOST_CLK1_2;
    volatile Uint8  RSVD26[768];
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_flagmux_clk1mergeRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE;
    volatile Uint8  RSVD27[12288];
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_flagmux_clk1_1Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_flagmux_clk1_2Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2;
    volatile Uint8  RSVD28[768];
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mmu1_bw_limiterRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_mmu2_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tptc1_rd_bw_limiterRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tptc2_rd_bw_limiterRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tptc1_wr_bw_limiterRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_tptc2_wr_bw_limiterRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_vpe_p2_bw_limiterRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_vpe_p1_bw_limiterRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve1_tc0_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve2_tc0_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve3_tc0_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve4_tc0_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve1_tc1_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve2_tc1_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve3_tc1_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_eve4_tc1_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dsp2_edma_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dsp1_edma_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dsp1_mdma_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_dsp2_mdma_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_grpx2d_p1_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR;
    volatile Uint8  RSVD29[256];
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_iva1_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_grpx2d_p2_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gpu_p1_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gpu_p2_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_pciess2_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_pciess1_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gmac_sw_bw_regulatorRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_flagmux_clk1_timeout1Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_flagmux_clk1_timeout2Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_grpx2d_p1_bw_limiterRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_grpx2d_p2_bw_limiterRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gpu_p1_bw_limiterRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk1_gpu_p2_bw_limiterRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER;
    volatile Uint8  RSVD30[8364800];
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_host_clk2_1Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_HOST_CLK2_1;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_l3_instr_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_flagmux_clk2_1Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_debugss_ct_tbr_targRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_flagmux_clk2_timeoutRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_flagmux_statcollsRegs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS;
    volatile Uint8  RSVD31[2560];
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll0Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL0;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll1Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL1;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll2Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL2;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll3Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL3;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll4Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL4;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll5Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL5;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll6Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL6;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll7Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL7;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll8Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL8;
    CSL_L3_noc_avatarDebugss_cs_dap_init_ocp_l3_noc_avatar_clk2_statcoll9Regs	DEBUGSS_CS_DAP_INIT_OCP_L3_NOC_AVATAR_CLK2_STATCOLL9;
} CSL_l3_noc_avatarRegs;




/**************************************************************************
* Register Macros
**************************************************************************/

/* CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG   (0x0U)

/* CLK1_HOST_CLK1_1_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_VERSIONREG  (0x4U)

/* CLK1_HOST_CLK1_1_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_MAINCTLREG  (0x8U)

/* CLK1_HOST_CLK1_1_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTSTDLVL  (0x40U)

/* CLK1_HOST_CLK1_1_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTCUSTOMLVL  (0x44U)

/* CLK1_HOST_CLK1_1_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN       (0x48U)

/* CLK1_HOST_CLK1_1_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR        (0x4CU)

/* CLK1_HOST_CLK1_1_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MSTADDR    (0x50U)

/* CLK1_HOST_CLK1_1_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVADDR    (0x54U)

/* CLK1_HOST_CLK1_1_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_INFO       (0x58U)

/* CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSLSB  (0x5CU)

/* CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSMSB  (0x60U)

/* CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_MSTADDR  (0x64U)

/* CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_INFO  (0x68U)

/* CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_WR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_WR  (0x6CU)

/* CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_ADDR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_ADDR  (0x70U)

/* CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_DECERR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_DECERR  (0x74U)

/* CLK1_GPMC_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_COREREG     (0x100U)

/* CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG  (0x104U)

/* CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG  (0x108U)

/* CLK1_GPMC_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_NTTPADDR_0  (0x110U)

/* CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL   (0x140U)

/* CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x144U)

/* CLK1_GPMC_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN         (0x148U)

/* CLK1_GPMC_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR          (0x14CU)

/* CLK1_GPMC_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MSTADDR      (0x150U)

/* CLK1_GPMC_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVADDR      (0x154U)

/* CLK1_GPMC_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_INFO         (0x158U)

/* CLK1_GPMC_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVOFSLSB    (0x15CU)

/* CLK1_GPMC_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVOFSMSB    (0x160U)

/* CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x164U)

/* CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x168U)

/* CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x16CU)

/* CLK1_GPMC_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_ADDRSPACESIZELOG       (0x180U)

/* CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG   (0x200U)

/* CLK1_DMM_P1_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_VERSIONREG  (0x204U)

/* CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG  (0x208U)

/* CLK1_DMM_P1_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_NTTPADDR_0  (0x210U)

/* CLK1_DMM_P1_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTSTDLVL  (0x240U)

/* CLK1_DMM_P1_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x244U)

/* CLK1_DMM_P1_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN       (0x248U)

/* CLK1_DMM_P1_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR        (0x24CU)

/* CLK1_DMM_P1_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MSTADDR    (0x250U)

/* CLK1_DMM_P1_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVADDR    (0x254U)

/* CLK1_DMM_P1_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_INFO       (0x258U)

/* CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSLSB  (0x25CU)

/* CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSMSB  (0x260U)

/* CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x264U)

/* CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x268U)

/* CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x26CU)

/* CLK1_DMM_P1_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_ADDRSPACESIZELOG     (0x280U)

/* CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG  (0x300U)

/* CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG  (0x304U)

/* CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG  (0x308U)

/* CLK1_DSP1_SDMA_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_NTTPADDR_0  (0x310U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL  (0x340U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x344U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN    (0x348U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR     (0x34CU)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MSTADDR  (0x350U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVADDR  (0x354U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_INFO    (0x358U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSLSB  (0x35CU)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSMSB  (0x360U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x364U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x368U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x36CU)

/* CLK1_DSP1_SDMA_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_ADDRSPACESIZELOG  (0x380U)

/* CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG   (0x500U)

/* CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG  (0x504U)

/* CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG  (0x508U)

/* CLK1_L4_CFG_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_NTTPADDR_0  (0x510U)

/* CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL  (0x540U)

/* CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x544U)

/* CLK1_L4_CFG_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN       (0x548U)

/* CLK1_L4_CFG_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR        (0x54CU)

/* CLK1_L4_CFG_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MSTADDR    (0x550U)

/* CLK1_L4_CFG_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVADDR    (0x554U)

/* CLK1_L4_CFG_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_INFO       (0x558U)

/* CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSLSB  (0x55CU)

/* CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSMSB  (0x560U)

/* CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x564U)

/* CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x568U)

/* CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x56CU)

/* CLK1_L4_CFG_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_ADDRSPACESIZELOG     (0x580U)

/* CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG  (0x600U)

/* CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG  (0x604U)

/* CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG  (0x608U)

/* CLK1_DSP2_SDMA_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_NTTPADDR_0  (0x610U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL  (0x640U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x644U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN    (0x648U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR     (0x64CU)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MSTADDR  (0x650U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVADDR  (0x654U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_INFO    (0x658U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSLSB  (0x65CU)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSMSB  (0x660U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x664U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x668U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x66CU)

/* CLK1_DSP2_SDMA_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_ADDRSPACESIZELOG  (0x680U)

/* CLK1_VCP1_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_COREREG     (0x700U)

/* CLK1_VCP1_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_VERSIONREG  (0x704U)

/* CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG  (0x708U)

/* CLK1_VCP1_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_NTTPADDR_0  (0x710U)

/* CLK1_VCP1_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTSTDLVL   (0x740U)

/* CLK1_VCP1_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x744U)

/* CLK1_VCP1_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN         (0x748U)

/* CLK1_VCP1_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR          (0x74CU)

/* CLK1_VCP1_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MSTADDR      (0x750U)

/* CLK1_VCP1_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVADDR      (0x754U)

/* CLK1_VCP1_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_INFO         (0x758U)

/* CLK1_VCP1_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVOFSLSB    (0x75CU)

/* CLK1_VCP1_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVOFSMSB    (0x760U)

/* CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x764U)

/* CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x768U)

/* CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x76CU)

/* CLK1_VCP1_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_ADDRSPACESIZELOG       (0x780U)

/* CLK1_VCP2_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_COREREG     (0x800U)

/* CLK1_VCP2_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_VERSIONREG  (0x804U)

/* CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG  (0x808U)

/* CLK1_VCP2_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_NTTPADDR_0  (0x810U)

/* CLK1_VCP2_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTSTDLVL   (0x840U)

/* CLK1_VCP2_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x844U)

/* CLK1_VCP2_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN         (0x848U)

/* CLK1_VCP2_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR          (0x84CU)

/* CLK1_VCP2_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MSTADDR      (0x850U)

/* CLK1_VCP2_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVADDR      (0x854U)

/* CLK1_VCP2_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_INFO         (0x858U)

/* CLK1_VCP2_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVOFSLSB    (0x85CU)

/* CLK1_VCP2_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVOFSMSB    (0x860U)

/* CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x864U)

/* CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x868U)

/* CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x86CU)

/* CLK1_VCP2_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_ADDRSPACESIZELOG       (0x880U)

/* CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG   (0x900U)

/* CLK1_GRPX2D_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_VERSIONREG  (0x904U)

/* CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG  (0x908U)

/* CLK1_GRPX2D_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_NTTPADDR_0  (0x910U)

/* CLK1_GRPX2D_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTSTDLVL  (0x940U)

/* CLK1_GRPX2D_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x944U)

/* CLK1_GRPX2D_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN       (0x948U)

/* CLK1_GRPX2D_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR        (0x94CU)

/* CLK1_GRPX2D_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MSTADDR    (0x950U)

/* CLK1_GRPX2D_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVADDR    (0x954U)

/* CLK1_GRPX2D_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_INFO       (0x958U)

/* CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSLSB  (0x95CU)

/* CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSMSB  (0x960U)

/* CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x964U)

/* CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x968U)

/* CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x96CU)

/* CLK1_GRPX2D_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_ADDRSPACESIZELOG     (0x980U)

/* CLK1_EVE1_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_COREREG     (0xA00U)

/* CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG  (0xA04U)

/* CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG  (0xA08U)

/* CLK1_EVE1_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_NTTPADDR_0  (0xA10U)

/* CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL   (0xA40U)

/* CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL  (0xA44U)

/* CLK1_EVE1_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN         (0xA48U)

/* CLK1_EVE1_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR          (0xA4CU)

/* CLK1_EVE1_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MSTADDR      (0xA50U)

/* CLK1_EVE1_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVADDR      (0xA54U)

/* CLK1_EVE1_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_INFO         (0xA58U)

/* CLK1_EVE1_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVOFSLSB    (0xA5CU)

/* CLK1_EVE1_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVOFSMSB    (0xA60U)

/* CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_INFO  (0xA64U)

/* CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0xA68U)

/* CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0xA6CU)

/* CLK1_EVE1_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_ADDRSPACESIZELOG       (0xA80U)

/* CLK1_EVE2_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_COREREG     (0xB00U)

/* CLK1_EVE2_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_VERSIONREG  (0xB04U)

/* CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG  (0xB08U)

/* CLK1_EVE2_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_NTTPADDR_0  (0xB10U)

/* CLK1_EVE2_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTSTDLVL   (0xB40U)

/* CLK1_EVE2_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTCUSTOMLVL  (0xB44U)

/* CLK1_EVE2_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN         (0xB48U)

/* CLK1_EVE2_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR          (0xB4CU)

/* CLK1_EVE2_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MSTADDR      (0xB50U)

/* CLK1_EVE2_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVADDR      (0xB54U)

/* CLK1_EVE2_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_INFO         (0xB58U)

/* CLK1_EVE2_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVOFSLSB    (0xB5CU)

/* CLK1_EVE2_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVOFSMSB    (0xB60U)

/* CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_INFO  (0xB64U)

/* CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0xB68U)

/* CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0xB6CU)

/* CLK1_EVE2_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_ADDRSPACESIZELOG       (0xB80U)

/* CLK1_EVE3_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_COREREG     (0xC00U)

/* CLK1_EVE3_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_VERSIONREG  (0xC04U)

/* CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG  (0xC08U)

/* CLK1_EVE3_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_NTTPADDR_0  (0xC10U)

/* CLK1_EVE3_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTSTDLVL   (0xC40U)

/* CLK1_EVE3_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTCUSTOMLVL  (0xC44U)

/* CLK1_EVE3_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN         (0xC48U)

/* CLK1_EVE3_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR          (0xC4CU)

/* CLK1_EVE3_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MSTADDR      (0xC50U)

/* CLK1_EVE3_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVADDR      (0xC54U)

/* CLK1_EVE3_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_INFO         (0xC58U)

/* CLK1_EVE3_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVOFSLSB    (0xC5CU)

/* CLK1_EVE3_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVOFSMSB    (0xC60U)

/* CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_INFO  (0xC64U)

/* CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0xC68U)

/* CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0xC6CU)

/* CLK1_EVE3_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_ADDRSPACESIZELOG       (0xC80U)

/* CLK1_EVE4_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_COREREG     (0xD00U)

/* CLK1_EVE4_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_VERSIONREG  (0xD04U)

/* CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG  (0xD08U)

/* CLK1_EVE4_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_NTTPADDR_0  (0xD10U)

/* CLK1_EVE4_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTSTDLVL   (0xD40U)

/* CLK1_EVE4_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTCUSTOMLVL  (0xD44U)

/* CLK1_EVE4_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN         (0xD48U)

/* CLK1_EVE4_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR          (0xD4CU)

/* CLK1_EVE4_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MSTADDR      (0xD50U)

/* CLK1_EVE4_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVADDR      (0xD54U)

/* CLK1_EVE4_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_INFO         (0xD58U)

/* CLK1_EVE4_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVOFSLSB    (0xD5CU)

/* CLK1_EVE4_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVOFSMSB    (0xD60U)

/* CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_INFO  (0xD64U)

/* CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0xD68U)

/* CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0xD6CU)

/* CLK1_EVE4_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_ADDRSPACESIZELOG       (0xD80U)

/* CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG  (0xE00U)

/* CLK1_L4_PER_P8_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_VERSIONREG  (0xE04U)

/* CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG  (0xE08U)

/* CLK1_L4_PER_P8_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_NTTPADDR_0  (0xE10U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTSTDLVL  (0xE40U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTCUSTOMLVL  (0xE44U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN    (0xE48U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR     (0xE4CU)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MSTADDR  (0xE50U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVADDR  (0xE54U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_INFO    (0xE58U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSLSB  (0xE5CU)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSMSB  (0xE60U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_INFO  (0xE64U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0xE68U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0xE6CU)

/* CLK1_L4_PER_P8_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_ADDRSPACESIZELOG  (0xE80U)

/* CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG  (0xF00U)

/* CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG  (0xF04U)

/* CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG  (0xF08U)

/* CLK1_OCMC_RAM1_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_NTTPADDR_0  (0xF10U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL  (0xF40U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL  (0xF44U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN    (0xF48U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR     (0xF4CU)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MSTADDR  (0xF50U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVADDR  (0xF54U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_INFO    (0xF58U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSLSB  (0xF5CU)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSMSB  (0xF60U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_INFO  (0xF64U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0xF68U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0xF6CU)

/* CLK1_OCMC_RAM1_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_ADDRSPACESIZELOG  (0xF80U)

/* CLK1_IPU1_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_COREREG     (0x1000U)

/* CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG  (0x1004U)

/* CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG  (0x1008U)

/* CLK1_IPU1_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_NTTPADDR_0  (0x1010U)

/* CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL   (0x1040U)

/* CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1044U)

/* CLK1_IPU1_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN         (0x1048U)

/* CLK1_IPU1_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR          (0x104CU)

/* CLK1_IPU1_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MSTADDR      (0x1050U)

/* CLK1_IPU1_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVADDR      (0x1054U)

/* CLK1_IPU1_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_INFO         (0x1058U)

/* CLK1_IPU1_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVOFSLSB    (0x105CU)

/* CLK1_IPU1_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVOFSMSB    (0x1060U)

/* CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1064U)

/* CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1068U)

/* CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x106CU)

/* CLK1_IPU1_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_ADDRSPACESIZELOG       (0x1080U)

/* CLK1_IPU2_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_COREREG     (0x1100U)

/* CLK1_IPU2_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_VERSIONREG  (0x1104U)

/* CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG  (0x1108U)

/* CLK1_IPU2_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_NTTPADDR_0  (0x1110U)

/* CLK1_IPU2_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTSTDLVL   (0x1140U)

/* CLK1_IPU2_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1144U)

/* CLK1_IPU2_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN         (0x1148U)

/* CLK1_IPU2_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR          (0x114CU)

/* CLK1_IPU2_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MSTADDR      (0x1150U)

/* CLK1_IPU2_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVADDR      (0x1154U)

/* CLK1_IPU2_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_INFO         (0x1158U)

/* CLK1_IPU2_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVOFSLSB    (0x115CU)

/* CLK1_IPU2_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVOFSMSB    (0x1160U)

/* CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1164U)

/* CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1168U)

/* CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x116CU)

/* CLK1_IPU2_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_ADDRSPACESIZELOG       (0x1180U)

/* CLK1_GPU_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_COREREG      (0x1200U)

/* CLK1_GPU_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_VERSIONREG   (0x1204U)

/* CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG   (0x1208U)

/* CLK1_GPU_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_NTTPADDR_0   (0x1210U)

/* CLK1_GPU_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTSTDLVL    (0x1240U)

/* CLK1_GPU_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1244U)

/* CLK1_GPU_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN          (0x1248U)

/* CLK1_GPU_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR           (0x124CU)

/* CLK1_GPU_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MSTADDR       (0x1250U)

/* CLK1_GPU_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVADDR       (0x1254U)

/* CLK1_GPU_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_INFO          (0x1258U)

/* CLK1_GPU_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVOFSLSB     (0x125CU)

/* CLK1_GPU_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVOFSMSB     (0x1260U)

/* CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1264U)

/* CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1268U)

/* CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x126CU)

/* CLK1_GPU_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_ADDRSPACESIZELOG        (0x1280U)

/* CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG   (0x1300U)

/* CLK1_DMM_P2_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_VERSIONREG  (0x1304U)

/* CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG  (0x1308U)

/* CLK1_DMM_P2_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_NTTPADDR_0  (0x1310U)

/* CLK1_DMM_P2_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTSTDLVL  (0x1340U)

/* CLK1_DMM_P2_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1344U)

/* CLK1_DMM_P2_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN       (0x1348U)

/* CLK1_DMM_P2_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR        (0x134CU)

/* CLK1_DMM_P2_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MSTADDR    (0x1350U)

/* CLK1_DMM_P2_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVADDR    (0x1354U)

/* CLK1_DMM_P2_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_INFO       (0x1358U)

/* CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSLSB  (0x135CU)

/* CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSMSB  (0x1360U)

/* CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1364U)

/* CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1368U)

/* CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x136CU)

/* CLK1_DMM_P2_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_ADDRSPACESIZELOG     (0x1380U)

/* CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG   (0x1400U)

/* CLK1_PRUSS1_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_VERSIONREG  (0x1404U)

/* CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG  (0x1408U)

/* CLK1_PRUSS1_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_NTTPADDR_0  (0x1410U)

/* CLK1_PRUSS1_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTSTDLVL  (0x1440U)

/* CLK1_PRUSS1_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1444U)

/* CLK1_PRUSS1_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN       (0x1448U)

/* CLK1_PRUSS1_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR        (0x144CU)

/* CLK1_PRUSS1_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MSTADDR    (0x1450U)

/* CLK1_PRUSS1_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVADDR    (0x1454U)

/* CLK1_PRUSS1_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_INFO       (0x1458U)

/* CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSLSB  (0x145CU)

/* CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSMSB  (0x1460U)

/* CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1464U)

/* CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1468U)

/* CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x146CU)

/* CLK1_PRUSS1_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_ADDRSPACESIZELOG     (0x1480U)

/* CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG   (0x1500U)

/* CLK1_PRUSS2_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_VERSIONREG  (0x1504U)

/* CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG  (0x1508U)

/* CLK1_PRUSS2_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_NTTPADDR_0  (0x1510U)

/* CLK1_PRUSS2_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTSTDLVL  (0x1540U)

/* CLK1_PRUSS2_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1544U)

/* CLK1_PRUSS2_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN       (0x1548U)

/* CLK1_PRUSS2_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR        (0x154CU)

/* CLK1_PRUSS2_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MSTADDR    (0x1550U)

/* CLK1_PRUSS2_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVADDR    (0x1554U)

/* CLK1_PRUSS2_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_INFO       (0x1558U)

/* CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSLSB  (0x155CU)

/* CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSMSB  (0x1560U)

/* CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1564U)

/* CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1568U)

/* CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x156CU)

/* CLK1_PRUSS2_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_ADDRSPACESIZELOG     (0x1580U)

/* CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG  (0x1600U)

/* CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_VERSIONREG  (0x1604U)

/* CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG  (0x1608U)

/* CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_NTTPADDR_0  (0x1610U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTSTDLVL  (0x1640U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1644U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN  (0x1648U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR   (0x164CU)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MSTADDR  (0x1650U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVADDR  (0x1654U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_INFO  (0x1658U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSLSB  (0x165CU)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSMSB  (0x1660U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1664U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1668U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x166CU)

/* CLK1_IVA1_CONFIG_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_ADDRSPACESIZELOG  (0x1680U)

/* CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG  (0x1700U)

/* CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG  (0x1704U)

/* CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG  (0x1708U)

/* CLK1_OCMC_RAM2_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_NTTPADDR_0  (0x1710U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL  (0x1740U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1744U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN    (0x1748U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR     (0x174CU)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MSTADDR  (0x1750U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVADDR  (0x1754U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_INFO    (0x1758U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSLSB  (0x175CU)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSMSB  (0x1760U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1764U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1768U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x176CU)

/* CLK1_OCMC_RAM2_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_ADDRSPACESIZELOG  (0x1780U)

/* CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG  (0x1800U)

/* CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_VERSIONREG  (0x1804U)

/* CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG  (0x1808U)

/* CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_NTTPADDR_0  (0x1810U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTSTDLVL  (0x1840U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1844U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN   (0x1848U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR    (0x184CU)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MSTADDR  (0x1850U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVADDR  (0x1854U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_INFO   (0x1858U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSLSB  (0x185CU)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSMSB  (0x1860U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1864U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1868U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x186CU)

/* CLK1_IVA1_SL2IF_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_ADDRSPACESIZELOG  (0x1880U)

/* CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG  (0x1900U)

/* CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG  (0x1904U)

/* CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG  (0x1908U)

/* CLK1_OCMC_RAM3_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_NTTPADDR_0  (0x1910U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL  (0x1940U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1944U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN    (0x1948U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR     (0x194CU)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MSTADDR  (0x1950U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVADDR  (0x1954U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_INFO    (0x1958U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSLSB  (0x195CU)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSMSB  (0x1960U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1964U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1968U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x196CU)

/* CLK1_OCMC_RAM3_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_ADDRSPACESIZELOG  (0x1980U)

/* CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG  (0x1C00U)

/* CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG  (0x1C04U)

/* CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG  (0x1C08U)

/* CLK1_L4_PER_P0_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_NTTPADDR_0  (0x1C10U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL  (0x1C40U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1C44U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN    (0x1C48U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR     (0x1C4CU)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MSTADDR  (0x1C50U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVADDR  (0x1C54U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_INFO    (0x1C58U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSLSB  (0x1C5CU)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSMSB  (0x1C60U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1C64U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1C68U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x1C6CU)

/* CLK1_L4_PER_P0_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_ADDRSPACESIZELOG  (0x1C80U)

/* CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG  (0x1D00U)

/* CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG  (0x1D04U)

/* CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG  (0x1D08U)

/* CLK1_L4_WKUP_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_NTTPADDR_0  (0x1D10U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL  (0x1D40U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1D44U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN      (0x1D48U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR       (0x1D4CU)

/* CLK1_L4_WKUP_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MSTADDR   (0x1D50U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVADDR   (0x1D54U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_INFO      (0x1D58U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSLSB  (0x1D5CU)

/* CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSMSB  (0x1D60U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1D64U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1D68U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x1D6CU)

/* CLK1_L4_WKUP_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_ADDRSPACESIZELOG    (0x1D80U)

/* CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG  (0x1E00U)

/* CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG  (0x1E04U)

/* CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG  (0x1E08U)

/* CLK1_OCMC_ROM_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_NTTPADDR_0  (0x1E10U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL  (0x1E40U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1E44U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN     (0x1E48U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR      (0x1E4CU)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MSTADDR  (0x1E50U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVADDR  (0x1E54U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_INFO     (0x1E58U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSLSB  (0x1E5CU)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSMSB  (0x1E60U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1E64U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1E68U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x1E6CU)

/* CLK1_OCMC_ROM_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_ADDRSPACESIZELOG   (0x1E80U)

/* CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG  (0x1F00U)

/* CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG  (0x1F04U)

/* CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG  (0x1F08U)

/* CLK1_L4_PER_P1_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_NTTPADDR_0  (0x1F10U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL  (0x1F40U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1F44U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN    (0x1F48U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR     (0x1F4CU)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MSTADDR  (0x1F50U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVADDR  (0x1F54U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_INFO    (0x1F58U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSLSB  (0x1F5CU)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSMSB  (0x1F60U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1F64U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1F68U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x1F6CU)

/* CLK1_L4_PER_P1_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_ADDRSPACESIZELOG  (0x1F80U)

/* CLK1_TPCC_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_COREREG     (0x2000U)

/* CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG  (0x2004U)

/* CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG  (0x2008U)

/* CLK1_TPCC_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_NTTPADDR_0  (0x2010U)

/* CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL   (0x2040U)

/* CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2044U)

/* CLK1_TPCC_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN         (0x2048U)

/* CLK1_TPCC_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR          (0x204CU)

/* CLK1_TPCC_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MSTADDR      (0x2050U)

/* CLK1_TPCC_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVADDR      (0x2054U)

/* CLK1_TPCC_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_INFO         (0x2058U)

/* CLK1_TPCC_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVOFSLSB    (0x205CU)

/* CLK1_TPCC_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVOFSMSB    (0x2060U)

/* CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2064U)

/* CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2068U)

/* CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x206CU)

/* CLK1_TPCC_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_ADDRSPACESIZELOG       (0x2080U)

/* CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG  (0x2100U)

/* CLK1_L4_PER_P2_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_VERSIONREG  (0x2104U)

/* CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG  (0x2108U)

/* CLK1_L4_PER_P2_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_NTTPADDR_0  (0x2110U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTSTDLVL  (0x2140U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2144U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN    (0x2148U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR     (0x214CU)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MSTADDR  (0x2150U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVADDR  (0x2154U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_INFO    (0x2158U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSLSB  (0x215CU)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSMSB  (0x2160U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2164U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2168U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x216CU)

/* CLK1_L4_PER_P2_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_ADDRSPACESIZELOG  (0x2180U)

/* CLK1_MMU1_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_COREREG     (0x2200U)

/* CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG  (0x2204U)

/* CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG  (0x2208U)

/* CLK1_MMU1_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_NTTPADDR_0  (0x2210U)

/* CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL   (0x2240U)

/* CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2244U)

/* CLK1_MMU1_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN         (0x2248U)

/* CLK1_MMU1_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR          (0x224CU)

/* CLK1_MMU1_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MSTADDR      (0x2250U)

/* CLK1_MMU1_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVADDR      (0x2254U)

/* CLK1_MMU1_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_INFO         (0x2258U)

/* CLK1_MMU1_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVOFSLSB    (0x225CU)

/* CLK1_MMU1_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVOFSMSB    (0x2260U)

/* CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2264U)

/* CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2268U)

/* CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x226CU)

/* CLK1_MMU1_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_ADDRSPACESIZELOG       (0x2280U)

/* CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG  (0x2300U)

/* CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG  (0x2304U)

/* CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG  (0x2308U)

/* CLK1_L4_PER_P3_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_NTTPADDR_0  (0x2310U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL  (0x2340U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2344U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN    (0x2348U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR     (0x234CU)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MSTADDR  (0x2350U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVADDR  (0x2354U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_INFO    (0x2358U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSLSB  (0x235CU)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSMSB  (0x2360U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2364U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2368U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x236CU)

/* CLK1_L4_PER_P3_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_ADDRSPACESIZELOG  (0x2380U)

/* CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG  (0x2400U)

/* CLK1_L4_PER_P4_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_VERSIONREG  (0x2404U)

/* CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG  (0x2408U)

/* CLK1_L4_PER_P4_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_NTTPADDR_0  (0x2410U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTSTDLVL  (0x2440U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2444U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN    (0x2448U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR     (0x244CU)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MSTADDR  (0x2450U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVADDR  (0x2454U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_INFO    (0x2458U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSLSB  (0x245CU)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSMSB  (0x2460U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2464U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2468U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x246CU)

/* CLK1_L4_PER_P4_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_ADDRSPACESIZELOG  (0x2480U)

/* CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG  (0x2500U)

/* CLK1_L4_PER_P5_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_VERSIONREG  (0x2504U)

/* CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG  (0x2508U)

/* CLK1_L4_PER_P5_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_NTTPADDR_0  (0x2510U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTSTDLVL  (0x2540U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2544U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN    (0x2548U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR     (0x254CU)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MSTADDR  (0x2550U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVADDR  (0x2554U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_INFO    (0x2558U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSLSB  (0x255CU)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSMSB  (0x2560U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2564U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2568U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x256CU)

/* CLK1_L4_PER_P5_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_ADDRSPACESIZELOG  (0x2580U)

/* CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG  (0x2600U)

/* CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG  (0x2604U)

/* CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG  (0x2608U)

/* CLK1_L4_PER_P6_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_NTTPADDR_0  (0x2610U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL  (0x2640U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2644U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN    (0x2648U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR     (0x264CU)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MSTADDR  (0x2650U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVADDR  (0x2654U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_INFO    (0x2658U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSLSB  (0x265CU)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSMSB  (0x2660U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2664U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2668U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x266CU)

/* CLK1_L4_PER_P6_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_ADDRSPACESIZELOG  (0x2680U)

/* CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG  (0x2700U)

/* CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG  (0x2704U)

/* CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG  (0x2708U)

/* CLK1_L4_PER_P7_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_NTTPADDR_0  (0x2710U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL  (0x2740U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2744U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN    (0x2748U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR     (0x274CU)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MSTADDR  (0x2750U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVADDR  (0x2754U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_INFO    (0x2758U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSLSB  (0x275CU)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSMSB  (0x2760U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2764U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2768U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x276CU)

/* CLK1_L4_PER_P7_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_ADDRSPACESIZELOG  (0x2780U)

/* CLK1_MMU2_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_COREREG     (0x2800U)

/* CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG  (0x2804U)

/* CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG  (0x2808U)

/* CLK1_MMU2_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_NTTPADDR_0  (0x2810U)

/* CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL   (0x2840U)

/* CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2844U)

/* CLK1_MMU2_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN         (0x2848U)

/* CLK1_MMU2_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR          (0x284CU)

/* CLK1_MMU2_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MSTADDR      (0x2850U)

/* CLK1_MMU2_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVADDR      (0x2854U)

/* CLK1_MMU2_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_INFO         (0x2858U)

/* CLK1_MMU2_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVOFSLSB    (0x285CU)

/* CLK1_MMU2_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVOFSMSB    (0x2860U)

/* CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2864U)

/* CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2868U)

/* CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x286CU)

/* CLK1_MMU2_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_ADDRSPACESIZELOG       (0x2880U)

/* CLK1_DSS_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_COREREG      (0x2900U)

/* CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG   (0x2904U)

/* CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG   (0x2908U)

/* CLK1_DSS_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_NTTPADDR_0   (0x2910U)

/* CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL    (0x2940U)

/* CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2944U)

/* CLK1_DSS_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN          (0x2948U)

/* CLK1_DSS_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR           (0x294CU)

/* CLK1_DSS_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MSTADDR       (0x2950U)

/* CLK1_DSS_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVADDR       (0x2954U)

/* CLK1_DSS_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_INFO          (0x2958U)

/* CLK1_DSS_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVOFSLSB     (0x295CU)

/* CLK1_DSS_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVOFSMSB     (0x2960U)

/* CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2964U)

/* CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2968U)

/* CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x296CU)

/* CLK1_DSS_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_ADDRSPACESIZELOG        (0x2980U)

/* CLK1_AES1_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_COREREG     (0x2A00U)

/* CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG  (0x2A04U)

/* CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG  (0x2A08U)

/* CLK1_AES1_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_NTTPADDR_0  (0x2A10U)

/* CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL   (0x2A40U)

/* CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2A44U)

/* CLK1_AES1_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN         (0x2A48U)

/* CLK1_AES1_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR          (0x2A4CU)

/* CLK1_AES1_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MSTADDR      (0x2A50U)

/* CLK1_AES1_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVADDR      (0x2A54U)

/* CLK1_AES1_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_INFO         (0x2A58U)

/* CLK1_AES1_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVOFSLSB    (0x2A5CU)

/* CLK1_AES1_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVOFSMSB    (0x2A60U)

/* CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2A64U)

/* CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2A68U)

/* CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x2A6CU)

/* CLK1_AES1_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_ADDRSPACESIZELOG       (0x2A80U)

/* CLK1_TPTC2_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG    (0x2B00U)

/* CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG  (0x2B04U)

/* CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG  (0x2B08U)

/* CLK1_TPTC2_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_NTTPADDR_0  (0x2B10U)

/* CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL  (0x2B40U)

/* CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2B44U)

/* CLK1_TPTC2_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN        (0x2B48U)

/* CLK1_TPTC2_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR         (0x2B4CU)

/* CLK1_TPTC2_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MSTADDR     (0x2B50U)

/* CLK1_TPTC2_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVADDR     (0x2B54U)

/* CLK1_TPTC2_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_INFO        (0x2B58U)

/* CLK1_TPTC2_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSLSB   (0x2B5CU)

/* CLK1_TPTC2_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSMSB   (0x2B60U)

/* CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2B64U)

/* CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2B68U)

/* CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x2B6CU)

/* CLK1_TPTC2_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_ADDRSPACESIZELOG      (0x2B80U)

/* CLK1_AES2_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_COREREG     (0x2C00U)

/* CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG  (0x2C04U)

/* CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG  (0x2C08U)

/* CLK1_AES2_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_NTTPADDR_0  (0x2C10U)

/* CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL   (0x2C40U)

/* CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2C44U)

/* CLK1_AES2_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN         (0x2C48U)

/* CLK1_AES2_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR          (0x2C4CU)

/* CLK1_AES2_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MSTADDR      (0x2C50U)

/* CLK1_AES2_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVADDR      (0x2C54U)

/* CLK1_AES2_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_INFO         (0x2C58U)

/* CLK1_AES2_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVOFSLSB    (0x2C5CU)

/* CLK1_AES2_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVOFSMSB    (0x2C60U)

/* CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2C64U)

/* CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2C68U)

/* CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x2C6CU)

/* CLK1_AES2_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_ADDRSPACESIZELOG       (0x2C80U)

/* CLK1_TPTC1_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG    (0x2E00U)

/* CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG  (0x2E04U)

/* CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG  (0x2E08U)

/* CLK1_TPTC1_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_NTTPADDR_0  (0x2E10U)

/* CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL  (0x2E40U)

/* CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2E44U)

/* CLK1_TPTC1_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN        (0x2E48U)

/* CLK1_TPTC1_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR         (0x2E4CU)

/* CLK1_TPTC1_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MSTADDR     (0x2E50U)

/* CLK1_TPTC1_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVADDR     (0x2E54U)

/* CLK1_TPTC1_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_INFO        (0x2E58U)

/* CLK1_TPTC1_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSLSB   (0x2E5CU)

/* CLK1_TPTC1_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSMSB   (0x2E60U)

/* CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2E64U)

/* CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2E68U)

/* CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x2E6CU)

/* CLK1_TPTC1_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_ADDRSPACESIZELOG      (0x2E80U)

/* CLK1_MCASP1_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG   (0x2F00U)

/* CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG  (0x2F04U)

/* CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG  (0x2F08U)

/* CLK1_MCASP1_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_NTTPADDR_0  (0x2F10U)

/* CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL  (0x2F40U)

/* CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x2F44U)

/* CLK1_MCASP1_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN       (0x2F48U)

/* CLK1_MCASP1_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR        (0x2F4CU)

/* CLK1_MCASP1_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MSTADDR    (0x2F50U)

/* CLK1_MCASP1_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVADDR    (0x2F54U)

/* CLK1_MCASP1_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_INFO       (0x2F58U)

/* CLK1_MCASP1_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSLSB  (0x2F5CU)

/* CLK1_MCASP1_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSMSB  (0x2F60U)

/* CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x2F64U)

/* CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x2F68U)

/* CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x2F6CU)

/* CLK1_MCASP1_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_ADDRSPACESIZELOG     (0x2F80U)

/* CLK1_MCASP2_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_COREREG   (0x3000U)

/* CLK1_MCASP2_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_VERSIONREG  (0x3004U)

/* CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG  (0x3008U)

/* CLK1_MCASP2_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_NTTPADDR_0  (0x3010U)

/* CLK1_MCASP2_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTSTDLVL  (0x3040U)

/* CLK1_MCASP2_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x3044U)

/* CLK1_MCASP2_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN       (0x3048U)

/* CLK1_MCASP2_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR        (0x304CU)

/* CLK1_MCASP2_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MSTADDR    (0x3050U)

/* CLK1_MCASP2_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVADDR    (0x3054U)

/* CLK1_MCASP2_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_INFO       (0x3058U)

/* CLK1_MCASP2_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVOFSLSB  (0x305CU)

/* CLK1_MCASP2_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVOFSMSB  (0x3060U)

/* CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x3064U)

/* CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x3068U)

/* CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x306CU)

/* CLK1_MCASP2_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_ADDRSPACESIZELOG     (0x3080U)

/* CLK1_MCASP3_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_COREREG   (0x3100U)

/* CLK1_MCASP3_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_VERSIONREG  (0x3104U)

/* CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG  (0x3108U)

/* CLK1_MCASP3_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_NTTPADDR_0  (0x3110U)

/* CLK1_MCASP3_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTSTDLVL  (0x3140U)

/* CLK1_MCASP3_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x3144U)

/* CLK1_MCASP3_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN       (0x3148U)

/* CLK1_MCASP3_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR        (0x314CU)

/* CLK1_MCASP3_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MSTADDR    (0x3150U)

/* CLK1_MCASP3_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVADDR    (0x3154U)

/* CLK1_MCASP3_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_INFO       (0x3158U)

/* CLK1_MCASP3_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVOFSLSB  (0x315CU)

/* CLK1_MCASP3_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVOFSMSB  (0x3160U)

/* CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x3164U)

/* CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x3168U)

/* CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x316CU)

/* CLK1_MCASP3_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_ADDRSPACESIZELOG     (0x3180U)

/* CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG  (0x3200U)

/* CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG  (0x3204U)

/* CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG  (0x3208U)

/* CLK1_TSC_ADC_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_NTTPADDR_0  (0x3210U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL  (0x3240U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x3244U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN      (0x3248U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR       (0x324CU)

/* CLK1_TSC_ADC_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MSTADDR   (0x3250U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVADDR   (0x3254U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_INFO      (0x3258U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSLSB  (0x325CU)

/* CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSMSB  (0x3260U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x3264U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x3268U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x326CU)

/* CLK1_TSC_ADC_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_ADDRSPACESIZELOG    (0x3280U)

/* CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG  (0x3300U)

/* CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG  (0x3304U)

/* CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG  (0x3308U)

/* CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_NTTPADDR_0  (0x3310U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL  (0x3340U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x3344U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN   (0x3348U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR    (0x334CU)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MSTADDR  (0x3350U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVADDR  (0x3354U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_INFO   (0x3358U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSLSB  (0x335CU)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSMSB  (0x3360U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x3364U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x3368U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x336CU)

/* CLK1_SHA2MD5_P1_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_ADDRSPACESIZELOG  (0x3380U)

/* CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG  (0x3400U)

/* CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG  (0x3404U)

/* CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG  (0x3408U)

/* CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_NTTPADDR_0  (0x3410U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL  (0x3440U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x3444U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN   (0x3448U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR    (0x344CU)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MSTADDR  (0x3450U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVADDR  (0x3454U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_INFO   (0x3458U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSLSB  (0x345CU)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSMSB  (0x3460U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x3464U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x3468U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x346CU)

/* CLK1_SHA2MD5_P2_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_ADDRSPACESIZELOG  (0x3480U)

/* CLK1_PCIE1_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG    (0x3700U)

/* CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG  (0x3704U)

/* CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG  (0x3708U)

/* CLK1_PCIE1_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_NTTPADDR_0  (0x3710U)

/* CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL  (0x3740U)

/* CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x3744U)

/* CLK1_PCIE1_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN        (0x3748U)

/* CLK1_PCIE1_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR         (0x374CU)

/* CLK1_PCIE1_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MSTADDR     (0x3750U)

/* CLK1_PCIE1_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVADDR     (0x3754U)

/* CLK1_PCIE1_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_INFO        (0x3758U)

/* CLK1_PCIE1_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSLSB   (0x375CU)

/* CLK1_PCIE1_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSMSB   (0x3760U)

/* CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x3764U)

/* CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x3768U)

/* CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x376CU)

/* CLK1_PCIE1_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_ADDRSPACESIZELOG      (0x3780U)

/* CLK1_PCIE2_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_COREREG    (0x3800U)

/* CLK1_PCIE2_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_VERSIONREG  (0x3804U)

/* CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG  (0x3808U)

/* CLK1_PCIE2_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_NTTPADDR_0  (0x3810U)

/* CLK1_PCIE2_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTSTDLVL  (0x3840U)

/* CLK1_PCIE2_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x3844U)

/* CLK1_PCIE2_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN        (0x3848U)

/* CLK1_PCIE2_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR         (0x384CU)

/* CLK1_PCIE2_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MSTADDR     (0x3850U)

/* CLK1_PCIE2_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVADDR     (0x3854U)

/* CLK1_PCIE2_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_INFO        (0x3858U)

/* CLK1_PCIE2_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVOFSLSB   (0x385CU)

/* CLK1_PCIE2_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVOFSMSB   (0x3860U)

/* CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x3864U)

/* CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x3868U)

/* CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x386CU)

/* CLK1_PCIE2_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_ADDRSPACESIZELOG      (0x3880U)

/* CLK1_QSPI_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_COREREG     (0x3900U)

/* CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG  (0x3904U)

/* CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG  (0x3908U)

/* CLK1_QSPI_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_NTTPADDR_0  (0x3910U)

/* CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL   (0x3940U)

/* CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x3944U)

/* CLK1_QSPI_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN         (0x3948U)

/* CLK1_QSPI_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR          (0x394CU)

/* CLK1_QSPI_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MSTADDR      (0x3950U)

/* CLK1_QSPI_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVADDR      (0x3954U)

/* CLK1_QSPI_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_INFO         (0x3958U)

/* CLK1_QSPI_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVOFSLSB    (0x395CU)

/* CLK1_QSPI_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVOFSMSB    (0x3960U)

/* CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x3964U)

/* CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x3968U)

/* CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x396CU)

/* CLK1_QSPI_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_ADDRSPACESIZELOG       (0x3980U)

/* CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG   (0x800000U)

/* CLK1_HOST_CLK1_2_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_VERSIONREG  (0x800004U)

/* CLK1_HOST_CLK1_2_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_MAINCTLREG  (0x800008U)

/* CLK1_HOST_CLK1_2_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTSTDLVL  (0x800040U)

/* CLK1_HOST_CLK1_2_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTCUSTOMLVL  (0x800044U)

/* CLK1_HOST_CLK1_2_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN       (0x800048U)

/* CLK1_HOST_CLK1_2_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR        (0x80004CU)

/* CLK1_HOST_CLK1_2_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MSTADDR    (0x800050U)

/* CLK1_HOST_CLK1_2_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVADDR    (0x800054U)

/* CLK1_HOST_CLK1_2_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_INFO       (0x800058U)

/* CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSLSB  (0x80005CU)

/* CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSMSB  (0x800060U)

/* CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_MSTADDR  (0x800064U)

/* CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_INFO  (0x800068U)

/* CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_WR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_WR  (0x80006CU)

/* CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_ADDR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_ADDR  (0x800070U)

/* CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_DECERR */
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_DECERR  (0x800074U)

/* CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG  (0x800400U)

/* CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG  (0x800404U)

/* CLK1_FLAGMUX_CLK1MERGE_MASK0 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_MASK0          (0x800408U)

/* CLK1_FLAGMUX_CLK1MERGE_REGERR0 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_REGERR0        (0x80040CU)

/* CLK1_FLAGMUX_CLK1MERGE_MASK1 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_MASK1          (0x800410U)

/* CLK1_FLAGMUX_CLK1MERGE_REGERR1 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_REGERR1        (0x800414U)

/* CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG  (0x803500U)

/* CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_VERSIONREG  (0x803504U)

/* CLK1_FLAGMUX_CLK1_1_MASK0 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_MASK0             (0x803508U)

/* CLK1_FLAGMUX_CLK1_1_REGERR0 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_REGERR0           (0x80350CU)

/* CLK1_FLAGMUX_CLK1_1_MASK1 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_MASK1             (0x803510U)

/* CLK1_FLAGMUX_CLK1_1_REGERR1 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_REGERR1           (0x803514U)

/* CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG  (0x803600U)

/* CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_VERSIONREG  (0x803604U)

/* CLK1_FLAGMUX_CLK1_2_MASK0 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_MASK0             (0x803608U)

/* CLK1_FLAGMUX_CLK1_2_REGERR0 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_REGERR0           (0x80360CU)

/* CLK1_FLAGMUX_CLK1_2_MASK1 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_MASK1             (0x803610U)

/* CLK1_FLAGMUX_CLK1_2_REGERR1 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_REGERR1           (0x803614U)

/* CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG  (0x803A00U)

/* CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG  (0x803A04U)

/* CLK1_MMU1_BW_LIMITER_BANDWIDTH_FRACTIONAL */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_BANDWIDTH_FRACTIONAL  (0x803A08U)

/* CLK1_MMU1_BW_LIMITER_BANDWIDTH_INTEGER */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_BANDWIDTH_INTEGER  (0x803A0CU)

/* CLK1_MMU1_BW_LIMITER_WATERMARK_0 */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_WATERMARK_0      (0x803A10U)

/* CLK1_MMU1_BW_LIMITER_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_CLEARHISTORY     (0x803A14U)

/* CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG  (0x803B00U)

/* CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x803B04U)

/* CLK1_MMU2_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_BANDWIDTH      (0x803B08U)

/* CLK1_MMU2_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_WATERMARK      (0x803B0CU)

/* CLK1_MMU2_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_PRESS          (0x803B10U)

/* CLK1_MMU2_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_CLEARHISTORY   (0x803B14U)

/* CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG  (0x803C00U)

/* CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG  (0x803C04U)

/* CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL  (0x803C08U)

/* CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_INTEGER */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_INTEGER  (0x803C0CU)

/* CLK1_TPTC1_RD_BW_LIMITER_WATERMARK_0 */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_WATERMARK_0  (0x803C10U)

/* CLK1_TPTC1_RD_BW_LIMITER_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_CLEARHISTORY  (0x803C14U)

/* CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG  (0x803D00U)

/* CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG  (0x803D04U)

/* CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL  (0x803D08U)

/* CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_INTEGER */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_INTEGER  (0x803D0CU)

/* CLK1_TPTC2_RD_BW_LIMITER_WATERMARK_0 */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_WATERMARK_0  (0x803D10U)

/* CLK1_TPTC2_RD_BW_LIMITER_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_CLEARHISTORY  (0x803D14U)

/* CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG  (0x803E00U)

/* CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG  (0x803E04U)

/* CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL  (0x803E08U)

/* CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_INTEGER */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_INTEGER  (0x803E0CU)

/* CLK1_TPTC1_WR_BW_LIMITER_WATERMARK_0 */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_WATERMARK_0  (0x803E10U)

/* CLK1_TPTC1_WR_BW_LIMITER_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_CLEARHISTORY  (0x803E14U)

/* CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG  (0x803F00U)

/* CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG  (0x803F04U)

/* CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL  (0x803F08U)

/* CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_INTEGER */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_INTEGER  (0x803F0CU)

/* CLK1_TPTC2_WR_BW_LIMITER_WATERMARK_0 */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_WATERMARK_0  (0x803F10U)

/* CLK1_TPTC2_WR_BW_LIMITER_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_CLEARHISTORY  (0x803F14U)

/* CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG  (0x804000U)

/* CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG  (0x804004U)

/* CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL */
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL  (0x804008U)

/* CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_INTEGER */
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_INTEGER  (0x80400CU)

/* CLK1_VPE_P2_BW_LIMITER_WATERMARK_0 */
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_WATERMARK_0    (0x804010U)

/* CLK1_VPE_P2_BW_LIMITER_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_CLEARHISTORY   (0x804014U)

/* CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG  (0x804100U)

/* CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG  (0x804104U)

/* CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL */
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL  (0x804108U)

/* CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_INTEGER */
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_INTEGER  (0x80410CU)

/* CLK1_VPE_P1_BW_LIMITER_WATERMARK_0 */
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_WATERMARK_0    (0x804110U)

/* CLK1_VPE_P1_BW_LIMITER_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_CLEARHISTORY   (0x804114U)

/* CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG  (0x804200U)

/* CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x804204U)

/* CLK1_EVE1_TC0_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_BANDWIDTH  (0x804208U)

/* CLK1_EVE1_TC0_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_WATERMARK  (0x80420CU)

/* CLK1_EVE1_TC0_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_PRESS      (0x804210U)

/* CLK1_EVE1_TC0_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_CLEARHISTORY  (0x804214U)

/* CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG  (0x804300U)

/* CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x804304U)

/* CLK1_EVE2_TC0_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_BANDWIDTH  (0x804308U)

/* CLK1_EVE2_TC0_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_WATERMARK  (0x80430CU)

/* CLK1_EVE2_TC0_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_PRESS      (0x804310U)

/* CLK1_EVE2_TC0_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_CLEARHISTORY  (0x804314U)

/* CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG  (0x804400U)

/* CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x804404U)

/* CLK1_EVE3_TC0_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_BANDWIDTH  (0x804408U)

/* CLK1_EVE3_TC0_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_WATERMARK  (0x80440CU)

/* CLK1_EVE3_TC0_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_PRESS      (0x804410U)

/* CLK1_EVE3_TC0_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_CLEARHISTORY  (0x804414U)

/* CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG  (0x804500U)

/* CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x804504U)

/* CLK1_EVE4_TC0_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_BANDWIDTH  (0x804508U)

/* CLK1_EVE4_TC0_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_WATERMARK  (0x80450CU)

/* CLK1_EVE4_TC0_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_PRESS      (0x804510U)

/* CLK1_EVE4_TC0_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_CLEARHISTORY  (0x804514U)

/* CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG  (0x804600U)

/* CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x804604U)

/* CLK1_EVE1_TC1_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_BANDWIDTH  (0x804608U)

/* CLK1_EVE1_TC1_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_WATERMARK  (0x80460CU)

/* CLK1_EVE1_TC1_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_PRESS      (0x804610U)

/* CLK1_EVE1_TC1_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_CLEARHISTORY  (0x804614U)

/* CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG  (0x804700U)

/* CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x804704U)

/* CLK1_EVE2_TC1_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_BANDWIDTH  (0x804708U)

/* CLK1_EVE2_TC1_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_WATERMARK  (0x80470CU)

/* CLK1_EVE2_TC1_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_PRESS      (0x804710U)

/* CLK1_EVE2_TC1_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_CLEARHISTORY  (0x804714U)

/* CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG  (0x804800U)

/* CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x804804U)

/* CLK1_EVE3_TC1_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_BANDWIDTH  (0x804808U)

/* CLK1_EVE3_TC1_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_WATERMARK  (0x80480CU)

/* CLK1_EVE3_TC1_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_PRESS      (0x804810U)

/* CLK1_EVE3_TC1_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_CLEARHISTORY  (0x804814U)

/* CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG  (0x804900U)

/* CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x804904U)

/* CLK1_EVE4_TC1_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_BANDWIDTH  (0x804908U)

/* CLK1_EVE4_TC1_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_WATERMARK  (0x80490CU)

/* CLK1_EVE4_TC1_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_PRESS      (0x804910U)

/* CLK1_EVE4_TC1_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_CLEARHISTORY  (0x804914U)

/* CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG  (0x804A00U)

/* CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x804A04U)

/* CLK1_DSP2_EDMA_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_BANDWIDTH  (0x804A08U)

/* CLK1_DSP2_EDMA_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_WATERMARK  (0x804A0CU)

/* CLK1_DSP2_EDMA_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_PRESS     (0x804A10U)

/* CLK1_DSP2_EDMA_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_CLEARHISTORY  (0x804A14U)

/* CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG  (0x804B00U)

/* CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x804B04U)

/* CLK1_DSP1_EDMA_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_BANDWIDTH  (0x804B08U)

/* CLK1_DSP1_EDMA_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_WATERMARK  (0x804B0CU)

/* CLK1_DSP1_EDMA_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_PRESS     (0x804B10U)

/* CLK1_DSP1_EDMA_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_CLEARHISTORY  (0x804B14U)

/* CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG  (0x804C00U)

/* CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x804C04U)

/* CLK1_DSP1_MDMA_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_BANDWIDTH  (0x804C08U)

/* CLK1_DSP1_MDMA_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_WATERMARK  (0x804C0CU)

/* CLK1_DSP1_MDMA_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS     (0x804C10U)

/* CLK1_DSP1_MDMA_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_CLEARHISTORY  (0x804C14U)

/* CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG  (0x804D00U)

/* CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x804D04U)

/* CLK1_DSP2_MDMA_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_BANDWIDTH  (0x804D08U)

/* CLK1_DSP2_MDMA_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_WATERMARK  (0x804D0CU)

/* CLK1_DSP2_MDMA_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS     (0x804D10U)

/* CLK1_DSP2_MDMA_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_CLEARHISTORY  (0x804D14U)

/* CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG  (0x804E00U)

/* CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x804E04U)

/* CLK1_GRPX2D_P1_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_BANDWIDTH  (0x804E08U)

/* CLK1_GRPX2D_P1_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_WATERMARK  (0x804E0CU)

/* CLK1_GRPX2D_P1_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_PRESS     (0x804E10U)

/* CLK1_GRPX2D_P1_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_CLEARHISTORY  (0x804E14U)

/* CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG  (0x805000U)

/* CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x805004U)

/* CLK1_IVA1_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_BANDWIDTH      (0x805008U)

/* CLK1_IVA1_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_WATERMARK      (0x80500CU)

/* CLK1_IVA1_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_PRESS          (0x805010U)

/* CLK1_IVA1_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_CLEARHISTORY   (0x805014U)

/* CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG  (0x805100U)

/* CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x805104U)

/* CLK1_GRPX2D_P2_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_BANDWIDTH  (0x805108U)

/* CLK1_GRPX2D_P2_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_WATERMARK  (0x80510CU)

/* CLK1_GRPX2D_P2_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_PRESS     (0x805110U)

/* CLK1_GRPX2D_P2_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_CLEARHISTORY  (0x805114U)

/* CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG  (0x805200U)

/* CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x805204U)

/* CLK1_GPU_P1_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_BANDWIDTH    (0x805208U)

/* CLK1_GPU_P1_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_WATERMARK    (0x80520CU)

/* CLK1_GPU_P1_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_PRESS        (0x805210U)

/* CLK1_GPU_P1_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_CLEARHISTORY  (0x805214U)

/* CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG  (0x805300U)

/* CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x805304U)

/* CLK1_GPU_P2_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_BANDWIDTH    (0x805308U)

/* CLK1_GPU_P2_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_WATERMARK    (0x80530CU)

/* CLK1_GPU_P2_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_PRESS        (0x805310U)

/* CLK1_GPU_P2_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_CLEARHISTORY  (0x805314U)

/* CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG  (0x805400U)

/* CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x805404U)

/* CLK1_PCIESS2_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_BANDWIDTH   (0x805408U)

/* CLK1_PCIESS2_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_WATERMARK   (0x80540CU)

/* CLK1_PCIESS2_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_PRESS       (0x805410U)

/* CLK1_PCIESS2_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_CLEARHISTORY  (0x805414U)

/* CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG  (0x805500U)

/* CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x805504U)

/* CLK1_PCIESS1_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_BANDWIDTH   (0x805508U)

/* CLK1_PCIESS1_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_WATERMARK   (0x80550CU)

/* CLK1_PCIESS1_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_PRESS       (0x805510U)

/* CLK1_PCIESS1_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_CLEARHISTORY  (0x805514U)

/* CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG  (0x805600U)

/* CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG  (0x805604U)

/* CLK1_GMAC_SW_BW_REGULATOR_BANDWIDTH */
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_BANDWIDTH   (0x805608U)

/* CLK1_GMAC_SW_BW_REGULATOR_WATERMARK */
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_WATERMARK   (0x80560CU)

/* CLK1_GMAC_SW_BW_REGULATOR_PRESS */
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_PRESS       (0x805610U)

/* CLK1_GMAC_SW_BW_REGULATOR_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_CLEARHISTORY  (0x805614U)

/* CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG  (0x805700U)

/* CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_VERSIONREG  (0x805704U)

/* CLK1_FLAGMUX_CLK1_TIMEOUT1_MASK0 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_MASK0      (0x805708U)

/* CLK1_FLAGMUX_CLK1_TIMEOUT1_REGERR0 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_REGERR0    (0x80570CU)

/* CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG  (0x805800U)

/* CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_VERSIONREG  (0x805804U)

/* CLK1_FLAGMUX_CLK1_TIMEOUT2_MASK0 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_MASK0      (0x805808U)

/* CLK1_FLAGMUX_CLK1_TIMEOUT2_REGERR0 */
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_REGERR0    (0x80580CU)

/* CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG  (0x805900U)

/* CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG  (0x805904U)

/* CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL  (0x805908U)

/* CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_INTEGER */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_INTEGER  (0x80590CU)

/* CLK1_GRPX2D_P1_BW_LIMITER_WATERMARK_0 */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_WATERMARK_0  (0x805910U)

/* CLK1_GRPX2D_P1_BW_LIMITER_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_CLEARHISTORY  (0x805914U)

/* CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG  (0x805A00U)

/* CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG  (0x805A04U)

/* CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL  (0x805A08U)

/* CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_INTEGER */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_INTEGER  (0x805A0CU)

/* CLK1_GRPX2D_P2_BW_LIMITER_WATERMARK_0 */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_WATERMARK_0  (0x805A10U)

/* CLK1_GRPX2D_P2_BW_LIMITER_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_CLEARHISTORY  (0x805A14U)

/* CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG  (0x805B00U)

/* CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG  (0x805B04U)

/* CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL  (0x805B08U)

/* CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_INTEGER */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_INTEGER  (0x805B0CU)

/* CLK1_GPU_P1_BW_LIMITER_WATERMARK_0 */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_WATERMARK_0    (0x805B10U)

/* CLK1_GPU_P1_BW_LIMITER_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_CLEARHISTORY   (0x805B14U)

/* CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG  (0x805C00U)

/* CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG  (0x805C04U)

/* CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL  (0x805C08U)

/* CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_INTEGER */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_INTEGER  (0x805C0CU)

/* CLK1_GPU_P2_BW_LIMITER_WATERMARK_0 */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_WATERMARK_0    (0x805C10U)

/* CLK1_GPU_P2_BW_LIMITER_CLEARHISTORY */
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_CLEARHISTORY   (0x805C14U)

/* CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG   (0x1000000U)

/* CLK2_HOST_CLK2_1_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_VERSIONREG  (0x1000004U)

/* CLK2_HOST_CLK2_1_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_MAINCTLREG  (0x1000008U)

/* CLK2_HOST_CLK2_1_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTSTDLVL  (0x1000040U)

/* CLK2_HOST_CLK2_1_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTCUSTOMLVL  (0x1000044U)

/* CLK2_HOST_CLK2_1_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN       (0x1000048U)

/* CLK2_HOST_CLK2_1_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR        (0x100004CU)

/* CLK2_HOST_CLK2_1_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MSTADDR    (0x1000050U)

/* CLK2_HOST_CLK2_1_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVADDR    (0x1000054U)

/* CLK2_HOST_CLK2_1_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_INFO       (0x1000058U)

/* CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSLSB  (0x100005CU)

/* CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSMSB  (0x1000060U)

/* CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1000064U)

/* CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_INFO  (0x1000068U)

/* CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_WR */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_WR  (0x100006CU)

/* CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_ADDR */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_ADDR  (0x1000070U)

/* CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_DECERR */
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_DECERR  (0x1000074U)

/* CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG  (0x1000100U)

/* CLK2_L3_INSTR_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_VERSIONREG  (0x1000104U)

/* CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG  (0x1000108U)

/* CLK2_L3_INSTR_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_NTTPADDR_0  (0x1000110U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTSTDLVL  (0x1000140U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1000144U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN     (0x1000148U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR      (0x100014CU)

/* CLK2_L3_INSTR_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MSTADDR  (0x1000150U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVADDR  (0x1000154U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_INFO     (0x1000158U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSLSB  (0x100015CU)

/* CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSMSB  (0x1000160U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1000164U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1000168U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x100016CU)

/* CLK2_L3_INSTR_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_ADDRSPACESIZELOG   (0x1000180U)

/* CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG  (0x1000200U)

/* CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_VERSIONREG  (0x1000204U)

/* CLK2_FLAGMUX_CLK2_1_MASK0 */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_MASK0             (0x1000208U)

/* CLK2_FLAGMUX_CLK2_1_REGERR0 */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_REGERR0           (0x100020CU)

/* CLK2_FLAGMUX_CLK2_1_MASK1 */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_MASK1             (0x1000210U)

/* CLK2_FLAGMUX_CLK2_1_REGERR1 */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_REGERR1           (0x1000214U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG  (0x1000300U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG  (0x1000304U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG  (0x1000308U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_NTTPADDR_0 */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_NTTPADDR_0  (0x1000310U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL  (0x1000340U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL  (0x1000344U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN  (0x1000348U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR  (0x100034CU)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MSTADDR  (0x1000350U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVADDR  (0x1000354U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_INFO */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_INFO  (0x1000358U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSLSB */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSLSB  (0x100035CU)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSMSB */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSMSB  (0x1000360U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_INFO */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_INFO  (0x1000364U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR  (0x1000368U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_OPCODE */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_OPCODE  (0x100036CU)

/* CLK2_DEBUGSS_CT_TBR_TARG_ADDRSPACESIZELOG */
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_ADDRSPACESIZELOG  (0x1000380U)

/* CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG  (0x1000400U)

/* CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_VERSIONREG  (0x1000404U)

/* CLK2_FLAGMUX_CLK2_TIMEOUT_MASK0 */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_MASK0       (0x1000408U)

/* CLK2_FLAGMUX_CLK2_TIMEOUT_REGERR0 */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_REGERR0     (0x100040CU)

/* CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG  (0x1000500U)

/* CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG  (0x1000504U)

/* CLK2_FLAGMUX_STATCOLLS_MASK0 */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_MASK0          (0x1000508U)

/* CLK2_FLAGMUX_STATCOLLS_REGERR0 */
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_REGERR0        (0x100050CU)

/* CLK2_STATCOLL0_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_COREREG     (0x1001000U)

/* CLK2_STATCOLL0_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_VERSIONREG  (0x1001004U)

/* CLK2_STATCOLL0_EN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EN                     (0x1001008U)

/* CLK2_STATCOLL0_SOFTEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_SOFTEN                 (0x100100CU)

/* CLK2_STATCOLL0_IGNORESUSPEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_IGNORESUSPEND          (0x1001010U)

/* CLK2_STATCOLL0_TRIGEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_TRIGEN                 (0x1001014U)

/* CLK2_STATCOLL0_REQEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_REQEVT                 (0x1001018U)

/* CLK2_STATCOLL0_RSPEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_RSPEVT                 (0x100101CU)

/* CLK2_STATCOLL0_EVTMUX_SEL0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL0            (0x1001020U)

/* CLK2_STATCOLL0_EVTMUX_SEL1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL1            (0x1001024U)

/* CLK2_STATCOLL0_EVTMUX_SEL2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL2            (0x1001028U)

/* CLK2_STATCOLL0_EVTMUX_SEL3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL3            (0x100102CU)

/* CLK2_STATCOLL0_EVTMUX_SEL4 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL4            (0x1001030U)

/* CLK2_STATCOLL0_EVTMUX_SEL5 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL5            (0x1001034U)

/* CLK2_STATCOLL0_EVTMUX_SEL6 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL6            (0x1001038U)

/* CLK2_STATCOLL0_EVTMUX_SEL7 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL7            (0x100103CU)

/* CLK2_STATCOLL0_DUMP_IDENTIFIER */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_IDENTIFIER        (0x1001040U)

/* CLK2_STATCOLL0_DUMP_COLLECTTIME */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_COLLECTTIME       (0x1001044U)

/* CLK2_STATCOLL0_DUMP_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SLVADDR           (0x1001048U)

/* CLK2_STATCOLL0_DUMP_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MSTADDR           (0x100104CU)

/* CLK2_STATCOLL0_DUMP_SLVOFS */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SLVOFS            (0x1001050U)

/* CLK2_STATCOLL0_DUMP_MODE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MODE              (0x1001054U)

/* CLK2_STATCOLL0_DUMP_SEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SEND              (0x1001058U)

/* CLK2_STATCOLL0_DUMP_DISABLE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_DISABLE           (0x100105CU)

/* CLK2_STATCOLL0_DUMP_ALARM_TRIG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_TRIG        (0x1001060U)

/* CLK2_STATCOLL0_DUMP_ALARM_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MINVAL      (0x1001064U)

/* CLK2_STATCOLL0_DUMP_ALARM_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MAXVAL      (0x1001068U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE0       (0x100106CU)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE1       (0x1001070U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE2       (0x1001074U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE3       (0x1001078U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE4 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE4       (0x100107CU)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE5 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE5       (0x1001080U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE6 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE6       (0x1001084U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE7 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE7       (0x1001088U)

/* CLK2_STATCOLL0_DUMP_CNT0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT0              (0x100108CU)

/* CLK2_STATCOLL0_DUMP_CNT1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT1              (0x1001090U)

/* CLK2_STATCOLL0_DUMP_CNT2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT2              (0x1001094U)

/* CLK2_STATCOLL0_DUMP_CNT3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT3              (0x1001098U)

/* CLK2_STATCOLL0_DUMP_CNT4 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT4              (0x100109CU)

/* CLK2_STATCOLL0_DUMP_CNT5 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT5              (0x10010A0U)

/* CLK2_STATCOLL0_DUMP_CNT6 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT6              (0x10010A4U)

/* CLK2_STATCOLL0_DUMP_CNT7 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT7              (0x10010A8U)

/* CLK2_STATCOLL0_FILTER0_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_GLOBALEN       (0x10010ACU)

/* CLK2_STATCOLL0_FILTER0_ADDRMIN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDRMIN        (0x10010B0U)

/* CLK2_STATCOLL0_FILTER0_ADDRMAX */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDRMAX        (0x10010B4U)

/* CLK2_STATCOLL0_FILTER0_ADDREN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDREN         (0x10010B8U)

/* CLK2_STATCOLL0_FILTER0_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_EN0            (0x10010BCU)

/* CLK2_STATCOLL0_FILTER0_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_RD       (0x10010C0U)

/* CLK2_STATCOLL0_FILTER0_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_WR       (0x10010C4U)

/* CLK2_STATCOLL0_FILTER0_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_MSTADDR  (0x10010C8U)

/* CLK2_STATCOLL0_FILTER0_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_ERR      (0x10010D0U)

/* CLK2_STATCOLL0_FILTER0_MASK0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_USERINFO  (0x10010D4U)

/* CLK2_STATCOLL0_FILTER0_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_RD      (0x10010E0U)

/* CLK2_STATCOLL0_FILTER0_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_WR      (0x10010E4U)

/* CLK2_STATCOLL0_FILTER0_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_MSTADDR  (0x10010E8U)

/* CLK2_STATCOLL0_FILTER0_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_ERR     (0x10010F0U)

/* CLK2_STATCOLL0_FILTER0_MATCH0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_USERINFO  (0x10010F4U)

/* CLK2_STATCOLL0_FILTER0_EN1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_EN1            (0x1001100U)

/* CLK2_STATCOLL0_FILTER0_MASK1_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_RD       (0x1001104U)

/* CLK2_STATCOLL0_FILTER0_MASK1_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_WR       (0x1001108U)

/* CLK2_STATCOLL0_FILTER0_MASK1_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_MSTADDR  (0x100110CU)

/* CLK2_STATCOLL0_FILTER0_MASK1_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_ERR      (0x1001114U)

/* CLK2_STATCOLL0_FILTER0_MASK1_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_USERINFO  (0x1001118U)

/* CLK2_STATCOLL0_FILTER0_MATCH1_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_RD      (0x1001124U)

/* CLK2_STATCOLL0_FILTER0_MATCH1_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_WR      (0x1001128U)

/* CLK2_STATCOLL0_FILTER0_MATCH1_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_MSTADDR  (0x100112CU)

/* CLK2_STATCOLL0_FILTER0_MATCH1_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_ERR     (0x1001134U)

/* CLK2_STATCOLL0_FILTER0_MATCH1_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_USERINFO  (0x1001138U)

/* CLK2_STATCOLL0_OP0_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_THRESHOLD_MINVAL   (0x10011F0U)

/* CLK2_STATCOLL0_OP0_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_THRESHOLD_MAXVAL   (0x10011F4U)

/* CLK2_STATCOLL0_OP0_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_EVTINFOSEL         (0x10011F8U)

/* CLK2_STATCOLL0_OP0_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_SEL                (0x10011FCU)

/* CLK2_STATCOLL0_FILTER1_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_GLOBALEN       (0x1001204U)

/* CLK2_STATCOLL0_FILTER1_ADDRMIN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDRMIN        (0x1001208U)

/* CLK2_STATCOLL0_FILTER1_ADDRMAX */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDRMAX        (0x100120CU)

/* CLK2_STATCOLL0_FILTER1_ADDREN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDREN         (0x1001210U)

/* CLK2_STATCOLL0_FILTER1_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_EN0            (0x1001214U)

/* CLK2_STATCOLL0_FILTER1_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_RD       (0x1001218U)

/* CLK2_STATCOLL0_FILTER1_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_WR       (0x100121CU)

/* CLK2_STATCOLL0_FILTER1_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_MSTADDR  (0x1001220U)

/* CLK2_STATCOLL0_FILTER1_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_ERR      (0x1001228U)

/* CLK2_STATCOLL0_FILTER1_MASK0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_USERINFO  (0x100122CU)

/* CLK2_STATCOLL0_FILTER1_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_RD      (0x1001238U)

/* CLK2_STATCOLL0_FILTER1_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_WR      (0x100123CU)

/* CLK2_STATCOLL0_FILTER1_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_MSTADDR  (0x1001240U)

/* CLK2_STATCOLL0_FILTER1_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_ERR     (0x1001248U)

/* CLK2_STATCOLL0_FILTER1_MATCH0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_USERINFO  (0x100124CU)

/* CLK2_STATCOLL0_OP1_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_THRESHOLD_MINVAL   (0x1001348U)

/* CLK2_STATCOLL0_OP1_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_THRESHOLD_MAXVAL   (0x100134CU)

/* CLK2_STATCOLL0_OP1_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_EVTINFOSEL         (0x1001350U)

/* CLK2_STATCOLL0_OP1_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_SEL                (0x1001354U)

/* CLK2_STATCOLL0_FILTER2_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_GLOBALEN       (0x100135CU)

/* CLK2_STATCOLL0_FILTER2_ADDRMIN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDRMIN        (0x1001360U)

/* CLK2_STATCOLL0_FILTER2_ADDRMAX */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDRMAX        (0x1001364U)

/* CLK2_STATCOLL0_FILTER2_ADDREN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDREN         (0x1001368U)

/* CLK2_STATCOLL0_FILTER2_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_EN0            (0x100136CU)

/* CLK2_STATCOLL0_FILTER2_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_RD       (0x1001370U)

/* CLK2_STATCOLL0_FILTER2_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_WR       (0x1001374U)

/* CLK2_STATCOLL0_FILTER2_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_MSTADDR  (0x1001378U)

/* CLK2_STATCOLL0_FILTER2_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_ERR      (0x1001380U)

/* CLK2_STATCOLL0_FILTER2_MASK0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_USERINFO  (0x1001384U)

/* CLK2_STATCOLL0_FILTER2_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_RD      (0x1001390U)

/* CLK2_STATCOLL0_FILTER2_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_WR      (0x1001394U)

/* CLK2_STATCOLL0_FILTER2_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_MSTADDR  (0x1001398U)

/* CLK2_STATCOLL0_FILTER2_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_ERR     (0x10013A0U)

/* CLK2_STATCOLL0_FILTER2_MATCH0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_USERINFO  (0x10013A4U)

/* CLK2_STATCOLL0_FILTER2_EN1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_EN1            (0x10013B0U)

/* CLK2_STATCOLL0_FILTER2_MASK1_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_RD       (0x10013B4U)

/* CLK2_STATCOLL0_FILTER2_MASK1_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_WR       (0x10013B8U)

/* CLK2_STATCOLL0_FILTER2_MASK1_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_MSTADDR  (0x10013BCU)

/* CLK2_STATCOLL0_FILTER2_MASK1_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_ERR      (0x10013C4U)

/* CLK2_STATCOLL0_FILTER2_MASK1_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_USERINFO  (0x10013C8U)

/* CLK2_STATCOLL0_FILTER2_MATCH1_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_RD      (0x10013D4U)

/* CLK2_STATCOLL0_FILTER2_MATCH1_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_WR      (0x10013D8U)

/* CLK2_STATCOLL0_FILTER2_MATCH1_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_MSTADDR  (0x10013DCU)

/* CLK2_STATCOLL0_FILTER2_MATCH1_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_ERR     (0x10013E4U)

/* CLK2_STATCOLL0_FILTER2_MATCH1_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_USERINFO  (0x10013E8U)

/* CLK2_STATCOLL0_OP2_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_THRESHOLD_MINVAL   (0x10014A0U)

/* CLK2_STATCOLL0_OP2_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_THRESHOLD_MAXVAL   (0x10014A4U)

/* CLK2_STATCOLL0_OP2_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_EVTINFOSEL         (0x10014A8U)

/* CLK2_STATCOLL0_OP2_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_SEL                (0x10014ACU)

/* CLK2_STATCOLL0_FILTER3_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_GLOBALEN       (0x10014B4U)

/* CLK2_STATCOLL0_FILTER3_ADDRMIN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDRMIN        (0x10014B8U)

/* CLK2_STATCOLL0_FILTER3_ADDRMAX */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDRMAX        (0x10014BCU)

/* CLK2_STATCOLL0_FILTER3_ADDREN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDREN         (0x10014C0U)

/* CLK2_STATCOLL0_FILTER3_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_EN0            (0x10014C4U)

/* CLK2_STATCOLL0_FILTER3_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_RD       (0x10014C8U)

/* CLK2_STATCOLL0_FILTER3_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_WR       (0x10014CCU)

/* CLK2_STATCOLL0_FILTER3_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_MSTADDR  (0x10014D0U)

/* CLK2_STATCOLL0_FILTER3_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_ERR      (0x10014D8U)

/* CLK2_STATCOLL0_FILTER3_MASK0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_USERINFO  (0x10014DCU)

/* CLK2_STATCOLL0_FILTER3_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_RD      (0x10014E8U)

/* CLK2_STATCOLL0_FILTER3_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_WR      (0x10014ECU)

/* CLK2_STATCOLL0_FILTER3_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_MSTADDR  (0x10014F0U)

/* CLK2_STATCOLL0_FILTER3_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_ERR     (0x10014F8U)

/* CLK2_STATCOLL0_FILTER3_MATCH0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_USERINFO  (0x10014FCU)

/* CLK2_STATCOLL0_OP3_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_THRESHOLD_MINVAL   (0x10015F8U)

/* CLK2_STATCOLL0_OP3_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_THRESHOLD_MAXVAL   (0x10015FCU)

/* CLK2_STATCOLL0_OP3_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_EVTINFOSEL         (0x1001600U)

/* CLK2_STATCOLL0_OP3_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_SEL                (0x1001604U)

/* CLK2_STATCOLL0_FILTER4_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_GLOBALEN       (0x100160CU)

/* CLK2_STATCOLL0_FILTER4_ADDRMIN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDRMIN        (0x1001610U)

/* CLK2_STATCOLL0_FILTER4_ADDRMAX */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDRMAX        (0x1001614U)

/* CLK2_STATCOLL0_FILTER4_ADDREN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDREN         (0x1001618U)

/* CLK2_STATCOLL0_FILTER4_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_EN0            (0x100161CU)

/* CLK2_STATCOLL0_FILTER4_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_RD       (0x1001620U)

/* CLK2_STATCOLL0_FILTER4_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_WR       (0x1001624U)

/* CLK2_STATCOLL0_FILTER4_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_MSTADDR  (0x1001628U)

/* CLK2_STATCOLL0_FILTER4_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_ERR      (0x1001630U)

/* CLK2_STATCOLL0_FILTER4_MASK0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_USERINFO  (0x1001634U)

/* CLK2_STATCOLL0_FILTER4_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_RD      (0x1001640U)

/* CLK2_STATCOLL0_FILTER4_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_WR      (0x1001644U)

/* CLK2_STATCOLL0_FILTER4_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_MSTADDR  (0x1001648U)

/* CLK2_STATCOLL0_FILTER4_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_ERR     (0x1001650U)

/* CLK2_STATCOLL0_FILTER4_MATCH0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_USERINFO  (0x1001654U)

/* CLK2_STATCOLL0_OP4_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_THRESHOLD_MINVAL   (0x1001750U)

/* CLK2_STATCOLL0_OP4_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_THRESHOLD_MAXVAL   (0x1001754U)

/* CLK2_STATCOLL0_OP4_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_EVTINFOSEL         (0x1001758U)

/* CLK2_STATCOLL0_OP4_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_SEL                (0x100175CU)

/* CLK2_STATCOLL0_FILTER5_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_GLOBALEN       (0x1001764U)

/* CLK2_STATCOLL0_FILTER5_ADDRMIN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDRMIN        (0x1001768U)

/* CLK2_STATCOLL0_FILTER5_ADDRMAX */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDRMAX        (0x100176CU)

/* CLK2_STATCOLL0_FILTER5_ADDREN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDREN         (0x1001770U)

/* CLK2_STATCOLL0_FILTER5_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_EN0            (0x1001774U)

/* CLK2_STATCOLL0_FILTER5_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_RD       (0x1001778U)

/* CLK2_STATCOLL0_FILTER5_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_WR       (0x100177CU)

/* CLK2_STATCOLL0_FILTER5_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_MSTADDR  (0x1001780U)

/* CLK2_STATCOLL0_FILTER5_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_ERR      (0x1001788U)

/* CLK2_STATCOLL0_FILTER5_MASK0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_USERINFO  (0x100178CU)

/* CLK2_STATCOLL0_FILTER5_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_RD      (0x1001798U)

/* CLK2_STATCOLL0_FILTER5_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_WR      (0x100179CU)

/* CLK2_STATCOLL0_FILTER5_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_MSTADDR  (0x10017A0U)

/* CLK2_STATCOLL0_FILTER5_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_ERR     (0x10017A8U)

/* CLK2_STATCOLL0_FILTER5_MATCH0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_USERINFO  (0x10017ACU)

/* CLK2_STATCOLL0_OP5_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_THRESHOLD_MINVAL   (0x10018A8U)

/* CLK2_STATCOLL0_OP5_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_THRESHOLD_MAXVAL   (0x10018ACU)

/* CLK2_STATCOLL0_OP5_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_EVTINFOSEL         (0x10018B0U)

/* CLK2_STATCOLL0_OP5_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_SEL                (0x10018B4U)

/* CLK2_STATCOLL0_FILTER6_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_GLOBALEN       (0x10018BCU)

/* CLK2_STATCOLL0_FILTER6_ADDRMIN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDRMIN        (0x10018C0U)

/* CLK2_STATCOLL0_FILTER6_ADDRMAX */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDRMAX        (0x10018C4U)

/* CLK2_STATCOLL0_FILTER6_ADDREN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDREN         (0x10018C8U)

/* CLK2_STATCOLL0_FILTER6_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_EN0            (0x10018CCU)

/* CLK2_STATCOLL0_FILTER6_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_RD       (0x10018D0U)

/* CLK2_STATCOLL0_FILTER6_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_WR       (0x10018D4U)

/* CLK2_STATCOLL0_FILTER6_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_MSTADDR  (0x10018D8U)

/* CLK2_STATCOLL0_FILTER6_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_ERR      (0x10018E0U)

/* CLK2_STATCOLL0_FILTER6_MASK0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_USERINFO  (0x10018E4U)

/* CLK2_STATCOLL0_FILTER6_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_RD      (0x10018F0U)

/* CLK2_STATCOLL0_FILTER6_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_WR      (0x10018F4U)

/* CLK2_STATCOLL0_FILTER6_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_MSTADDR  (0x10018F8U)

/* CLK2_STATCOLL0_FILTER6_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_ERR     (0x1001900U)

/* CLK2_STATCOLL0_FILTER6_MATCH0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_USERINFO  (0x1001904U)

/* CLK2_STATCOLL0_OP6_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_THRESHOLD_MINVAL   (0x1001A00U)

/* CLK2_STATCOLL0_OP6_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_THRESHOLD_MAXVAL   (0x1001A04U)

/* CLK2_STATCOLL0_OP6_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_EVTINFOSEL         (0x1001A08U)

/* CLK2_STATCOLL0_OP6_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_SEL                (0x1001A0CU)

/* CLK2_STATCOLL0_FILTER7_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_GLOBALEN       (0x1001A14U)

/* CLK2_STATCOLL0_FILTER7_ADDRMIN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDRMIN        (0x1001A18U)

/* CLK2_STATCOLL0_FILTER7_ADDRMAX */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDRMAX        (0x1001A1CU)

/* CLK2_STATCOLL0_FILTER7_ADDREN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDREN         (0x1001A20U)

/* CLK2_STATCOLL0_FILTER7_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_EN0            (0x1001A24U)

/* CLK2_STATCOLL0_FILTER7_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_RD       (0x1001A28U)

/* CLK2_STATCOLL0_FILTER7_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_WR       (0x1001A2CU)

/* CLK2_STATCOLL0_FILTER7_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_MSTADDR  (0x1001A30U)

/* CLK2_STATCOLL0_FILTER7_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_ERR      (0x1001A38U)

/* CLK2_STATCOLL0_FILTER7_MASK0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_USERINFO  (0x1001A3CU)

/* CLK2_STATCOLL0_FILTER7_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_RD      (0x1001A48U)

/* CLK2_STATCOLL0_FILTER7_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_WR      (0x1001A4CU)

/* CLK2_STATCOLL0_FILTER7_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_MSTADDR  (0x1001A50U)

/* CLK2_STATCOLL0_FILTER7_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_ERR     (0x1001A58U)

/* CLK2_STATCOLL0_FILTER7_MATCH0_USERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_USERINFO  (0x1001A5CU)

/* CLK2_STATCOLL0_OP7_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_THRESHOLD_MINVAL   (0x1001B58U)

/* CLK2_STATCOLL0_OP7_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_THRESHOLD_MAXVAL   (0x1001B5CU)

/* CLK2_STATCOLL0_OP7_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_EVTINFOSEL         (0x1001B60U)

/* CLK2_STATCOLL0_OP7_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_SEL                (0x1001B64U)

/* CLK2_STATCOLL1_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_COREREG     (0x1002000U)

/* CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG  (0x1002004U)

/* CLK2_STATCOLL1_EN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EN                     (0x1002008U)

/* CLK2_STATCOLL1_SOFTEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_SOFTEN                 (0x100200CU)

/* CLK2_STATCOLL1_IGNORESUSPEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_IGNORESUSPEND          (0x1002010U)

/* CLK2_STATCOLL1_TRIGEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_TRIGEN                 (0x1002014U)

/* CLK2_STATCOLL1_REQEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_REQEVT                 (0x1002018U)

/* CLK2_STATCOLL1_RSPEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_RSPEVT                 (0x100201CU)

/* CLK2_STATCOLL1_EVTMUX_SEL0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL0            (0x1002020U)

/* CLK2_STATCOLL1_EVTMUX_SEL1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL1            (0x1002024U)

/* CLK2_STATCOLL1_EVTMUX_SEL2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL2            (0x1002028U)

/* CLK2_STATCOLL1_EVTMUX_SEL3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL3            (0x100202CU)

/* CLK2_STATCOLL1_DUMP_IDENTIFIER */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_IDENTIFIER        (0x1002040U)

/* CLK2_STATCOLL1_DUMP_COLLECTTIME */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_COLLECTTIME       (0x1002044U)

/* CLK2_STATCOLL1_DUMP_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SLVADDR           (0x1002048U)

/* CLK2_STATCOLL1_DUMP_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MSTADDR           (0x100204CU)

/* CLK2_STATCOLL1_DUMP_SLVOFS */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SLVOFS            (0x1002050U)

/* CLK2_STATCOLL1_DUMP_MODE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MODE              (0x1002054U)

/* CLK2_STATCOLL1_DUMP_SEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SEND              (0x1002058U)

/* CLK2_STATCOLL1_DUMP_DISABLE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_DISABLE           (0x100205CU)

/* CLK2_STATCOLL1_DUMP_ALARM_TRIG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_TRIG        (0x1002060U)

/* CLK2_STATCOLL1_DUMP_ALARM_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MINVAL      (0x1002064U)

/* CLK2_STATCOLL1_DUMP_ALARM_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MAXVAL      (0x1002068U)

/* CLK2_STATCOLL1_DUMP_ALARM_MODE0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE0       (0x100206CU)

/* CLK2_STATCOLL1_DUMP_ALARM_MODE1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE1       (0x1002070U)

/* CLK2_STATCOLL1_DUMP_ALARM_MODE2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE2       (0x1002074U)

/* CLK2_STATCOLL1_DUMP_ALARM_MODE3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE3       (0x1002078U)

/* CLK2_STATCOLL1_DUMP_CNT0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT0              (0x100208CU)

/* CLK2_STATCOLL1_DUMP_CNT1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT1              (0x1002090U)

/* CLK2_STATCOLL1_DUMP_CNT2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT2              (0x1002094U)

/* CLK2_STATCOLL1_DUMP_CNT3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT3              (0x1002098U)

/* CLK2_STATCOLL1_FILTER0_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_GLOBALEN       (0x10020ACU)

/* CLK2_STATCOLL1_FILTER0_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_EN0            (0x10020BCU)

/* CLK2_STATCOLL1_FILTER0_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_RD       (0x10020C0U)

/* CLK2_STATCOLL1_FILTER0_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_WR       (0x10020C4U)

/* CLK2_STATCOLL1_FILTER0_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_MSTADDR  (0x10020C8U)

/* CLK2_STATCOLL1_FILTER0_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_SLVADDR  (0x10020CCU)

/* CLK2_STATCOLL1_FILTER0_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_ERR      (0x10020D0U)

/* CLK2_STATCOLL1_FILTER0_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_REQUSERINFO  (0x10020D4U)

/* CLK2_STATCOLL1_FILTER0_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_RSPUSERINFO  (0x10020D8U)

/* CLK2_STATCOLL1_FILTER0_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_RD      (0x10020E0U)

/* CLK2_STATCOLL1_FILTER0_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_WR      (0x10020E4U)

/* CLK2_STATCOLL1_FILTER0_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_MSTADDR  (0x10020E8U)

/* CLK2_STATCOLL1_FILTER0_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_SLVADDR  (0x10020ECU)

/* CLK2_STATCOLL1_FILTER0_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_ERR     (0x10020F0U)

/* CLK2_STATCOLL1_FILTER0_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_REQUSERINFO  (0x10020F4U)

/* CLK2_STATCOLL1_FILTER0_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_RSPUSERINFO  (0x10020F8U)

/* CLK2_STATCOLL1_OP0_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_THRESHOLD_MINVAL   (0x10021F0U)

/* CLK2_STATCOLL1_OP0_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_THRESHOLD_MAXVAL   (0x10021F4U)

/* CLK2_STATCOLL1_OP0_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_EVTINFOSEL         (0x10021F8U)

/* CLK2_STATCOLL1_OP0_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_SEL                (0x10021FCU)

/* CLK2_STATCOLL1_FILTER1_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_GLOBALEN       (0x1002204U)

/* CLK2_STATCOLL1_FILTER1_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_EN0            (0x1002214U)

/* CLK2_STATCOLL1_FILTER1_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_RD       (0x1002218U)

/* CLK2_STATCOLL1_FILTER1_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_WR       (0x100221CU)

/* CLK2_STATCOLL1_FILTER1_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_MSTADDR  (0x1002220U)

/* CLK2_STATCOLL1_FILTER1_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_SLVADDR  (0x1002224U)

/* CLK2_STATCOLL1_FILTER1_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_ERR      (0x1002228U)

/* CLK2_STATCOLL1_FILTER1_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_REQUSERINFO  (0x100222CU)

/* CLK2_STATCOLL1_FILTER1_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_RSPUSERINFO  (0x1002230U)

/* CLK2_STATCOLL1_FILTER1_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_RD      (0x1002238U)

/* CLK2_STATCOLL1_FILTER1_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_WR      (0x100223CU)

/* CLK2_STATCOLL1_FILTER1_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_MSTADDR  (0x1002240U)

/* CLK2_STATCOLL1_FILTER1_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_SLVADDR  (0x1002244U)

/* CLK2_STATCOLL1_FILTER1_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_ERR     (0x1002248U)

/* CLK2_STATCOLL1_FILTER1_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_REQUSERINFO  (0x100224CU)

/* CLK2_STATCOLL1_FILTER1_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_RSPUSERINFO  (0x1002250U)

/* CLK2_STATCOLL1_OP1_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_THRESHOLD_MINVAL   (0x1002348U)

/* CLK2_STATCOLL1_OP1_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_THRESHOLD_MAXVAL   (0x100234CU)

/* CLK2_STATCOLL1_OP1_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_EVTINFOSEL         (0x1002350U)

/* CLK2_STATCOLL1_OP1_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_SEL                (0x1002354U)

/* CLK2_STATCOLL1_FILTER2_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_GLOBALEN       (0x100235CU)

/* CLK2_STATCOLL1_FILTER2_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_EN0            (0x100236CU)

/* CLK2_STATCOLL1_FILTER2_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_RD       (0x1002370U)

/* CLK2_STATCOLL1_FILTER2_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_WR       (0x1002374U)

/* CLK2_STATCOLL1_FILTER2_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_MSTADDR  (0x1002378U)

/* CLK2_STATCOLL1_FILTER2_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_SLVADDR  (0x100237CU)

/* CLK2_STATCOLL1_FILTER2_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_ERR      (0x1002380U)

/* CLK2_STATCOLL1_FILTER2_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_REQUSERINFO  (0x1002384U)

/* CLK2_STATCOLL1_FILTER2_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_RSPUSERINFO  (0x1002388U)

/* CLK2_STATCOLL1_FILTER2_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_RD      (0x1002390U)

/* CLK2_STATCOLL1_FILTER2_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_WR      (0x1002394U)

/* CLK2_STATCOLL1_FILTER2_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_MSTADDR  (0x1002398U)

/* CLK2_STATCOLL1_FILTER2_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_SLVADDR  (0x100239CU)

/* CLK2_STATCOLL1_FILTER2_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_ERR     (0x10023A0U)

/* CLK2_STATCOLL1_FILTER2_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_REQUSERINFO  (0x10023A4U)

/* CLK2_STATCOLL1_FILTER2_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_RSPUSERINFO  (0x10023A8U)

/* CLK2_STATCOLL1_OP2_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_THRESHOLD_MINVAL   (0x10024A0U)

/* CLK2_STATCOLL1_OP2_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_THRESHOLD_MAXVAL   (0x10024A4U)

/* CLK2_STATCOLL1_OP2_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_EVTINFOSEL         (0x10024A8U)

/* CLK2_STATCOLL1_OP2_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_SEL                (0x10024ACU)

/* CLK2_STATCOLL1_FILTER3_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_GLOBALEN       (0x10024B4U)

/* CLK2_STATCOLL1_FILTER3_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_EN0            (0x10024C4U)

/* CLK2_STATCOLL1_FILTER3_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_RD       (0x10024C8U)

/* CLK2_STATCOLL1_FILTER3_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_WR       (0x10024CCU)

/* CLK2_STATCOLL1_FILTER3_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_MSTADDR  (0x10024D0U)

/* CLK2_STATCOLL1_FILTER3_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_SLVADDR  (0x10024D4U)

/* CLK2_STATCOLL1_FILTER3_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_ERR      (0x10024D8U)

/* CLK2_STATCOLL1_FILTER3_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_REQUSERINFO  (0x10024DCU)

/* CLK2_STATCOLL1_FILTER3_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_RSPUSERINFO  (0x10024E0U)

/* CLK2_STATCOLL1_FILTER3_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_RD      (0x10024E8U)

/* CLK2_STATCOLL1_FILTER3_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_WR      (0x10024ECU)

/* CLK2_STATCOLL1_FILTER3_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_MSTADDR  (0x10024F0U)

/* CLK2_STATCOLL1_FILTER3_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_SLVADDR  (0x10024F4U)

/* CLK2_STATCOLL1_FILTER3_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_ERR     (0x10024F8U)

/* CLK2_STATCOLL1_FILTER3_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_REQUSERINFO  (0x10024FCU)

/* CLK2_STATCOLL1_FILTER3_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_RSPUSERINFO  (0x1002500U)

/* CLK2_STATCOLL1_OP3_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_THRESHOLD_MINVAL   (0x10025F8U)

/* CLK2_STATCOLL1_OP3_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_THRESHOLD_MAXVAL   (0x10025FCU)

/* CLK2_STATCOLL1_OP3_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_EVTINFOSEL         (0x1002600U)

/* CLK2_STATCOLL1_OP3_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_SEL                (0x1002604U)

/* CLK2_STATCOLL2_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_COREREG     (0x1003000U)

/* CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG  (0x1003004U)

/* CLK2_STATCOLL2_EN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EN                     (0x1003008U)

/* CLK2_STATCOLL2_SOFTEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_SOFTEN                 (0x100300CU)

/* CLK2_STATCOLL2_IGNORESUSPEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_IGNORESUSPEND          (0x1003010U)

/* CLK2_STATCOLL2_TRIGEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_TRIGEN                 (0x1003014U)

/* CLK2_STATCOLL2_REQEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_REQEVT                 (0x1003018U)

/* CLK2_STATCOLL2_RSPEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_RSPEVT                 (0x100301CU)

/* CLK2_STATCOLL2_EVTMUX_SEL0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL0            (0x1003020U)

/* CLK2_STATCOLL2_EVTMUX_SEL1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL1            (0x1003024U)

/* CLK2_STATCOLL2_EVTMUX_SEL2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL2            (0x1003028U)

/* CLK2_STATCOLL2_EVTMUX_SEL3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL3            (0x100302CU)

/* CLK2_STATCOLL2_DUMP_IDENTIFIER */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_IDENTIFIER        (0x1003040U)

/* CLK2_STATCOLL2_DUMP_COLLECTTIME */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_COLLECTTIME       (0x1003044U)

/* CLK2_STATCOLL2_DUMP_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SLVADDR           (0x1003048U)

/* CLK2_STATCOLL2_DUMP_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MSTADDR           (0x100304CU)

/* CLK2_STATCOLL2_DUMP_SLVOFS */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SLVOFS            (0x1003050U)

/* CLK2_STATCOLL2_DUMP_MODE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MODE              (0x1003054U)

/* CLK2_STATCOLL2_DUMP_SEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SEND              (0x1003058U)

/* CLK2_STATCOLL2_DUMP_DISABLE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_DISABLE           (0x100305CU)

/* CLK2_STATCOLL2_DUMP_ALARM_TRIG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_TRIG        (0x1003060U)

/* CLK2_STATCOLL2_DUMP_ALARM_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MINVAL      (0x1003064U)

/* CLK2_STATCOLL2_DUMP_ALARM_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MAXVAL      (0x1003068U)

/* CLK2_STATCOLL2_DUMP_ALARM_MODE0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE0       (0x100306CU)

/* CLK2_STATCOLL2_DUMP_ALARM_MODE1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE1       (0x1003070U)

/* CLK2_STATCOLL2_DUMP_ALARM_MODE2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE2       (0x1003074U)

/* CLK2_STATCOLL2_DUMP_ALARM_MODE3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE3       (0x1003078U)

/* CLK2_STATCOLL2_DUMP_CNT0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT0              (0x100308CU)

/* CLK2_STATCOLL2_DUMP_CNT1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT1              (0x1003090U)

/* CLK2_STATCOLL2_DUMP_CNT2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT2              (0x1003094U)

/* CLK2_STATCOLL2_DUMP_CNT3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT3              (0x1003098U)

/* CLK2_STATCOLL2_FILTER0_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_GLOBALEN       (0x10030ACU)

/* CLK2_STATCOLL2_FILTER0_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_EN0            (0x10030BCU)

/* CLK2_STATCOLL2_FILTER0_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_RD       (0x10030C0U)

/* CLK2_STATCOLL2_FILTER0_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_WR       (0x10030C4U)

/* CLK2_STATCOLL2_FILTER0_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_MSTADDR  (0x10030C8U)

/* CLK2_STATCOLL2_FILTER0_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_SLVADDR  (0x10030CCU)

/* CLK2_STATCOLL2_FILTER0_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_ERR      (0x10030D0U)

/* CLK2_STATCOLL2_FILTER0_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_REQUSERINFO  (0x10030D4U)

/* CLK2_STATCOLL2_FILTER0_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_RSPUSERINFO  (0x10030D8U)

/* CLK2_STATCOLL2_FILTER0_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_RD      (0x10030E0U)

/* CLK2_STATCOLL2_FILTER0_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_WR      (0x10030E4U)

/* CLK2_STATCOLL2_FILTER0_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_MSTADDR  (0x10030E8U)

/* CLK2_STATCOLL2_FILTER0_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_SLVADDR  (0x10030ECU)

/* CLK2_STATCOLL2_FILTER0_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_ERR     (0x10030F0U)

/* CLK2_STATCOLL2_FILTER0_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_REQUSERINFO  (0x10030F4U)

/* CLK2_STATCOLL2_FILTER0_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_RSPUSERINFO  (0x10030F8U)

/* CLK2_STATCOLL2_OP0_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_THRESHOLD_MINVAL   (0x10031F0U)

/* CLK2_STATCOLL2_OP0_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_THRESHOLD_MAXVAL   (0x10031F4U)

/* CLK2_STATCOLL2_OP0_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_EVTINFOSEL         (0x10031F8U)

/* CLK2_STATCOLL2_OP0_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_SEL                (0x10031FCU)

/* CLK2_STATCOLL2_FILTER1_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_GLOBALEN       (0x1003204U)

/* CLK2_STATCOLL2_FILTER1_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_EN0            (0x1003214U)

/* CLK2_STATCOLL2_FILTER1_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_RD       (0x1003218U)

/* CLK2_STATCOLL2_FILTER1_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_WR       (0x100321CU)

/* CLK2_STATCOLL2_FILTER1_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_MSTADDR  (0x1003220U)

/* CLK2_STATCOLL2_FILTER1_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_SLVADDR  (0x1003224U)

/* CLK2_STATCOLL2_FILTER1_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_ERR      (0x1003228U)

/* CLK2_STATCOLL2_FILTER1_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_REQUSERINFO  (0x100322CU)

/* CLK2_STATCOLL2_FILTER1_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_RSPUSERINFO  (0x1003230U)

/* CLK2_STATCOLL2_FILTER1_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_RD      (0x1003238U)

/* CLK2_STATCOLL2_FILTER1_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_WR      (0x100323CU)

/* CLK2_STATCOLL2_FILTER1_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_MSTADDR  (0x1003240U)

/* CLK2_STATCOLL2_FILTER1_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_SLVADDR  (0x1003244U)

/* CLK2_STATCOLL2_FILTER1_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_ERR     (0x1003248U)

/* CLK2_STATCOLL2_FILTER1_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_REQUSERINFO  (0x100324CU)

/* CLK2_STATCOLL2_FILTER1_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_RSPUSERINFO  (0x1003250U)

/* CLK2_STATCOLL2_OP1_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_THRESHOLD_MINVAL   (0x1003348U)

/* CLK2_STATCOLL2_OP1_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_THRESHOLD_MAXVAL   (0x100334CU)

/* CLK2_STATCOLL2_OP1_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_EVTINFOSEL         (0x1003350U)

/* CLK2_STATCOLL2_OP1_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_SEL                (0x1003354U)

/* CLK2_STATCOLL2_FILTER2_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_GLOBALEN       (0x100335CU)

/* CLK2_STATCOLL2_FILTER2_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_EN0            (0x100336CU)

/* CLK2_STATCOLL2_FILTER2_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_RD       (0x1003370U)

/* CLK2_STATCOLL2_FILTER2_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_WR       (0x1003374U)

/* CLK2_STATCOLL2_FILTER2_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_MSTADDR  (0x1003378U)

/* CLK2_STATCOLL2_FILTER2_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_SLVADDR  (0x100337CU)

/* CLK2_STATCOLL2_FILTER2_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_ERR      (0x1003380U)

/* CLK2_STATCOLL2_FILTER2_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_REQUSERINFO  (0x1003384U)

/* CLK2_STATCOLL2_FILTER2_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_RSPUSERINFO  (0x1003388U)

/* CLK2_STATCOLL2_FILTER2_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_RD      (0x1003390U)

/* CLK2_STATCOLL2_FILTER2_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_WR      (0x1003394U)

/* CLK2_STATCOLL2_FILTER2_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_MSTADDR  (0x1003398U)

/* CLK2_STATCOLL2_FILTER2_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_SLVADDR  (0x100339CU)

/* CLK2_STATCOLL2_FILTER2_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_ERR     (0x10033A0U)

/* CLK2_STATCOLL2_FILTER2_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_REQUSERINFO  (0x10033A4U)

/* CLK2_STATCOLL2_FILTER2_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_RSPUSERINFO  (0x10033A8U)

/* CLK2_STATCOLL2_OP2_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_THRESHOLD_MINVAL   (0x10034A0U)

/* CLK2_STATCOLL2_OP2_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_THRESHOLD_MAXVAL   (0x10034A4U)

/* CLK2_STATCOLL2_OP2_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_EVTINFOSEL         (0x10034A8U)

/* CLK2_STATCOLL2_OP2_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_SEL                (0x10034ACU)

/* CLK2_STATCOLL2_FILTER3_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_GLOBALEN       (0x10034B4U)

/* CLK2_STATCOLL2_FILTER3_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_EN0            (0x10034C4U)

/* CLK2_STATCOLL2_FILTER3_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_RD       (0x10034C8U)

/* CLK2_STATCOLL2_FILTER3_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_WR       (0x10034CCU)

/* CLK2_STATCOLL2_FILTER3_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_MSTADDR  (0x10034D0U)

/* CLK2_STATCOLL2_FILTER3_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_SLVADDR  (0x10034D4U)

/* CLK2_STATCOLL2_FILTER3_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_ERR      (0x10034D8U)

/* CLK2_STATCOLL2_FILTER3_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_REQUSERINFO  (0x10034DCU)

/* CLK2_STATCOLL2_FILTER3_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_RSPUSERINFO  (0x10034E0U)

/* CLK2_STATCOLL2_FILTER3_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_RD      (0x10034E8U)

/* CLK2_STATCOLL2_FILTER3_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_WR      (0x10034ECU)

/* CLK2_STATCOLL2_FILTER3_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_MSTADDR  (0x10034F0U)

/* CLK2_STATCOLL2_FILTER3_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_SLVADDR  (0x10034F4U)

/* CLK2_STATCOLL2_FILTER3_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_ERR     (0x10034F8U)

/* CLK2_STATCOLL2_FILTER3_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_REQUSERINFO  (0x10034FCU)

/* CLK2_STATCOLL2_FILTER3_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_RSPUSERINFO  (0x1003500U)

/* CLK2_STATCOLL2_OP3_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_THRESHOLD_MINVAL   (0x10035F8U)

/* CLK2_STATCOLL2_OP3_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_THRESHOLD_MAXVAL   (0x10035FCU)

/* CLK2_STATCOLL2_OP3_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_EVTINFOSEL         (0x1003600U)

/* CLK2_STATCOLL2_OP3_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_SEL                (0x1003604U)

/* CLK2_STATCOLL3_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_COREREG     (0x1004000U)

/* CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG  (0x1004004U)

/* CLK2_STATCOLL3_EN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EN                     (0x1004008U)

/* CLK2_STATCOLL3_SOFTEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_SOFTEN                 (0x100400CU)

/* CLK2_STATCOLL3_IGNORESUSPEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_IGNORESUSPEND          (0x1004010U)

/* CLK2_STATCOLL3_TRIGEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_TRIGEN                 (0x1004014U)

/* CLK2_STATCOLL3_REQEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_REQEVT                 (0x1004018U)

/* CLK2_STATCOLL3_RSPEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_RSPEVT                 (0x100401CU)

/* CLK2_STATCOLL3_EVTMUX_SEL0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL0            (0x1004020U)

/* CLK2_STATCOLL3_EVTMUX_SEL1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL1            (0x1004024U)

/* CLK2_STATCOLL3_EVTMUX_SEL2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL2            (0x1004028U)

/* CLK2_STATCOLL3_EVTMUX_SEL3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL3            (0x100402CU)

/* CLK2_STATCOLL3_DUMP_IDENTIFIER */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_IDENTIFIER        (0x1004040U)

/* CLK2_STATCOLL3_DUMP_COLLECTTIME */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_COLLECTTIME       (0x1004044U)

/* CLK2_STATCOLL3_DUMP_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SLVADDR           (0x1004048U)

/* CLK2_STATCOLL3_DUMP_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MSTADDR           (0x100404CU)

/* CLK2_STATCOLL3_DUMP_SLVOFS */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SLVOFS            (0x1004050U)

/* CLK2_STATCOLL3_DUMP_MODE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MODE              (0x1004054U)

/* CLK2_STATCOLL3_DUMP_SEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SEND              (0x1004058U)

/* CLK2_STATCOLL3_DUMP_DISABLE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_DISABLE           (0x100405CU)

/* CLK2_STATCOLL3_DUMP_ALARM_TRIG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_TRIG        (0x1004060U)

/* CLK2_STATCOLL3_DUMP_ALARM_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MINVAL      (0x1004064U)

/* CLK2_STATCOLL3_DUMP_ALARM_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MAXVAL      (0x1004068U)

/* CLK2_STATCOLL3_DUMP_ALARM_MODE0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE0       (0x100406CU)

/* CLK2_STATCOLL3_DUMP_ALARM_MODE1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE1       (0x1004070U)

/* CLK2_STATCOLL3_DUMP_ALARM_MODE2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE2       (0x1004074U)

/* CLK2_STATCOLL3_DUMP_ALARM_MODE3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE3       (0x1004078U)

/* CLK2_STATCOLL3_DUMP_CNT0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT0              (0x100408CU)

/* CLK2_STATCOLL3_DUMP_CNT1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT1              (0x1004090U)

/* CLK2_STATCOLL3_DUMP_CNT2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT2              (0x1004094U)

/* CLK2_STATCOLL3_DUMP_CNT3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT3              (0x1004098U)

/* CLK2_STATCOLL3_FILTER0_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_GLOBALEN       (0x10040ACU)

/* CLK2_STATCOLL3_FILTER0_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_EN0            (0x10040BCU)

/* CLK2_STATCOLL3_FILTER0_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_RD       (0x10040C0U)

/* CLK2_STATCOLL3_FILTER0_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_WR       (0x10040C4U)

/* CLK2_STATCOLL3_FILTER0_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_MSTADDR  (0x10040C8U)

/* CLK2_STATCOLL3_FILTER0_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_SLVADDR  (0x10040CCU)

/* CLK2_STATCOLL3_FILTER0_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_ERR      (0x10040D0U)

/* CLK2_STATCOLL3_FILTER0_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_REQUSERINFO  (0x10040D4U)

/* CLK2_STATCOLL3_FILTER0_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_RSPUSERINFO  (0x10040D8U)

/* CLK2_STATCOLL3_FILTER0_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_RD      (0x10040E0U)

/* CLK2_STATCOLL3_FILTER0_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_WR      (0x10040E4U)

/* CLK2_STATCOLL3_FILTER0_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_MSTADDR  (0x10040E8U)

/* CLK2_STATCOLL3_FILTER0_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_SLVADDR  (0x10040ECU)

/* CLK2_STATCOLL3_FILTER0_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_ERR     (0x10040F0U)

/* CLK2_STATCOLL3_FILTER0_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_REQUSERINFO  (0x10040F4U)

/* CLK2_STATCOLL3_FILTER0_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_RSPUSERINFO  (0x10040F8U)

/* CLK2_STATCOLL3_OP0_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_THRESHOLD_MINVAL   (0x10041F0U)

/* CLK2_STATCOLL3_OP0_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_THRESHOLD_MAXVAL   (0x10041F4U)

/* CLK2_STATCOLL3_OP0_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_EVTINFOSEL         (0x10041F8U)

/* CLK2_STATCOLL3_OP0_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_SEL                (0x10041FCU)

/* CLK2_STATCOLL3_FILTER1_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_GLOBALEN       (0x1004204U)

/* CLK2_STATCOLL3_FILTER1_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_EN0            (0x1004214U)

/* CLK2_STATCOLL3_FILTER1_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_RD       (0x1004218U)

/* CLK2_STATCOLL3_FILTER1_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_WR       (0x100421CU)

/* CLK2_STATCOLL3_FILTER1_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_MSTADDR  (0x1004220U)

/* CLK2_STATCOLL3_FILTER1_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_SLVADDR  (0x1004224U)

/* CLK2_STATCOLL3_FILTER1_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_ERR      (0x1004228U)

/* CLK2_STATCOLL3_FILTER1_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_REQUSERINFO  (0x100422CU)

/* CLK2_STATCOLL3_FILTER1_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_RSPUSERINFO  (0x1004230U)

/* CLK2_STATCOLL3_FILTER1_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_RD      (0x1004238U)

/* CLK2_STATCOLL3_FILTER1_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_WR      (0x100423CU)

/* CLK2_STATCOLL3_FILTER1_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_MSTADDR  (0x1004240U)

/* CLK2_STATCOLL3_FILTER1_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_SLVADDR  (0x1004244U)

/* CLK2_STATCOLL3_FILTER1_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_ERR     (0x1004248U)

/* CLK2_STATCOLL3_FILTER1_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_REQUSERINFO  (0x100424CU)

/* CLK2_STATCOLL3_FILTER1_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_RSPUSERINFO  (0x1004250U)

/* CLK2_STATCOLL3_OP1_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_THRESHOLD_MINVAL   (0x1004348U)

/* CLK2_STATCOLL3_OP1_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_THRESHOLD_MAXVAL   (0x100434CU)

/* CLK2_STATCOLL3_OP1_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_EVTINFOSEL         (0x1004350U)

/* CLK2_STATCOLL3_OP1_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_SEL                (0x1004354U)

/* CLK2_STATCOLL3_FILTER2_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_GLOBALEN       (0x100435CU)

/* CLK2_STATCOLL3_FILTER2_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_EN0            (0x100436CU)

/* CLK2_STATCOLL3_FILTER2_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_RD       (0x1004370U)

/* CLK2_STATCOLL3_FILTER2_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_WR       (0x1004374U)

/* CLK2_STATCOLL3_FILTER2_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_MSTADDR  (0x1004378U)

/* CLK2_STATCOLL3_FILTER2_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_SLVADDR  (0x100437CU)

/* CLK2_STATCOLL3_FILTER2_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_ERR      (0x1004380U)

/* CLK2_STATCOLL3_FILTER2_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_REQUSERINFO  (0x1004384U)

/* CLK2_STATCOLL3_FILTER2_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_RSPUSERINFO  (0x1004388U)

/* CLK2_STATCOLL3_FILTER2_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_RD      (0x1004390U)

/* CLK2_STATCOLL3_FILTER2_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_WR      (0x1004394U)

/* CLK2_STATCOLL3_FILTER2_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_MSTADDR  (0x1004398U)

/* CLK2_STATCOLL3_FILTER2_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_SLVADDR  (0x100439CU)

/* CLK2_STATCOLL3_FILTER2_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_ERR     (0x10043A0U)

/* CLK2_STATCOLL3_FILTER2_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_REQUSERINFO  (0x10043A4U)

/* CLK2_STATCOLL3_FILTER2_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_RSPUSERINFO  (0x10043A8U)

/* CLK2_STATCOLL3_OP2_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_THRESHOLD_MINVAL   (0x10044A0U)

/* CLK2_STATCOLL3_OP2_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_THRESHOLD_MAXVAL   (0x10044A4U)

/* CLK2_STATCOLL3_OP2_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_EVTINFOSEL         (0x10044A8U)

/* CLK2_STATCOLL3_OP2_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_SEL                (0x10044ACU)

/* CLK2_STATCOLL3_FILTER3_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_GLOBALEN       (0x10044B4U)

/* CLK2_STATCOLL3_FILTER3_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_EN0            (0x10044C4U)

/* CLK2_STATCOLL3_FILTER3_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_RD       (0x10044C8U)

/* CLK2_STATCOLL3_FILTER3_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_WR       (0x10044CCU)

/* CLK2_STATCOLL3_FILTER3_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_MSTADDR  (0x10044D0U)

/* CLK2_STATCOLL3_FILTER3_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_SLVADDR  (0x10044D4U)

/* CLK2_STATCOLL3_FILTER3_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_ERR      (0x10044D8U)

/* CLK2_STATCOLL3_FILTER3_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_REQUSERINFO  (0x10044DCU)

/* CLK2_STATCOLL3_FILTER3_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_RSPUSERINFO  (0x10044E0U)

/* CLK2_STATCOLL3_FILTER3_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_RD      (0x10044E8U)

/* CLK2_STATCOLL3_FILTER3_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_WR      (0x10044ECU)

/* CLK2_STATCOLL3_FILTER3_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_MSTADDR  (0x10044F0U)

/* CLK2_STATCOLL3_FILTER3_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_SLVADDR  (0x10044F4U)

/* CLK2_STATCOLL3_FILTER3_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_ERR     (0x10044F8U)

/* CLK2_STATCOLL3_FILTER3_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_REQUSERINFO  (0x10044FCU)

/* CLK2_STATCOLL3_FILTER3_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_RSPUSERINFO  (0x1004500U)

/* CLK2_STATCOLL3_OP3_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_THRESHOLD_MINVAL   (0x10045F8U)

/* CLK2_STATCOLL3_OP3_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_THRESHOLD_MAXVAL   (0x10045FCU)

/* CLK2_STATCOLL3_OP3_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_EVTINFOSEL         (0x1004600U)

/* CLK2_STATCOLL3_OP3_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_SEL                (0x1004604U)

/* CLK2_STATCOLL4_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_COREREG     (0x1005000U)

/* CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG  (0x1005004U)

/* CLK2_STATCOLL4_EN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EN                     (0x1005008U)

/* CLK2_STATCOLL4_SOFTEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_SOFTEN                 (0x100500CU)

/* CLK2_STATCOLL4_IGNORESUSPEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_IGNORESUSPEND          (0x1005010U)

/* CLK2_STATCOLL4_TRIGEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_TRIGEN                 (0x1005014U)

/* CLK2_STATCOLL4_REQEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_REQEVT                 (0x1005018U)

/* CLK2_STATCOLL4_RSPEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_RSPEVT                 (0x100501CU)

/* CLK2_STATCOLL4_EVTMUX_SEL0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL0            (0x1005020U)

/* CLK2_STATCOLL4_EVTMUX_SEL1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL1            (0x1005024U)

/* CLK2_STATCOLL4_EVTMUX_SEL2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL2            (0x1005028U)

/* CLK2_STATCOLL4_EVTMUX_SEL3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL3            (0x100502CU)

/* CLK2_STATCOLL4_DUMP_IDENTIFIER */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_IDENTIFIER        (0x1005040U)

/* CLK2_STATCOLL4_DUMP_COLLECTTIME */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_COLLECTTIME       (0x1005044U)

/* CLK2_STATCOLL4_DUMP_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SLVADDR           (0x1005048U)

/* CLK2_STATCOLL4_DUMP_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MSTADDR           (0x100504CU)

/* CLK2_STATCOLL4_DUMP_SLVOFS */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SLVOFS            (0x1005050U)

/* CLK2_STATCOLL4_DUMP_MODE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MODE              (0x1005054U)

/* CLK2_STATCOLL4_DUMP_SEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SEND              (0x1005058U)

/* CLK2_STATCOLL4_DUMP_DISABLE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_DISABLE           (0x100505CU)

/* CLK2_STATCOLL4_DUMP_ALARM_TRIG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_TRIG        (0x1005060U)

/* CLK2_STATCOLL4_DUMP_ALARM_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MINVAL      (0x1005064U)

/* CLK2_STATCOLL4_DUMP_ALARM_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MAXVAL      (0x1005068U)

/* CLK2_STATCOLL4_DUMP_ALARM_MODE0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE0       (0x100506CU)

/* CLK2_STATCOLL4_DUMP_ALARM_MODE1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE1       (0x1005070U)

/* CLK2_STATCOLL4_DUMP_ALARM_MODE2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE2       (0x1005074U)

/* CLK2_STATCOLL4_DUMP_ALARM_MODE3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE3       (0x1005078U)

/* CLK2_STATCOLL4_DUMP_CNT0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT0              (0x100508CU)

/* CLK2_STATCOLL4_DUMP_CNT1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT1              (0x1005090U)

/* CLK2_STATCOLL4_DUMP_CNT2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT2              (0x1005094U)

/* CLK2_STATCOLL4_DUMP_CNT3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT3              (0x1005098U)

/* CLK2_STATCOLL4_FILTER0_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_GLOBALEN       (0x10050ACU)

/* CLK2_STATCOLL4_FILTER0_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_EN0            (0x10050BCU)

/* CLK2_STATCOLL4_FILTER0_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_RD       (0x10050C0U)

/* CLK2_STATCOLL4_FILTER0_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_WR       (0x10050C4U)

/* CLK2_STATCOLL4_FILTER0_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_MSTADDR  (0x10050C8U)

/* CLK2_STATCOLL4_FILTER0_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_SLVADDR  (0x10050CCU)

/* CLK2_STATCOLL4_FILTER0_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_ERR      (0x10050D0U)

/* CLK2_STATCOLL4_FILTER0_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_REQUSERINFO  (0x10050D4U)

/* CLK2_STATCOLL4_FILTER0_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_RSPUSERINFO  (0x10050D8U)

/* CLK2_STATCOLL4_FILTER0_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_RD      (0x10050E0U)

/* CLK2_STATCOLL4_FILTER0_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_WR      (0x10050E4U)

/* CLK2_STATCOLL4_FILTER0_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_MSTADDR  (0x10050E8U)

/* CLK2_STATCOLL4_FILTER0_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_SLVADDR  (0x10050ECU)

/* CLK2_STATCOLL4_FILTER0_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_ERR     (0x10050F0U)

/* CLK2_STATCOLL4_FILTER0_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_REQUSERINFO  (0x10050F4U)

/* CLK2_STATCOLL4_FILTER0_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_RSPUSERINFO  (0x10050F8U)

/* CLK2_STATCOLL4_OP0_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_THRESHOLD_MINVAL   (0x10051F0U)

/* CLK2_STATCOLL4_OP0_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_THRESHOLD_MAXVAL   (0x10051F4U)

/* CLK2_STATCOLL4_OP0_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_EVTINFOSEL         (0x10051F8U)

/* CLK2_STATCOLL4_OP0_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_SEL                (0x10051FCU)

/* CLK2_STATCOLL4_FILTER1_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_GLOBALEN       (0x1005204U)

/* CLK2_STATCOLL4_FILTER1_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_EN0            (0x1005214U)

/* CLK2_STATCOLL4_FILTER1_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_RD       (0x1005218U)

/* CLK2_STATCOLL4_FILTER1_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_WR       (0x100521CU)

/* CLK2_STATCOLL4_FILTER1_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_MSTADDR  (0x1005220U)

/* CLK2_STATCOLL4_FILTER1_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_SLVADDR  (0x1005224U)

/* CLK2_STATCOLL4_FILTER1_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_ERR      (0x1005228U)

/* CLK2_STATCOLL4_FILTER1_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_REQUSERINFO  (0x100522CU)

/* CLK2_STATCOLL4_FILTER1_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_RSPUSERINFO  (0x1005230U)

/* CLK2_STATCOLL4_FILTER1_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_RD      (0x1005238U)

/* CLK2_STATCOLL4_FILTER1_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_WR      (0x100523CU)

/* CLK2_STATCOLL4_FILTER1_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_MSTADDR  (0x1005240U)

/* CLK2_STATCOLL4_FILTER1_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_SLVADDR  (0x1005244U)

/* CLK2_STATCOLL4_FILTER1_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_ERR     (0x1005248U)

/* CLK2_STATCOLL4_FILTER1_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_REQUSERINFO  (0x100524CU)

/* CLK2_STATCOLL4_FILTER1_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_RSPUSERINFO  (0x1005250U)

/* CLK2_STATCOLL4_OP1_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_THRESHOLD_MINVAL   (0x1005348U)

/* CLK2_STATCOLL4_OP1_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_THRESHOLD_MAXVAL   (0x100534CU)

/* CLK2_STATCOLL4_OP1_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_EVTINFOSEL         (0x1005350U)

/* CLK2_STATCOLL4_OP1_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_SEL                (0x1005354U)

/* CLK2_STATCOLL4_FILTER2_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_GLOBALEN       (0x100535CU)

/* CLK2_STATCOLL4_FILTER2_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_EN0            (0x100536CU)

/* CLK2_STATCOLL4_FILTER2_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_RD       (0x1005370U)

/* CLK2_STATCOLL4_FILTER2_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_WR       (0x1005374U)

/* CLK2_STATCOLL4_FILTER2_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_MSTADDR  (0x1005378U)

/* CLK2_STATCOLL4_FILTER2_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_SLVADDR  (0x100537CU)

/* CLK2_STATCOLL4_FILTER2_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_ERR      (0x1005380U)

/* CLK2_STATCOLL4_FILTER2_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_REQUSERINFO  (0x1005384U)

/* CLK2_STATCOLL4_FILTER2_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_RSPUSERINFO  (0x1005388U)

/* CLK2_STATCOLL4_FILTER2_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_RD      (0x1005390U)

/* CLK2_STATCOLL4_FILTER2_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_WR      (0x1005394U)

/* CLK2_STATCOLL4_FILTER2_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_MSTADDR  (0x1005398U)

/* CLK2_STATCOLL4_FILTER2_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_SLVADDR  (0x100539CU)

/* CLK2_STATCOLL4_FILTER2_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_ERR     (0x10053A0U)

/* CLK2_STATCOLL4_FILTER2_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_REQUSERINFO  (0x10053A4U)

/* CLK2_STATCOLL4_FILTER2_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_RSPUSERINFO  (0x10053A8U)

/* CLK2_STATCOLL4_OP2_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_THRESHOLD_MINVAL   (0x10054A0U)

/* CLK2_STATCOLL4_OP2_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_THRESHOLD_MAXVAL   (0x10054A4U)

/* CLK2_STATCOLL4_OP2_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_EVTINFOSEL         (0x10054A8U)

/* CLK2_STATCOLL4_OP2_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_SEL                (0x10054ACU)

/* CLK2_STATCOLL4_FILTER3_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_GLOBALEN       (0x10054B4U)

/* CLK2_STATCOLL4_FILTER3_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_EN0            (0x10054C4U)

/* CLK2_STATCOLL4_FILTER3_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_RD       (0x10054C8U)

/* CLK2_STATCOLL4_FILTER3_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_WR       (0x10054CCU)

/* CLK2_STATCOLL4_FILTER3_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_MSTADDR  (0x10054D0U)

/* CLK2_STATCOLL4_FILTER3_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_SLVADDR  (0x10054D4U)

/* CLK2_STATCOLL4_FILTER3_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_ERR      (0x10054D8U)

/* CLK2_STATCOLL4_FILTER3_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_REQUSERINFO  (0x10054DCU)

/* CLK2_STATCOLL4_FILTER3_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_RSPUSERINFO  (0x10054E0U)

/* CLK2_STATCOLL4_FILTER3_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_RD      (0x10054E8U)

/* CLK2_STATCOLL4_FILTER3_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_WR      (0x10054ECU)

/* CLK2_STATCOLL4_FILTER3_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_MSTADDR  (0x10054F0U)

/* CLK2_STATCOLL4_FILTER3_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_SLVADDR  (0x10054F4U)

/* CLK2_STATCOLL4_FILTER3_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_ERR     (0x10054F8U)

/* CLK2_STATCOLL4_FILTER3_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_REQUSERINFO  (0x10054FCU)

/* CLK2_STATCOLL4_FILTER3_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_RSPUSERINFO  (0x1005500U)

/* CLK2_STATCOLL4_OP3_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_THRESHOLD_MINVAL   (0x10055F8U)

/* CLK2_STATCOLL4_OP3_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_THRESHOLD_MAXVAL   (0x10055FCU)

/* CLK2_STATCOLL4_OP3_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_EVTINFOSEL         (0x1005600U)

/* CLK2_STATCOLL4_OP3_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_SEL                (0x1005604U)

/* CLK2_STATCOLL5_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_COREREG     (0x1006000U)

/* CLK2_STATCOLL5_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_VERSIONREG  (0x1006004U)

/* CLK2_STATCOLL5_EN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EN                     (0x1006008U)

/* CLK2_STATCOLL5_SOFTEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_SOFTEN                 (0x100600CU)

/* CLK2_STATCOLL5_IGNORESUSPEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_IGNORESUSPEND          (0x1006010U)

/* CLK2_STATCOLL5_TRIGEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_TRIGEN                 (0x1006014U)

/* CLK2_STATCOLL5_REQEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_REQEVT                 (0x1006018U)

/* CLK2_STATCOLL5_RSPEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_RSPEVT                 (0x100601CU)

/* CLK2_STATCOLL5_EVTMUX_SEL0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL0            (0x1006020U)

/* CLK2_STATCOLL5_EVTMUX_SEL1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL1            (0x1006024U)

/* CLK2_STATCOLL5_EVTMUX_SEL2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL2            (0x1006028U)

/* CLK2_STATCOLL5_EVTMUX_SEL3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL3            (0x100602CU)

/* CLK2_STATCOLL5_DUMP_IDENTIFIER */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_IDENTIFIER        (0x1006040U)

/* CLK2_STATCOLL5_DUMP_COLLECTTIME */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_COLLECTTIME       (0x1006044U)

/* CLK2_STATCOLL5_DUMP_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SLVADDR           (0x1006048U)

/* CLK2_STATCOLL5_DUMP_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MSTADDR           (0x100604CU)

/* CLK2_STATCOLL5_DUMP_SLVOFS */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SLVOFS            (0x1006050U)

/* CLK2_STATCOLL5_DUMP_MODE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MODE              (0x1006054U)

/* CLK2_STATCOLL5_DUMP_SEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SEND              (0x1006058U)

/* CLK2_STATCOLL5_DUMP_DISABLE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_DISABLE           (0x100605CU)

/* CLK2_STATCOLL5_DUMP_ALARM_TRIG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_TRIG        (0x1006060U)

/* CLK2_STATCOLL5_DUMP_ALARM_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MINVAL      (0x1006064U)

/* CLK2_STATCOLL5_DUMP_ALARM_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MAXVAL      (0x1006068U)

/* CLK2_STATCOLL5_DUMP_ALARM_MODE0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE0       (0x100606CU)

/* CLK2_STATCOLL5_DUMP_ALARM_MODE1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE1       (0x1006070U)

/* CLK2_STATCOLL5_DUMP_ALARM_MODE2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE2       (0x1006074U)

/* CLK2_STATCOLL5_DUMP_ALARM_MODE3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE3       (0x1006078U)

/* CLK2_STATCOLL5_DUMP_CNT0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT0              (0x100608CU)

/* CLK2_STATCOLL5_DUMP_CNT1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT1              (0x1006090U)

/* CLK2_STATCOLL5_DUMP_CNT2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT2              (0x1006094U)

/* CLK2_STATCOLL5_DUMP_CNT3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT3              (0x1006098U)

/* CLK2_STATCOLL5_FILTER0_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_GLOBALEN       (0x10060ACU)

/* CLK2_STATCOLL5_FILTER0_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_EN0            (0x10060BCU)

/* CLK2_STATCOLL5_FILTER0_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_RD       (0x10060C0U)

/* CLK2_STATCOLL5_FILTER0_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_WR       (0x10060C4U)

/* CLK2_STATCOLL5_FILTER0_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_MSTADDR  (0x10060C8U)

/* CLK2_STATCOLL5_FILTER0_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_SLVADDR  (0x10060CCU)

/* CLK2_STATCOLL5_FILTER0_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_ERR      (0x10060D0U)

/* CLK2_STATCOLL5_FILTER0_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_REQUSERINFO  (0x10060D4U)

/* CLK2_STATCOLL5_FILTER0_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_RSPUSERINFO  (0x10060D8U)

/* CLK2_STATCOLL5_FILTER0_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_RD      (0x10060E0U)

/* CLK2_STATCOLL5_FILTER0_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_WR      (0x10060E4U)

/* CLK2_STATCOLL5_FILTER0_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_MSTADDR  (0x10060E8U)

/* CLK2_STATCOLL5_FILTER0_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_SLVADDR  (0x10060ECU)

/* CLK2_STATCOLL5_FILTER0_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_ERR     (0x10060F0U)

/* CLK2_STATCOLL5_FILTER0_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_REQUSERINFO  (0x10060F4U)

/* CLK2_STATCOLL5_FILTER0_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_RSPUSERINFO  (0x10060F8U)

/* CLK2_STATCOLL5_OP0_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_THRESHOLD_MINVAL   (0x10061F0U)

/* CLK2_STATCOLL5_OP0_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_THRESHOLD_MAXVAL   (0x10061F4U)

/* CLK2_STATCOLL5_OP0_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_EVTINFOSEL         (0x10061F8U)

/* CLK2_STATCOLL5_OP0_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_SEL                (0x10061FCU)

/* CLK2_STATCOLL5_FILTER1_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_GLOBALEN       (0x1006204U)

/* CLK2_STATCOLL5_FILTER1_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_EN0            (0x1006214U)

/* CLK2_STATCOLL5_FILTER1_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_RD       (0x1006218U)

/* CLK2_STATCOLL5_FILTER1_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_WR       (0x100621CU)

/* CLK2_STATCOLL5_FILTER1_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_MSTADDR  (0x1006220U)

/* CLK2_STATCOLL5_FILTER1_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_SLVADDR  (0x1006224U)

/* CLK2_STATCOLL5_FILTER1_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_ERR      (0x1006228U)

/* CLK2_STATCOLL5_FILTER1_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_REQUSERINFO  (0x100622CU)

/* CLK2_STATCOLL5_FILTER1_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_RSPUSERINFO  (0x1006230U)

/* CLK2_STATCOLL5_FILTER1_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_RD      (0x1006238U)

/* CLK2_STATCOLL5_FILTER1_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_WR      (0x100623CU)

/* CLK2_STATCOLL5_FILTER1_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_MSTADDR  (0x1006240U)

/* CLK2_STATCOLL5_FILTER1_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_SLVADDR  (0x1006244U)

/* CLK2_STATCOLL5_FILTER1_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_ERR     (0x1006248U)

/* CLK2_STATCOLL5_FILTER1_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_REQUSERINFO  (0x100624CU)

/* CLK2_STATCOLL5_FILTER1_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_RSPUSERINFO  (0x1006250U)

/* CLK2_STATCOLL5_OP1_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_THRESHOLD_MINVAL   (0x1006348U)

/* CLK2_STATCOLL5_OP1_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_THRESHOLD_MAXVAL   (0x100634CU)

/* CLK2_STATCOLL5_OP1_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_EVTINFOSEL         (0x1006350U)

/* CLK2_STATCOLL5_OP1_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_SEL                (0x1006354U)

/* CLK2_STATCOLL5_FILTER2_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_GLOBALEN       (0x100635CU)

/* CLK2_STATCOLL5_FILTER2_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_EN0            (0x100636CU)

/* CLK2_STATCOLL5_FILTER2_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_RD       (0x1006370U)

/* CLK2_STATCOLL5_FILTER2_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_WR       (0x1006374U)

/* CLK2_STATCOLL5_FILTER2_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_MSTADDR  (0x1006378U)

/* CLK2_STATCOLL5_FILTER2_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_SLVADDR  (0x100637CU)

/* CLK2_STATCOLL5_FILTER2_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_ERR      (0x1006380U)

/* CLK2_STATCOLL5_FILTER2_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_REQUSERINFO  (0x1006384U)

/* CLK2_STATCOLL5_FILTER2_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_RSPUSERINFO  (0x1006388U)

/* CLK2_STATCOLL5_FILTER2_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_RD      (0x1006390U)

/* CLK2_STATCOLL5_FILTER2_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_WR      (0x1006394U)

/* CLK2_STATCOLL5_FILTER2_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_MSTADDR  (0x1006398U)

/* CLK2_STATCOLL5_FILTER2_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_SLVADDR  (0x100639CU)

/* CLK2_STATCOLL5_FILTER2_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_ERR     (0x10063A0U)

/* CLK2_STATCOLL5_FILTER2_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_REQUSERINFO  (0x10063A4U)

/* CLK2_STATCOLL5_FILTER2_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_RSPUSERINFO  (0x10063A8U)

/* CLK2_STATCOLL5_OP2_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_THRESHOLD_MINVAL   (0x10064A0U)

/* CLK2_STATCOLL5_OP2_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_THRESHOLD_MAXVAL   (0x10064A4U)

/* CLK2_STATCOLL5_OP2_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_EVTINFOSEL         (0x10064A8U)

/* CLK2_STATCOLL5_OP2_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_SEL                (0x10064ACU)

/* CLK2_STATCOLL5_FILTER3_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_GLOBALEN       (0x10064B4U)

/* CLK2_STATCOLL5_FILTER3_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_EN0            (0x10064C4U)

/* CLK2_STATCOLL5_FILTER3_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_RD       (0x10064C8U)

/* CLK2_STATCOLL5_FILTER3_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_WR       (0x10064CCU)

/* CLK2_STATCOLL5_FILTER3_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_MSTADDR  (0x10064D0U)

/* CLK2_STATCOLL5_FILTER3_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_SLVADDR  (0x10064D4U)

/* CLK2_STATCOLL5_FILTER3_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_ERR      (0x10064D8U)

/* CLK2_STATCOLL5_FILTER3_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_REQUSERINFO  (0x10064DCU)

/* CLK2_STATCOLL5_FILTER3_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_RSPUSERINFO  (0x10064E0U)

/* CLK2_STATCOLL5_FILTER3_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_RD      (0x10064E8U)

/* CLK2_STATCOLL5_FILTER3_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_WR      (0x10064ECU)

/* CLK2_STATCOLL5_FILTER3_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_MSTADDR  (0x10064F0U)

/* CLK2_STATCOLL5_FILTER3_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_SLVADDR  (0x10064F4U)

/* CLK2_STATCOLL5_FILTER3_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_ERR     (0x10064F8U)

/* CLK2_STATCOLL5_FILTER3_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_REQUSERINFO  (0x10064FCU)

/* CLK2_STATCOLL5_FILTER3_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_RSPUSERINFO  (0x1006500U)

/* CLK2_STATCOLL5_OP3_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_THRESHOLD_MINVAL   (0x10065F8U)

/* CLK2_STATCOLL5_OP3_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_THRESHOLD_MAXVAL   (0x10065FCU)

/* CLK2_STATCOLL5_OP3_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_EVTINFOSEL         (0x1006600U)

/* CLK2_STATCOLL5_OP3_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_SEL                (0x1006604U)

/* CLK2_STATCOLL6_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_COREREG     (0x1007000U)

/* CLK2_STATCOLL6_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_VERSIONREG  (0x1007004U)

/* CLK2_STATCOLL6_EN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EN                     (0x1007008U)

/* CLK2_STATCOLL6_SOFTEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_SOFTEN                 (0x100700CU)

/* CLK2_STATCOLL6_IGNORESUSPEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_IGNORESUSPEND          (0x1007010U)

/* CLK2_STATCOLL6_TRIGEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_TRIGEN                 (0x1007014U)

/* CLK2_STATCOLL6_REQEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_REQEVT                 (0x1007018U)

/* CLK2_STATCOLL6_RSPEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_RSPEVT                 (0x100701CU)

/* CLK2_STATCOLL6_EVTMUX_SEL0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL0            (0x1007020U)

/* CLK2_STATCOLL6_EVTMUX_SEL1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL1            (0x1007024U)

/* CLK2_STATCOLL6_EVTMUX_SEL2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL2            (0x1007028U)

/* CLK2_STATCOLL6_EVTMUX_SEL3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL3            (0x100702CU)

/* CLK2_STATCOLL6_DUMP_IDENTIFIER */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_IDENTIFIER        (0x1007040U)

/* CLK2_STATCOLL6_DUMP_COLLECTTIME */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_COLLECTTIME       (0x1007044U)

/* CLK2_STATCOLL6_DUMP_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SLVADDR           (0x1007048U)

/* CLK2_STATCOLL6_DUMP_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MSTADDR           (0x100704CU)

/* CLK2_STATCOLL6_DUMP_SLVOFS */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SLVOFS            (0x1007050U)

/* CLK2_STATCOLL6_DUMP_MODE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MODE              (0x1007054U)

/* CLK2_STATCOLL6_DUMP_SEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SEND              (0x1007058U)

/* CLK2_STATCOLL6_DUMP_DISABLE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_DISABLE           (0x100705CU)

/* CLK2_STATCOLL6_DUMP_ALARM_TRIG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_TRIG        (0x1007060U)

/* CLK2_STATCOLL6_DUMP_ALARM_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MINVAL      (0x1007064U)

/* CLK2_STATCOLL6_DUMP_ALARM_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MAXVAL      (0x1007068U)

/* CLK2_STATCOLL6_DUMP_ALARM_MODE0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE0       (0x100706CU)

/* CLK2_STATCOLL6_DUMP_ALARM_MODE1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE1       (0x1007070U)

/* CLK2_STATCOLL6_DUMP_ALARM_MODE2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE2       (0x1007074U)

/* CLK2_STATCOLL6_DUMP_ALARM_MODE3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE3       (0x1007078U)

/* CLK2_STATCOLL6_DUMP_CNT0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT0              (0x100708CU)

/* CLK2_STATCOLL6_DUMP_CNT1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT1              (0x1007090U)

/* CLK2_STATCOLL6_DUMP_CNT2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT2              (0x1007094U)

/* CLK2_STATCOLL6_DUMP_CNT3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT3              (0x1007098U)

/* CLK2_STATCOLL6_FILTER0_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_GLOBALEN       (0x10070ACU)

/* CLK2_STATCOLL6_FILTER0_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_EN0            (0x10070BCU)

/* CLK2_STATCOLL6_FILTER0_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_RD       (0x10070C0U)

/* CLK2_STATCOLL6_FILTER0_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_WR       (0x10070C4U)

/* CLK2_STATCOLL6_FILTER0_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_MSTADDR  (0x10070C8U)

/* CLK2_STATCOLL6_FILTER0_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_SLVADDR  (0x10070CCU)

/* CLK2_STATCOLL6_FILTER0_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_ERR      (0x10070D0U)

/* CLK2_STATCOLL6_FILTER0_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_REQUSERINFO  (0x10070D4U)

/* CLK2_STATCOLL6_FILTER0_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_RSPUSERINFO  (0x10070D8U)

/* CLK2_STATCOLL6_FILTER0_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_RD      (0x10070E0U)

/* CLK2_STATCOLL6_FILTER0_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_WR      (0x10070E4U)

/* CLK2_STATCOLL6_FILTER0_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_MSTADDR  (0x10070E8U)

/* CLK2_STATCOLL6_FILTER0_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_SLVADDR  (0x10070ECU)

/* CLK2_STATCOLL6_FILTER0_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_ERR     (0x10070F0U)

/* CLK2_STATCOLL6_FILTER0_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_REQUSERINFO  (0x10070F4U)

/* CLK2_STATCOLL6_FILTER0_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_RSPUSERINFO  (0x10070F8U)

/* CLK2_STATCOLL6_OP0_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_THRESHOLD_MINVAL   (0x10071F0U)

/* CLK2_STATCOLL6_OP0_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_THRESHOLD_MAXVAL   (0x10071F4U)

/* CLK2_STATCOLL6_OP0_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_EVTINFOSEL         (0x10071F8U)

/* CLK2_STATCOLL6_OP0_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_SEL                (0x10071FCU)

/* CLK2_STATCOLL6_FILTER1_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_GLOBALEN       (0x1007204U)

/* CLK2_STATCOLL6_FILTER1_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_EN0            (0x1007214U)

/* CLK2_STATCOLL6_FILTER1_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_RD       (0x1007218U)

/* CLK2_STATCOLL6_FILTER1_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_WR       (0x100721CU)

/* CLK2_STATCOLL6_FILTER1_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_MSTADDR  (0x1007220U)

/* CLK2_STATCOLL6_FILTER1_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_SLVADDR  (0x1007224U)

/* CLK2_STATCOLL6_FILTER1_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_ERR      (0x1007228U)

/* CLK2_STATCOLL6_FILTER1_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_REQUSERINFO  (0x100722CU)

/* CLK2_STATCOLL6_FILTER1_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_RSPUSERINFO  (0x1007230U)

/* CLK2_STATCOLL6_FILTER1_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_RD      (0x1007238U)

/* CLK2_STATCOLL6_FILTER1_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_WR      (0x100723CU)

/* CLK2_STATCOLL6_FILTER1_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_MSTADDR  (0x1007240U)

/* CLK2_STATCOLL6_FILTER1_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_SLVADDR  (0x1007244U)

/* CLK2_STATCOLL6_FILTER1_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_ERR     (0x1007248U)

/* CLK2_STATCOLL6_FILTER1_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_REQUSERINFO  (0x100724CU)

/* CLK2_STATCOLL6_FILTER1_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_RSPUSERINFO  (0x1007250U)

/* CLK2_STATCOLL6_OP1_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_THRESHOLD_MINVAL   (0x1007348U)

/* CLK2_STATCOLL6_OP1_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_THRESHOLD_MAXVAL   (0x100734CU)

/* CLK2_STATCOLL6_OP1_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_EVTINFOSEL         (0x1007350U)

/* CLK2_STATCOLL6_OP1_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_SEL                (0x1007354U)

/* CLK2_STATCOLL6_FILTER2_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_GLOBALEN       (0x100735CU)

/* CLK2_STATCOLL6_FILTER2_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_EN0            (0x100736CU)

/* CLK2_STATCOLL6_FILTER2_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_RD       (0x1007370U)

/* CLK2_STATCOLL6_FILTER2_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_WR       (0x1007374U)

/* CLK2_STATCOLL6_FILTER2_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_MSTADDR  (0x1007378U)

/* CLK2_STATCOLL6_FILTER2_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_SLVADDR  (0x100737CU)

/* CLK2_STATCOLL6_FILTER2_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_ERR      (0x1007380U)

/* CLK2_STATCOLL6_FILTER2_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_REQUSERINFO  (0x1007384U)

/* CLK2_STATCOLL6_FILTER2_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_RSPUSERINFO  (0x1007388U)

/* CLK2_STATCOLL6_FILTER2_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_RD      (0x1007390U)

/* CLK2_STATCOLL6_FILTER2_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_WR      (0x1007394U)

/* CLK2_STATCOLL6_FILTER2_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_MSTADDR  (0x1007398U)

/* CLK2_STATCOLL6_FILTER2_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_SLVADDR  (0x100739CU)

/* CLK2_STATCOLL6_FILTER2_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_ERR     (0x10073A0U)

/* CLK2_STATCOLL6_FILTER2_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_REQUSERINFO  (0x10073A4U)

/* CLK2_STATCOLL6_FILTER2_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_RSPUSERINFO  (0x10073A8U)

/* CLK2_STATCOLL6_OP2_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_THRESHOLD_MINVAL   (0x10074A0U)

/* CLK2_STATCOLL6_OP2_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_THRESHOLD_MAXVAL   (0x10074A4U)

/* CLK2_STATCOLL6_OP2_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_EVTINFOSEL         (0x10074A8U)

/* CLK2_STATCOLL6_OP2_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_SEL                (0x10074ACU)

/* CLK2_STATCOLL6_FILTER3_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_GLOBALEN       (0x10074B4U)

/* CLK2_STATCOLL6_FILTER3_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_EN0            (0x10074C4U)

/* CLK2_STATCOLL6_FILTER3_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_RD       (0x10074C8U)

/* CLK2_STATCOLL6_FILTER3_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_WR       (0x10074CCU)

/* CLK2_STATCOLL6_FILTER3_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_MSTADDR  (0x10074D0U)

/* CLK2_STATCOLL6_FILTER3_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_SLVADDR  (0x10074D4U)

/* CLK2_STATCOLL6_FILTER3_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_ERR      (0x10074D8U)

/* CLK2_STATCOLL6_FILTER3_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_REQUSERINFO  (0x10074DCU)

/* CLK2_STATCOLL6_FILTER3_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_RSPUSERINFO  (0x10074E0U)

/* CLK2_STATCOLL6_FILTER3_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_RD      (0x10074E8U)

/* CLK2_STATCOLL6_FILTER3_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_WR      (0x10074ECU)

/* CLK2_STATCOLL6_FILTER3_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_MSTADDR  (0x10074F0U)

/* CLK2_STATCOLL6_FILTER3_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_SLVADDR  (0x10074F4U)

/* CLK2_STATCOLL6_FILTER3_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_ERR     (0x10074F8U)

/* CLK2_STATCOLL6_FILTER3_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_REQUSERINFO  (0x10074FCU)

/* CLK2_STATCOLL6_FILTER3_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_RSPUSERINFO  (0x1007500U)

/* CLK2_STATCOLL6_OP3_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_THRESHOLD_MINVAL   (0x10075F8U)

/* CLK2_STATCOLL6_OP3_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_THRESHOLD_MAXVAL   (0x10075FCU)

/* CLK2_STATCOLL6_OP3_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_EVTINFOSEL         (0x1007600U)

/* CLK2_STATCOLL6_OP3_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_SEL                (0x1007604U)

/* CLK2_STATCOLL7_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_COREREG     (0x1008000U)

/* CLK2_STATCOLL7_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_VERSIONREG  (0x1008004U)

/* CLK2_STATCOLL7_EN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EN                     (0x1008008U)

/* CLK2_STATCOLL7_SOFTEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_SOFTEN                 (0x100800CU)

/* CLK2_STATCOLL7_IGNORESUSPEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_IGNORESUSPEND          (0x1008010U)

/* CLK2_STATCOLL7_TRIGEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_TRIGEN                 (0x1008014U)

/* CLK2_STATCOLL7_REQEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_REQEVT                 (0x1008018U)

/* CLK2_STATCOLL7_RSPEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_RSPEVT                 (0x100801CU)

/* CLK2_STATCOLL7_EVTMUX_SEL0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL0            (0x1008020U)

/* CLK2_STATCOLL7_EVTMUX_SEL1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL1            (0x1008024U)

/* CLK2_STATCOLL7_EVTMUX_SEL2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL2            (0x1008028U)

/* CLK2_STATCOLL7_EVTMUX_SEL3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL3            (0x100802CU)

/* CLK2_STATCOLL7_DUMP_IDENTIFIER */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_IDENTIFIER        (0x1008040U)

/* CLK2_STATCOLL7_DUMP_COLLECTTIME */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_COLLECTTIME       (0x1008044U)

/* CLK2_STATCOLL7_DUMP_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SLVADDR           (0x1008048U)

/* CLK2_STATCOLL7_DUMP_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MSTADDR           (0x100804CU)

/* CLK2_STATCOLL7_DUMP_SLVOFS */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SLVOFS            (0x1008050U)

/* CLK2_STATCOLL7_DUMP_MODE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MODE              (0x1008054U)

/* CLK2_STATCOLL7_DUMP_SEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SEND              (0x1008058U)

/* CLK2_STATCOLL7_DUMP_DISABLE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_DISABLE           (0x100805CU)

/* CLK2_STATCOLL7_DUMP_ALARM_TRIG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_TRIG        (0x1008060U)

/* CLK2_STATCOLL7_DUMP_ALARM_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MINVAL      (0x1008064U)

/* CLK2_STATCOLL7_DUMP_ALARM_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MAXVAL      (0x1008068U)

/* CLK2_STATCOLL7_DUMP_ALARM_MODE0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE0       (0x100806CU)

/* CLK2_STATCOLL7_DUMP_ALARM_MODE1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE1       (0x1008070U)

/* CLK2_STATCOLL7_DUMP_ALARM_MODE2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE2       (0x1008074U)

/* CLK2_STATCOLL7_DUMP_ALARM_MODE3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE3       (0x1008078U)

/* CLK2_STATCOLL7_DUMP_CNT0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT0              (0x100808CU)

/* CLK2_STATCOLL7_DUMP_CNT1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT1              (0x1008090U)

/* CLK2_STATCOLL7_DUMP_CNT2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT2              (0x1008094U)

/* CLK2_STATCOLL7_DUMP_CNT3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT3              (0x1008098U)

/* CLK2_STATCOLL7_FILTER0_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_GLOBALEN       (0x10080ACU)

/* CLK2_STATCOLL7_FILTER0_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_EN0            (0x10080BCU)

/* CLK2_STATCOLL7_FILTER0_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_RD       (0x10080C0U)

/* CLK2_STATCOLL7_FILTER0_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_WR       (0x10080C4U)

/* CLK2_STATCOLL7_FILTER0_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_MSTADDR  (0x10080C8U)

/* CLK2_STATCOLL7_FILTER0_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_SLVADDR  (0x10080CCU)

/* CLK2_STATCOLL7_FILTER0_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_ERR      (0x10080D0U)

/* CLK2_STATCOLL7_FILTER0_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_REQUSERINFO  (0x10080D4U)

/* CLK2_STATCOLL7_FILTER0_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_RSPUSERINFO  (0x10080D8U)

/* CLK2_STATCOLL7_FILTER0_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_RD      (0x10080E0U)

/* CLK2_STATCOLL7_FILTER0_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_WR      (0x10080E4U)

/* CLK2_STATCOLL7_FILTER0_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_MSTADDR  (0x10080E8U)

/* CLK2_STATCOLL7_FILTER0_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_SLVADDR  (0x10080ECU)

/* CLK2_STATCOLL7_FILTER0_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_ERR     (0x10080F0U)

/* CLK2_STATCOLL7_FILTER0_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_REQUSERINFO  (0x10080F4U)

/* CLK2_STATCOLL7_FILTER0_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_RSPUSERINFO  (0x10080F8U)

/* CLK2_STATCOLL7_OP0_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_THRESHOLD_MINVAL   (0x10081F0U)

/* CLK2_STATCOLL7_OP0_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_THRESHOLD_MAXVAL   (0x10081F4U)

/* CLK2_STATCOLL7_OP0_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_EVTINFOSEL         (0x10081F8U)

/* CLK2_STATCOLL7_OP0_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_SEL                (0x10081FCU)

/* CLK2_STATCOLL7_FILTER1_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_GLOBALEN       (0x1008204U)

/* CLK2_STATCOLL7_FILTER1_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_EN0            (0x1008214U)

/* CLK2_STATCOLL7_FILTER1_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_RD       (0x1008218U)

/* CLK2_STATCOLL7_FILTER1_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_WR       (0x100821CU)

/* CLK2_STATCOLL7_FILTER1_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_MSTADDR  (0x1008220U)

/* CLK2_STATCOLL7_FILTER1_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_SLVADDR  (0x1008224U)

/* CLK2_STATCOLL7_FILTER1_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_ERR      (0x1008228U)

/* CLK2_STATCOLL7_FILTER1_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_REQUSERINFO  (0x100822CU)

/* CLK2_STATCOLL7_FILTER1_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_RSPUSERINFO  (0x1008230U)

/* CLK2_STATCOLL7_FILTER1_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_RD      (0x1008238U)

/* CLK2_STATCOLL7_FILTER1_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_WR      (0x100823CU)

/* CLK2_STATCOLL7_FILTER1_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_MSTADDR  (0x1008240U)

/* CLK2_STATCOLL7_FILTER1_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_SLVADDR  (0x1008244U)

/* CLK2_STATCOLL7_FILTER1_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_ERR     (0x1008248U)

/* CLK2_STATCOLL7_FILTER1_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_REQUSERINFO  (0x100824CU)

/* CLK2_STATCOLL7_FILTER1_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_RSPUSERINFO  (0x1008250U)

/* CLK2_STATCOLL7_OP1_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_THRESHOLD_MINVAL   (0x1008348U)

/* CLK2_STATCOLL7_OP1_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_THRESHOLD_MAXVAL   (0x100834CU)

/* CLK2_STATCOLL7_OP1_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_EVTINFOSEL         (0x1008350U)

/* CLK2_STATCOLL7_OP1_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_SEL                (0x1008354U)

/* CLK2_STATCOLL7_FILTER2_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_GLOBALEN       (0x100835CU)

/* CLK2_STATCOLL7_FILTER2_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_EN0            (0x100836CU)

/* CLK2_STATCOLL7_FILTER2_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_RD       (0x1008370U)

/* CLK2_STATCOLL7_FILTER2_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_WR       (0x1008374U)

/* CLK2_STATCOLL7_FILTER2_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_MSTADDR  (0x1008378U)

/* CLK2_STATCOLL7_FILTER2_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_SLVADDR  (0x100837CU)

/* CLK2_STATCOLL7_FILTER2_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_ERR      (0x1008380U)

/* CLK2_STATCOLL7_FILTER2_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_REQUSERINFO  (0x1008384U)

/* CLK2_STATCOLL7_FILTER2_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_RSPUSERINFO  (0x1008388U)

/* CLK2_STATCOLL7_FILTER2_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_RD      (0x1008390U)

/* CLK2_STATCOLL7_FILTER2_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_WR      (0x1008394U)

/* CLK2_STATCOLL7_FILTER2_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_MSTADDR  (0x1008398U)

/* CLK2_STATCOLL7_FILTER2_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_SLVADDR  (0x100839CU)

/* CLK2_STATCOLL7_FILTER2_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_ERR     (0x10083A0U)

/* CLK2_STATCOLL7_FILTER2_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_REQUSERINFO  (0x10083A4U)

/* CLK2_STATCOLL7_FILTER2_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_RSPUSERINFO  (0x10083A8U)

/* CLK2_STATCOLL7_OP2_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_THRESHOLD_MINVAL   (0x10084A0U)

/* CLK2_STATCOLL7_OP2_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_THRESHOLD_MAXVAL   (0x10084A4U)

/* CLK2_STATCOLL7_OP2_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_EVTINFOSEL         (0x10084A8U)

/* CLK2_STATCOLL7_OP2_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_SEL                (0x10084ACU)

/* CLK2_STATCOLL7_FILTER3_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_GLOBALEN       (0x10084B4U)

/* CLK2_STATCOLL7_FILTER3_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_EN0            (0x10084C4U)

/* CLK2_STATCOLL7_FILTER3_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_RD       (0x10084C8U)

/* CLK2_STATCOLL7_FILTER3_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_WR       (0x10084CCU)

/* CLK2_STATCOLL7_FILTER3_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_MSTADDR  (0x10084D0U)

/* CLK2_STATCOLL7_FILTER3_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_SLVADDR  (0x10084D4U)

/* CLK2_STATCOLL7_FILTER3_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_ERR      (0x10084D8U)

/* CLK2_STATCOLL7_FILTER3_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_REQUSERINFO  (0x10084DCU)

/* CLK2_STATCOLL7_FILTER3_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_RSPUSERINFO  (0x10084E0U)

/* CLK2_STATCOLL7_FILTER3_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_RD      (0x10084E8U)

/* CLK2_STATCOLL7_FILTER3_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_WR      (0x10084ECU)

/* CLK2_STATCOLL7_FILTER3_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_MSTADDR  (0x10084F0U)

/* CLK2_STATCOLL7_FILTER3_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_SLVADDR  (0x10084F4U)

/* CLK2_STATCOLL7_FILTER3_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_ERR     (0x10084F8U)

/* CLK2_STATCOLL7_FILTER3_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_REQUSERINFO  (0x10084FCU)

/* CLK2_STATCOLL7_FILTER3_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_RSPUSERINFO  (0x1008500U)

/* CLK2_STATCOLL7_OP3_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_THRESHOLD_MINVAL   (0x10085F8U)

/* CLK2_STATCOLL7_OP3_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_THRESHOLD_MAXVAL   (0x10085FCU)

/* CLK2_STATCOLL7_OP3_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_EVTINFOSEL         (0x1008600U)

/* CLK2_STATCOLL7_OP3_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_SEL                (0x1008604U)

/* CLK2_STATCOLL8_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_COREREG     (0x1009000U)

/* CLK2_STATCOLL8_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_VERSIONREG  (0x1009004U)

/* CLK2_STATCOLL8_EN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EN                     (0x1009008U)

/* CLK2_STATCOLL8_SOFTEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_SOFTEN                 (0x100900CU)

/* CLK2_STATCOLL8_IGNORESUSPEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_IGNORESUSPEND          (0x1009010U)

/* CLK2_STATCOLL8_TRIGEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_TRIGEN                 (0x1009014U)

/* CLK2_STATCOLL8_REQEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_REQEVT                 (0x1009018U)

/* CLK2_STATCOLL8_RSPEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_RSPEVT                 (0x100901CU)

/* CLK2_STATCOLL8_EVTMUX_SEL0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL0            (0x1009020U)

/* CLK2_STATCOLL8_EVTMUX_SEL1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL1            (0x1009024U)

/* CLK2_STATCOLL8_EVTMUX_SEL2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL2            (0x1009028U)

/* CLK2_STATCOLL8_EVTMUX_SEL3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL3            (0x100902CU)

/* CLK2_STATCOLL8_DUMP_IDENTIFIER */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_IDENTIFIER        (0x1009040U)

/* CLK2_STATCOLL8_DUMP_COLLECTTIME */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_COLLECTTIME       (0x1009044U)

/* CLK2_STATCOLL8_DUMP_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SLVADDR           (0x1009048U)

/* CLK2_STATCOLL8_DUMP_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MSTADDR           (0x100904CU)

/* CLK2_STATCOLL8_DUMP_SLVOFS */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SLVOFS            (0x1009050U)

/* CLK2_STATCOLL8_DUMP_MODE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MODE              (0x1009054U)

/* CLK2_STATCOLL8_DUMP_SEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SEND              (0x1009058U)

/* CLK2_STATCOLL8_DUMP_DISABLE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_DISABLE           (0x100905CU)

/* CLK2_STATCOLL8_DUMP_ALARM_TRIG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_TRIG        (0x1009060U)

/* CLK2_STATCOLL8_DUMP_ALARM_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MINVAL      (0x1009064U)

/* CLK2_STATCOLL8_DUMP_ALARM_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MAXVAL      (0x1009068U)

/* CLK2_STATCOLL8_DUMP_ALARM_MODE0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE0       (0x100906CU)

/* CLK2_STATCOLL8_DUMP_ALARM_MODE1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE1       (0x1009070U)

/* CLK2_STATCOLL8_DUMP_ALARM_MODE2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE2       (0x1009074U)

/* CLK2_STATCOLL8_DUMP_ALARM_MODE3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE3       (0x1009078U)

/* CLK2_STATCOLL8_DUMP_CNT0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT0              (0x100908CU)

/* CLK2_STATCOLL8_DUMP_CNT1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT1              (0x1009090U)

/* CLK2_STATCOLL8_DUMP_CNT2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT2              (0x1009094U)

/* CLK2_STATCOLL8_DUMP_CNT3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT3              (0x1009098U)

/* CLK2_STATCOLL8_FILTER0_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_GLOBALEN       (0x10090ACU)

/* CLK2_STATCOLL8_FILTER0_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_EN0            (0x10090BCU)

/* CLK2_STATCOLL8_FILTER0_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_RD       (0x10090C0U)

/* CLK2_STATCOLL8_FILTER0_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_WR       (0x10090C4U)

/* CLK2_STATCOLL8_FILTER0_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_MSTADDR  (0x10090C8U)

/* CLK2_STATCOLL8_FILTER0_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_SLVADDR  (0x10090CCU)

/* CLK2_STATCOLL8_FILTER0_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_ERR      (0x10090D0U)

/* CLK2_STATCOLL8_FILTER0_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_REQUSERINFO  (0x10090D4U)

/* CLK2_STATCOLL8_FILTER0_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_RSPUSERINFO  (0x10090D8U)

/* CLK2_STATCOLL8_FILTER0_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_RD      (0x10090E0U)

/* CLK2_STATCOLL8_FILTER0_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_WR      (0x10090E4U)

/* CLK2_STATCOLL8_FILTER0_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_MSTADDR  (0x10090E8U)

/* CLK2_STATCOLL8_FILTER0_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_SLVADDR  (0x10090ECU)

/* CLK2_STATCOLL8_FILTER0_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_ERR     (0x10090F0U)

/* CLK2_STATCOLL8_FILTER0_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_REQUSERINFO  (0x10090F4U)

/* CLK2_STATCOLL8_FILTER0_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_RSPUSERINFO  (0x10090F8U)

/* CLK2_STATCOLL8_OP0_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_THRESHOLD_MINVAL   (0x10091F0U)

/* CLK2_STATCOLL8_OP0_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_THRESHOLD_MAXVAL   (0x10091F4U)

/* CLK2_STATCOLL8_OP0_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_EVTINFOSEL         (0x10091F8U)

/* CLK2_STATCOLL8_OP0_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_SEL                (0x10091FCU)

/* CLK2_STATCOLL8_FILTER1_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_GLOBALEN       (0x1009204U)

/* CLK2_STATCOLL8_FILTER1_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_EN0            (0x1009214U)

/* CLK2_STATCOLL8_FILTER1_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_RD       (0x1009218U)

/* CLK2_STATCOLL8_FILTER1_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_WR       (0x100921CU)

/* CLK2_STATCOLL8_FILTER1_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_MSTADDR  (0x1009220U)

/* CLK2_STATCOLL8_FILTER1_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_SLVADDR  (0x1009224U)

/* CLK2_STATCOLL8_FILTER1_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_ERR      (0x1009228U)

/* CLK2_STATCOLL8_FILTER1_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_REQUSERINFO  (0x100922CU)

/* CLK2_STATCOLL8_FILTER1_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_RSPUSERINFO  (0x1009230U)

/* CLK2_STATCOLL8_FILTER1_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_RD      (0x1009238U)

/* CLK2_STATCOLL8_FILTER1_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_WR      (0x100923CU)

/* CLK2_STATCOLL8_FILTER1_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_MSTADDR  (0x1009240U)

/* CLK2_STATCOLL8_FILTER1_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_SLVADDR  (0x1009244U)

/* CLK2_STATCOLL8_FILTER1_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_ERR     (0x1009248U)

/* CLK2_STATCOLL8_FILTER1_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_REQUSERINFO  (0x100924CU)

/* CLK2_STATCOLL8_FILTER1_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_RSPUSERINFO  (0x1009250U)

/* CLK2_STATCOLL8_OP1_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_THRESHOLD_MINVAL   (0x1009348U)

/* CLK2_STATCOLL8_OP1_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_THRESHOLD_MAXVAL   (0x100934CU)

/* CLK2_STATCOLL8_OP1_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_EVTINFOSEL         (0x1009350U)

/* CLK2_STATCOLL8_OP1_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_SEL                (0x1009354U)

/* CLK2_STATCOLL8_FILTER2_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_GLOBALEN       (0x100935CU)

/* CLK2_STATCOLL8_FILTER2_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_EN0            (0x100936CU)

/* CLK2_STATCOLL8_FILTER2_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_RD       (0x1009370U)

/* CLK2_STATCOLL8_FILTER2_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_WR       (0x1009374U)

/* CLK2_STATCOLL8_FILTER2_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_MSTADDR  (0x1009378U)

/* CLK2_STATCOLL8_FILTER2_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_SLVADDR  (0x100937CU)

/* CLK2_STATCOLL8_FILTER2_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_ERR      (0x1009380U)

/* CLK2_STATCOLL8_FILTER2_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_REQUSERINFO  (0x1009384U)

/* CLK2_STATCOLL8_FILTER2_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_RSPUSERINFO  (0x1009388U)

/* CLK2_STATCOLL8_FILTER2_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_RD      (0x1009390U)

/* CLK2_STATCOLL8_FILTER2_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_WR      (0x1009394U)

/* CLK2_STATCOLL8_FILTER2_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_MSTADDR  (0x1009398U)

/* CLK2_STATCOLL8_FILTER2_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_SLVADDR  (0x100939CU)

/* CLK2_STATCOLL8_FILTER2_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_ERR     (0x10093A0U)

/* CLK2_STATCOLL8_FILTER2_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_REQUSERINFO  (0x10093A4U)

/* CLK2_STATCOLL8_FILTER2_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_RSPUSERINFO  (0x10093A8U)

/* CLK2_STATCOLL8_OP2_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_THRESHOLD_MINVAL   (0x10094A0U)

/* CLK2_STATCOLL8_OP2_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_THRESHOLD_MAXVAL   (0x10094A4U)

/* CLK2_STATCOLL8_OP2_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_EVTINFOSEL         (0x10094A8U)

/* CLK2_STATCOLL8_OP2_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_SEL                (0x10094ACU)

/* CLK2_STATCOLL8_FILTER3_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_GLOBALEN       (0x10094B4U)

/* CLK2_STATCOLL8_FILTER3_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_EN0            (0x10094C4U)

/* CLK2_STATCOLL8_FILTER3_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_RD       (0x10094C8U)

/* CLK2_STATCOLL8_FILTER3_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_WR       (0x10094CCU)

/* CLK2_STATCOLL8_FILTER3_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_MSTADDR  (0x10094D0U)

/* CLK2_STATCOLL8_FILTER3_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_SLVADDR  (0x10094D4U)

/* CLK2_STATCOLL8_FILTER3_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_ERR      (0x10094D8U)

/* CLK2_STATCOLL8_FILTER3_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_REQUSERINFO  (0x10094DCU)

/* CLK2_STATCOLL8_FILTER3_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_RSPUSERINFO  (0x10094E0U)

/* CLK2_STATCOLL8_FILTER3_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_RD      (0x10094E8U)

/* CLK2_STATCOLL8_FILTER3_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_WR      (0x10094ECU)

/* CLK2_STATCOLL8_FILTER3_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_MSTADDR  (0x10094F0U)

/* CLK2_STATCOLL8_FILTER3_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_SLVADDR  (0x10094F4U)

/* CLK2_STATCOLL8_FILTER3_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_ERR     (0x10094F8U)

/* CLK2_STATCOLL8_FILTER3_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_REQUSERINFO  (0x10094FCU)

/* CLK2_STATCOLL8_FILTER3_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_RSPUSERINFO  (0x1009500U)

/* CLK2_STATCOLL8_OP3_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_THRESHOLD_MINVAL   (0x10095F8U)

/* CLK2_STATCOLL8_OP3_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_THRESHOLD_MAXVAL   (0x10095FCU)

/* CLK2_STATCOLL8_OP3_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_EVTINFOSEL         (0x1009600U)

/* CLK2_STATCOLL8_OP3_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_SEL                (0x1009604U)

/* CLK2_STATCOLL9_STDHOSTHDR_COREREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_COREREG     (0x100A000U)

/* CLK2_STATCOLL9_STDHOSTHDR_VERSIONREG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_VERSIONREG  (0x100A004U)

/* CLK2_STATCOLL9_EN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EN                     (0x100A008U)

/* CLK2_STATCOLL9_SOFTEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_SOFTEN                 (0x100A00CU)

/* CLK2_STATCOLL9_IGNORESUSPEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_IGNORESUSPEND          (0x100A010U)

/* CLK2_STATCOLL9_TRIGEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_TRIGEN                 (0x100A014U)

/* CLK2_STATCOLL9_REQEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_REQEVT                 (0x100A018U)

/* CLK2_STATCOLL9_RSPEVT */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_RSPEVT                 (0x100A01CU)

/* CLK2_STATCOLL9_EVTMUX_SEL0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL0            (0x100A020U)

/* CLK2_STATCOLL9_EVTMUX_SEL1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL1            (0x100A024U)

/* CLK2_STATCOLL9_EVTMUX_SEL2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL2            (0x100A028U)

/* CLK2_STATCOLL9_EVTMUX_SEL3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL3            (0x100A02CU)

/* CLK2_STATCOLL9_DUMP_IDENTIFIER */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_IDENTIFIER        (0x100A040U)

/* CLK2_STATCOLL9_DUMP_COLLECTTIME */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_COLLECTTIME       (0x100A044U)

/* CLK2_STATCOLL9_DUMP_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SLVADDR           (0x100A048U)

/* CLK2_STATCOLL9_DUMP_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MSTADDR           (0x100A04CU)

/* CLK2_STATCOLL9_DUMP_SLVOFS */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SLVOFS            (0x100A050U)

/* CLK2_STATCOLL9_DUMP_MODE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MODE              (0x100A054U)

/* CLK2_STATCOLL9_DUMP_SEND */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SEND              (0x100A058U)

/* CLK2_STATCOLL9_DUMP_DISABLE */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_DISABLE           (0x100A05CU)

/* CLK2_STATCOLL9_DUMP_ALARM_TRIG */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_TRIG        (0x100A060U)

/* CLK2_STATCOLL9_DUMP_ALARM_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MINVAL      (0x100A064U)

/* CLK2_STATCOLL9_DUMP_ALARM_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MAXVAL      (0x100A068U)

/* CLK2_STATCOLL9_DUMP_ALARM_MODE0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE0       (0x100A06CU)

/* CLK2_STATCOLL9_DUMP_ALARM_MODE1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE1       (0x100A070U)

/* CLK2_STATCOLL9_DUMP_ALARM_MODE2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE2       (0x100A074U)

/* CLK2_STATCOLL9_DUMP_ALARM_MODE3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE3       (0x100A078U)

/* CLK2_STATCOLL9_DUMP_CNT0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT0              (0x100A08CU)

/* CLK2_STATCOLL9_DUMP_CNT1 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT1              (0x100A090U)

/* CLK2_STATCOLL9_DUMP_CNT2 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT2              (0x100A094U)

/* CLK2_STATCOLL9_DUMP_CNT3 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT3              (0x100A098U)

/* CLK2_STATCOLL9_FILTER0_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_GLOBALEN       (0x100A0ACU)

/* CLK2_STATCOLL9_FILTER0_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_EN0            (0x100A0BCU)

/* CLK2_STATCOLL9_FILTER0_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_RD       (0x100A0C0U)

/* CLK2_STATCOLL9_FILTER0_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_WR       (0x100A0C4U)

/* CLK2_STATCOLL9_FILTER0_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_MSTADDR  (0x100A0C8U)

/* CLK2_STATCOLL9_FILTER0_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_SLVADDR  (0x100A0CCU)

/* CLK2_STATCOLL9_FILTER0_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_ERR      (0x100A0D0U)

/* CLK2_STATCOLL9_FILTER0_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_REQUSERINFO  (0x100A0D4U)

/* CLK2_STATCOLL9_FILTER0_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_RSPUSERINFO  (0x100A0D8U)

/* CLK2_STATCOLL9_FILTER0_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_RD      (0x100A0E0U)

/* CLK2_STATCOLL9_FILTER0_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_WR      (0x100A0E4U)

/* CLK2_STATCOLL9_FILTER0_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_MSTADDR  (0x100A0E8U)

/* CLK2_STATCOLL9_FILTER0_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_SLVADDR  (0x100A0ECU)

/* CLK2_STATCOLL9_FILTER0_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_ERR     (0x100A0F0U)

/* CLK2_STATCOLL9_FILTER0_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_REQUSERINFO  (0x100A0F4U)

/* CLK2_STATCOLL9_FILTER0_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_RSPUSERINFO  (0x100A0F8U)

/* CLK2_STATCOLL9_OP0_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_THRESHOLD_MINVAL   (0x100A1F0U)

/* CLK2_STATCOLL9_OP0_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_THRESHOLD_MAXVAL   (0x100A1F4U)

/* CLK2_STATCOLL9_OP0_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_EVTINFOSEL         (0x100A1F8U)

/* CLK2_STATCOLL9_OP0_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_SEL                (0x100A1FCU)

/* CLK2_STATCOLL9_FILTER1_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_GLOBALEN       (0x100A204U)

/* CLK2_STATCOLL9_FILTER1_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_EN0            (0x100A214U)

/* CLK2_STATCOLL9_FILTER1_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_RD       (0x100A218U)

/* CLK2_STATCOLL9_FILTER1_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_WR       (0x100A21CU)

/* CLK2_STATCOLL9_FILTER1_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_MSTADDR  (0x100A220U)

/* CLK2_STATCOLL9_FILTER1_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_SLVADDR  (0x100A224U)

/* CLK2_STATCOLL9_FILTER1_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_ERR      (0x100A228U)

/* CLK2_STATCOLL9_FILTER1_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_REQUSERINFO  (0x100A22CU)

/* CLK2_STATCOLL9_FILTER1_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_RSPUSERINFO  (0x100A230U)

/* CLK2_STATCOLL9_FILTER1_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_RD      (0x100A238U)

/* CLK2_STATCOLL9_FILTER1_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_WR      (0x100A23CU)

/* CLK2_STATCOLL9_FILTER1_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_MSTADDR  (0x100A240U)

/* CLK2_STATCOLL9_FILTER1_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_SLVADDR  (0x100A244U)

/* CLK2_STATCOLL9_FILTER1_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_ERR     (0x100A248U)

/* CLK2_STATCOLL9_FILTER1_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_REQUSERINFO  (0x100A24CU)

/* CLK2_STATCOLL9_FILTER1_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_RSPUSERINFO  (0x100A250U)

/* CLK2_STATCOLL9_OP1_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_THRESHOLD_MINVAL   (0x100A348U)

/* CLK2_STATCOLL9_OP1_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_THRESHOLD_MAXVAL   (0x100A34CU)

/* CLK2_STATCOLL9_OP1_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_EVTINFOSEL         (0x100A350U)

/* CLK2_STATCOLL9_OP1_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_SEL                (0x100A354U)

/* CLK2_STATCOLL9_FILTER2_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_GLOBALEN       (0x100A35CU)

/* CLK2_STATCOLL9_FILTER2_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_EN0            (0x100A36CU)

/* CLK2_STATCOLL9_FILTER2_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_RD       (0x100A370U)

/* CLK2_STATCOLL9_FILTER2_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_WR       (0x100A374U)

/* CLK2_STATCOLL9_FILTER2_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_MSTADDR  (0x100A378U)

/* CLK2_STATCOLL9_FILTER2_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_SLVADDR  (0x100A37CU)

/* CLK2_STATCOLL9_FILTER2_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_ERR      (0x100A380U)

/* CLK2_STATCOLL9_FILTER2_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_REQUSERINFO  (0x100A384U)

/* CLK2_STATCOLL9_FILTER2_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_RSPUSERINFO  (0x100A388U)

/* CLK2_STATCOLL9_FILTER2_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_RD      (0x100A390U)

/* CLK2_STATCOLL9_FILTER2_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_WR      (0x100A394U)

/* CLK2_STATCOLL9_FILTER2_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_MSTADDR  (0x100A398U)

/* CLK2_STATCOLL9_FILTER2_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_SLVADDR  (0x100A39CU)

/* CLK2_STATCOLL9_FILTER2_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_ERR     (0x100A3A0U)

/* CLK2_STATCOLL9_FILTER2_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_REQUSERINFO  (0x100A3A4U)

/* CLK2_STATCOLL9_FILTER2_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_RSPUSERINFO  (0x100A3A8U)

/* CLK2_STATCOLL9_OP2_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_THRESHOLD_MINVAL   (0x100A4A0U)

/* CLK2_STATCOLL9_OP2_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_THRESHOLD_MAXVAL   (0x100A4A4U)

/* CLK2_STATCOLL9_OP2_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_EVTINFOSEL         (0x100A4A8U)

/* CLK2_STATCOLL9_OP2_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_SEL                (0x100A4ACU)

/* CLK2_STATCOLL9_FILTER3_GLOBALEN */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_GLOBALEN       (0x100A4B4U)

/* CLK2_STATCOLL9_FILTER3_EN0 */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_EN0            (0x100A4C4U)

/* CLK2_STATCOLL9_FILTER3_MASK0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_RD       (0x100A4C8U)

/* CLK2_STATCOLL9_FILTER3_MASK0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_WR       (0x100A4CCU)

/* CLK2_STATCOLL9_FILTER3_MASK0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_MSTADDR  (0x100A4D0U)

/* CLK2_STATCOLL9_FILTER3_MASK0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_SLVADDR  (0x100A4D4U)

/* CLK2_STATCOLL9_FILTER3_MASK0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_ERR      (0x100A4D8U)

/* CLK2_STATCOLL9_FILTER3_MASK0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_REQUSERINFO  (0x100A4DCU)

/* CLK2_STATCOLL9_FILTER3_MASK0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_RSPUSERINFO  (0x100A4E0U)

/* CLK2_STATCOLL9_FILTER3_MATCH0_RD */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_RD      (0x100A4E8U)

/* CLK2_STATCOLL9_FILTER3_MATCH0_WR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_WR      (0x100A4ECU)

/* CLK2_STATCOLL9_FILTER3_MATCH0_MSTADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_MSTADDR  (0x100A4F0U)

/* CLK2_STATCOLL9_FILTER3_MATCH0_SLVADDR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_SLVADDR  (0x100A4F4U)

/* CLK2_STATCOLL9_FILTER3_MATCH0_ERR */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_ERR     (0x100A4F8U)

/* CLK2_STATCOLL9_FILTER3_MATCH0_REQUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_REQUSERINFO  (0x100A4FCU)

/* CLK2_STATCOLL9_FILTER3_MATCH0_RSPUSERINFO */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_RSPUSERINFO  (0x100A500U)

/* CLK2_STATCOLL9_OP3_THRESHOLD_MINVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_THRESHOLD_MINVAL   (0x100A5F8U)

/* CLK2_STATCOLL9_OP3_THRESHOLD_MAXVAL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_THRESHOLD_MAXVAL   (0x100A5FCU)

/* CLK2_STATCOLL9_OP3_EVTINFOSEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_EVTINFOSEL         (0x100A600U)

/* CLK2_STATCOLL9_OP3_SEL */
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_SEL                (0x100A604U)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000001aU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_COREREG_RESETVAL  (0x001a0001U)

/* CLK1_HOST_CLK1_1_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_1_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_1_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_HOST_CLK1_1_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_HOST_CLK1_1_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_1_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_1_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_1_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_1_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_WR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_WR_STDERRLOG_CUSTOMINFO_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_WR_STDERRLOG_CUSTOMINFO_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_WR_STDERRLOG_CUSTOMINFO_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_WR_STDERRLOG_CUSTOMINFO_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_WR_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_ADDR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_ADDR_STDERRLOG_CUSTOMINFO_ADDR_MASK  (0x001FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_ADDR_STDERRLOG_CUSTOMINFO_ADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_ADDR_STDERRLOG_CUSTOMINFO_ADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_ADDR_STDERRLOG_CUSTOMINFO_ADDR_MAX  (0x001fffffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_ADDR_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_DECERR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_DECERR_STDERRLOG_CUSTOMINFO_DECERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_DECERR_STDERRLOG_CUSTOMINFO_DECERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_DECERR_STDERRLOG_CUSTOMINFO_DECERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_DECERR_STDERRLOG_CUSTOMINFO_DECERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_1_STDERRLOG_CUSTOMINFO_DECERR_RESETVAL  (0x00000000U)

/* CLK1_GPMC_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_GPMC_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000000cU)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000000cU)

/* CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_GPMC_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_GPMC_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_GPMC_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_GPMC_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_GPMC_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_GPMC_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_GPMC_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_GPMC_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPMC_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_DMM_P1_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_DMM_P1_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000002U)

/* CLK1_DMM_P1_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_DMM_P1_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_DMM_P1_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_DMM_P1_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_DMM_P1_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_DMM_P1_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_DMM_P1_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_DMM_P1_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P1_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_DSP1_SDMA_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000004U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_DSP1_SDMA_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_SDMA_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_L4_CFG_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000014U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000014U)

/* CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_CFG_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_L4_CFG_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_L4_CFG_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_CFG_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_CFG_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_L4_CFG_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_CFG_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_DSP2_SDMA_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000005U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000005U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_DSP2_SDMA_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_SDMA_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_VCP1_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_VCP1_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_VCP1_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000036U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000036U)

/* CLK1_VCP1_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_VCP1_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_VCP1_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_VCP1_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_VCP1_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_VCP1_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_VCP1_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_VCP1_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_VCP1_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_VCP1_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP1_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_VCP2_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_VCP2_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_VCP2_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000037U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000037U)

/* CLK1_VCP2_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_VCP2_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_VCP2_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_VCP2_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_VCP2_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_VCP2_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_VCP2_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_VCP2_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_VCP2_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_VCP2_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_VCP2_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_GRPX2D_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_GRPX2D_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000000bU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000000bU)

/* CLK1_GRPX2D_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_GRPX2D_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_GRPX2D_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_EVE1_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_EVE1_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000007U)

/* CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_EVE1_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_EVE2_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_EVE2_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_EVE2_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000008U)

/* CLK1_EVE2_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_EVE2_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_EVE2_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_EVE3_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_EVE3_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_EVE3_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000009U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000009U)

/* CLK1_EVE3_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_EVE3_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_EVE3_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_EVE4_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_EVE4_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_EVE4_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000000aU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000000aU)

/* CLK1_EVE4_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_EVE4_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_EVE4_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_L4_PER_P8_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_L4_PER_P8_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000001dU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000001dU)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P8_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P8_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_OCMC_RAM1_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000024U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000024U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM1_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM1_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_IPU1_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_IPU1_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000010U)

/* CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_IPU1_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_IPU1_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_IPU1_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_IPU1_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_IPU1_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_IPU1_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_IPU1_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_IPU1_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU1_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_IPU2_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_IPU2_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_IPU2_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000011U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000011U)

/* CLK1_IPU2_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_IPU2_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_IPU2_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_IPU2_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_IPU2_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_IPU2_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_IPU2_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_IPU2_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_IPU2_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_IPU2_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_IPU2_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_GPU_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_GPU_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_GPU_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000000dU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000000dU)

/* CLK1_GPU_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_GPU_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_GPU_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_GPU_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_GPU_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_GPU_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_GPU_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_GPU_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_GPU_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_GPU_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_DMM_P2_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_DMM_P2_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000003U)

/* CLK1_DMM_P2_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_DMM_P2_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_DMM_P2_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_DMM_P2_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_DMM_P2_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_DMM_P2_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_DMM_P2_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_DMM_P2_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_DMM_P2_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_PRUSS1_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_PRUSS1_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000002aU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000002aU)

/* CLK1_PRUSS1_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_PRUSS1_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_PRUSS1_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_PRUSS1_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_PRUSS1_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_PRUSS1_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_PRUSS1_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_PRUSS1_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS1_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_PRUSS2_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_PRUSS2_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000002bU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000002bU)

/* CLK1_PRUSS2_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_PRUSS2_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_PRUSS2_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_PRUSS2_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_PRUSS2_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_PRUSS2_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_PRUSS2_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_PRUSS2_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_PRUSS2_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000012U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000012U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_IVA1_CONFIG_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_CONFIG_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_OCMC_RAM2_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000025U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000025U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM2_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM2_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000013U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_IVA1_SL2IF_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_SL2IF_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_OCMC_RAM3_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000026U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000026U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_OCMC_RAM3_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_RAM3_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_L4_PER_P0_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000015U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000015U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P0_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P0_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_L4_WKUP_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000001eU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000001eU)

/* CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_L4_WKUP_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_WKUP_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_OCMC_ROM_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000027U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000027U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_OCMC_ROM_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_OCMC_ROM_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_L4_PER_P1_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000016U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000016U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P1_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P1_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_TPCC_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_TPCC_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000030U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000030U)

/* CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_TPCC_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_TPCC_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_TPCC_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_TPCC_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_TPCC_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_TPCC_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_TPCC_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_TPCC_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPCC_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_L4_PER_P2_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_L4_PER_P2_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000017U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000017U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P2_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P2_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_MMU1_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_MMU1_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000022U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000022U)

/* CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_MMU1_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_MMU1_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_MMU1_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_MMU1_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_MMU1_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_MMU1_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_MMU1_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_MMU1_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_L4_PER_P3_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000018U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000018U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P3_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P3_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_L4_PER_P4_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_L4_PER_P4_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000042U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000042U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P4_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P4_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_L4_PER_P5_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_L4_PER_P5_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000001aU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000001aU)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P5_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P5_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_L4_PER_P6_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000001bU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000001bU)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P6_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P6_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_L4_PER_P7_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000001cU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000001cU)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_L4_PER_P7_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_L4_PER_P7_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_MMU2_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_MMU2_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000023U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000023U)

/* CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_MMU2_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_MMU2_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_MMU2_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_MMU2_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_MMU2_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_MMU2_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_MMU2_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_MMU2_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_DSS_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_DSS_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000006U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000006U)

/* CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_DSS_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_DSS_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_DSS_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_DSS_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_DSS_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_DSS_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_DSS_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_DSS_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSS_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_AES1_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_AES1_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000000U)

/* CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_AES1_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_AES1_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_AES1_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_AES1_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_AES1_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_AES1_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_AES1_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_AES1_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_AES1_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_TPTC2_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_TPTC2_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000032U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000032U)

/* CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_TPTC2_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_AES2_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_AES2_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000001U)

/* CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_AES2_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_AES2_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_AES2_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_AES2_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_AES2_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_AES2_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_AES2_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_AES2_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_AES2_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_TPTC1_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_TPTC1_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000031U)

/* CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_TPTC1_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_MCASP1_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_MCASP1_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000001fU)

/* CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_MCASP1_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_MCASP1_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_MCASP1_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_MCASP1_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_MCASP1_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_MCASP1_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_MCASP1_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_MCASP1_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP1_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_MCASP2_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_MCASP2_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_MCASP2_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000020U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000020U)

/* CLK1_MCASP2_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_MCASP2_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_MCASP2_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_MCASP2_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_MCASP2_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_MCASP2_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_MCASP2_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_MCASP2_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_MCASP2_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_MCASP2_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP2_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_MCASP3_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_MCASP3_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_MCASP3_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000021U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000021U)

/* CLK1_MCASP3_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_MCASP3_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_MCASP3_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_MCASP3_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_MCASP3_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_MCASP3_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_MCASP3_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_MCASP3_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_MCASP3_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_MCASP3_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_MCASP3_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_TSC_ADC_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000035U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000035U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_TSC_ADC_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_TSC_ADC_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000002cU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000002cU)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P1_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P1_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000002dU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x0000002dU)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_SHA2MD5_P2_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_SHA2MD5_P2_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_PCIE1_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_PCIE1_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000028U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000028U)

/* CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_PCIE1_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_PCIE1_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_PCIE1_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_PCIE1_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_PCIE1_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_PCIE1_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_PCIE1_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_PCIE1_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE1_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_PCIE2_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_PCIE2_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_PCIE2_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000029U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000029U)

/* CLK1_PCIE2_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_PCIE2_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_PCIE2_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_PCIE2_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_PCIE2_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_PCIE2_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_PCIE2_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_PCIE2_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_PCIE2_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_PCIE2_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIE2_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_QSPI_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK1_QSPI_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000039U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000039U)

/* CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_QSPI_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_QSPI_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_QSPI_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_QSPI_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_QSPI_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_QSPI_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_QSPI_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK1_QSPI_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_QSPI_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000001aU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_COREREG_RESETVAL  (0x001a0001U)

/* CLK1_HOST_CLK1_2_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_2_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_2_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK1_HOST_CLK1_2_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK1_HOST_CLK1_2_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_2_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_2_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_2_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_2_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_WR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_WR_STDERRLOG_CUSTOMINFO_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_WR_STDERRLOG_CUSTOMINFO_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_WR_STDERRLOG_CUSTOMINFO_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_WR_STDERRLOG_CUSTOMINFO_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_WR_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_ADDR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_ADDR_STDERRLOG_CUSTOMINFO_ADDR_MASK  (0x001FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_ADDR_STDERRLOG_CUSTOMINFO_ADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_ADDR_STDERRLOG_CUSTOMINFO_ADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_ADDR_STDERRLOG_CUSTOMINFO_ADDR_MAX  (0x001fffffU)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_ADDR_RESETVAL  (0x00000000U)

/* CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_DECERR */

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_DECERR_STDERRLOG_CUSTOMINFO_DECERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_DECERR_STDERRLOG_CUSTOMINFO_DECERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_DECERR_STDERRLOG_CUSTOMINFO_DECERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_DECERR_STDERRLOG_CUSTOMINFO_DECERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_HOST_CLK1_2_STDERRLOG_CUSTOMINFO_DECERR_RESETVAL  (0x00000000U)

/* CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000037U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_COREREG_RESETVAL  (0x00370001U)

/* CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_FLAGMUX_CLK1MERGE_MASK0 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_MASK0_MASK0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_MASK0_MASK0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_MASK0_MASK0_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_MASK0_MASK0_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_MASK0_RESETVAL  (0x00000003U)

/* CLK1_FLAGMUX_CLK1MERGE_REGERR0 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_REGERR0_REGERR0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_REGERR0_REGERR0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_REGERR0_REGERR0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_REGERR0_REGERR0_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_REGERR0_RESETVAL  (0x00000000U)

/* CLK1_FLAGMUX_CLK1MERGE_MASK1 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_MASK1_MASK1_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_MASK1_MASK1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_MASK1_MASK1_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_MASK1_MASK1_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_MASK1_RESETVAL  (0x00000003U)

/* CLK1_FLAGMUX_CLK1MERGE_REGERR1 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_REGERR1_REGERR1_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_REGERR1_REGERR1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_REGERR1_REGERR1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_REGERR1_REGERR1_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1MERGE_REGERR1_RESETVAL  (0x00000000U)

/* CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000037U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_COREREG_RESETVAL  (0x00370001U)

/* CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_FLAGMUX_CLK1_1_MASK0 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_MASK0_MASK0_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_MASK0_MASK0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_MASK0_MASK0_RESETVAL  (0xffffffffU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_MASK0_MASK0_MAX   (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_MASK0_RESETVAL    (0xffffffffU)

/* CLK1_FLAGMUX_CLK1_1_REGERR0 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_REGERR0_REGERR0_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_REGERR0_REGERR0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_REGERR0_REGERR0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_REGERR0_REGERR0_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_REGERR0_RESETVAL  (0x00000000U)

/* CLK1_FLAGMUX_CLK1_1_MASK1 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_MASK1_MASK1_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_MASK1_MASK1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_MASK1_MASK1_RESETVAL  (0xffffffffU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_MASK1_MASK1_MAX   (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_MASK1_RESETVAL    (0xffffffffU)

/* CLK1_FLAGMUX_CLK1_1_REGERR1 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_REGERR1_REGERR1_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_REGERR1_REGERR1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_REGERR1_REGERR1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_REGERR1_REGERR1_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_1_REGERR1_RESETVAL  (0x00000000U)

/* CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000037U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_COREREG_RESETVAL  (0x00370001U)

/* CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_FLAGMUX_CLK1_2_MASK0 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_MASK0_MASK0_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_MASK0_MASK0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_MASK0_MASK0_RESETVAL  (0x007fffffU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_MASK0_MASK0_MAX   (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_MASK0_RESETVAL    (0x007fffffU)

/* CLK1_FLAGMUX_CLK1_2_REGERR0 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_REGERR0_REGERR0_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_REGERR0_REGERR0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_REGERR0_REGERR0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_REGERR0_REGERR0_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_REGERR0_RESETVAL  (0x00000000U)

/* CLK1_FLAGMUX_CLK1_2_MASK1 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_MASK1_MASK1_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_MASK1_MASK1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_MASK1_MASK1_RESETVAL  (0x007fffffU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_MASK1_MASK1_MAX   (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_MASK1_RESETVAL    (0x007fffffU)

/* CLK1_FLAGMUX_CLK1_2_REGERR1 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_REGERR1_REGERR1_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_REGERR1_REGERR1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_REGERR1_REGERR1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_REGERR1_REGERR1_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_2_REGERR1_RESETVAL  (0x00000000U)

/* CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000002cU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_COREREG_RESETVAL  (0x002c0001U)

/* CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_MMU1_BW_LIMITER_BANDWIDTH_FRACTIONAL */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)

/* CLK1_MMU1_BW_LIMITER_BANDWIDTH_INTEGER */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)

/* CLK1_MMU1_BW_LIMITER_WATERMARK_0 */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_WATERMARK_0_WATERMARK_0_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_WATERMARK_0_WATERMARK_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_WATERMARK_0_WATERMARK_0_RESETVAL  (0x00003fffU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_WATERMARK_0_WATERMARK_0_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_WATERMARK_0_RESETVAL  (0x00003fffU)

/* CLK1_MMU1_BW_LIMITER_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU1_BW_LIMITER_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_MMU2_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_MMU2_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_MMU2_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_MMU2_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_MMU2_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000002cU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_COREREG_RESETVAL  (0x002c0001U)

/* CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_INTEGER */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_RD_BW_LIMITER_WATERMARK_0 */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_WATERMARK_0_WATERMARK_0_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_WATERMARK_0_WATERMARK_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_WATERMARK_0_WATERMARK_0_RESETVAL  (0x00003fffU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_WATERMARK_0_WATERMARK_0_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_WATERMARK_0_RESETVAL  (0x00003fffU)

/* CLK1_TPTC1_RD_BW_LIMITER_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_RD_BW_LIMITER_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000002cU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_COREREG_RESETVAL  (0x002c0001U)

/* CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_INTEGER */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_RD_BW_LIMITER_WATERMARK_0 */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_WATERMARK_0_WATERMARK_0_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_WATERMARK_0_WATERMARK_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_WATERMARK_0_WATERMARK_0_RESETVAL  (0x00003fffU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_WATERMARK_0_WATERMARK_0_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_WATERMARK_0_RESETVAL  (0x00003fffU)

/* CLK1_TPTC2_RD_BW_LIMITER_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_RD_BW_LIMITER_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000002cU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_COREREG_RESETVAL  (0x002c0001U)

/* CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_INTEGER */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)

/* CLK1_TPTC1_WR_BW_LIMITER_WATERMARK_0 */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_WATERMARK_0_WATERMARK_0_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_WATERMARK_0_WATERMARK_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_WATERMARK_0_WATERMARK_0_RESETVAL  (0x00003fffU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_WATERMARK_0_WATERMARK_0_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_WATERMARK_0_RESETVAL  (0x00003fffU)

/* CLK1_TPTC1_WR_BW_LIMITER_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC1_WR_BW_LIMITER_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000002cU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_COREREG_RESETVAL  (0x002c0001U)

/* CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_INTEGER */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)

/* CLK1_TPTC2_WR_BW_LIMITER_WATERMARK_0 */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_WATERMARK_0_WATERMARK_0_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_WATERMARK_0_WATERMARK_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_WATERMARK_0_WATERMARK_0_RESETVAL  (0x00003fffU)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_WATERMARK_0_WATERMARK_0_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_WATERMARK_0_RESETVAL  (0x00003fffU)

/* CLK1_TPTC2_WR_BW_LIMITER_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_TPTC2_WR_BW_LIMITER_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000002cU)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_COREREG_RESETVAL  (0x002c0001U)

/* CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL */

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)

/* CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_INTEGER */

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)

/* CLK1_VPE_P2_BW_LIMITER_WATERMARK_0 */

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_WATERMARK_0_WATERMARK_0_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_WATERMARK_0_WATERMARK_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_WATERMARK_0_WATERMARK_0_RESETVAL  (0x00003fffU)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_WATERMARK_0_WATERMARK_0_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_WATERMARK_0_RESETVAL  (0x00003fffU)

/* CLK1_VPE_P2_BW_LIMITER_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P2_BW_LIMITER_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000002cU)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_COREREG_RESETVAL  (0x002c0001U)

/* CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL */

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)

/* CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_INTEGER */

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)

/* CLK1_VPE_P1_BW_LIMITER_WATERMARK_0 */

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_WATERMARK_0_WATERMARK_0_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_WATERMARK_0_WATERMARK_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_WATERMARK_0_WATERMARK_0_RESETVAL  (0x00003fffU)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_WATERMARK_0_WATERMARK_0_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_WATERMARK_0_RESETVAL  (0x00003fffU)

/* CLK1_VPE_P1_BW_LIMITER_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_VPE_P1_BW_LIMITER_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TC0_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TC0_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_EVE1_TC0_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_EVE1_TC0_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC0_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TC0_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TC0_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_EVE2_TC0_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_EVE2_TC0_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC0_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TC0_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TC0_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_EVE3_TC0_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_EVE3_TC0_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC0_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TC0_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TC0_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_EVE4_TC0_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_EVE4_TC0_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC0_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TC1_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_EVE1_TC1_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_EVE1_TC1_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_EVE1_TC1_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE1_TC1_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TC1_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_EVE2_TC1_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_EVE2_TC1_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_EVE2_TC1_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE2_TC1_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TC1_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_EVE3_TC1_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_EVE3_TC1_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_EVE3_TC1_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE3_TC1_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TC1_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_EVE4_TC1_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_EVE4_TC1_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_EVE4_TC1_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_EVE4_TC1_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_DSP2_EDMA_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_DSP2_EDMA_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_DSP2_EDMA_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_DSP2_EDMA_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_EDMA_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_DSP1_EDMA_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_DSP1_EDMA_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_DSP1_EDMA_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_DSP1_EDMA_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_EDMA_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_DSP1_MDMA_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_DSP1_MDMA_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_DSP1_MDMA_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_DSP1_MDMA_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP1_MDMA_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_DSP2_MDMA_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_DSP2_MDMA_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_DSP2_MDMA_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_DSP2_MDMA_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_DSP2_MDMA_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P1_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P1_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_GRPX2D_P1_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_GRPX2D_P1_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_IVA1_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_IVA1_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_IVA1_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_IVA1_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_IVA1_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P2_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P2_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_GRPX2D_P2_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_GRPX2D_P2_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_GPU_P1_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_GPU_P1_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_GPU_P1_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_GPU_P1_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_GPU_P2_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_GPU_P2_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_GPU_P2_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_GPU_P2_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_PCIESS2_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_PCIESS2_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_PCIESS2_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_PCIESS2_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS2_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_PCIESS1_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_PCIESS1_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_PCIESS1_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_PCIESS1_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_PCIESS1_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000031U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_COREREG_RESETVAL  (0x00310001U)

/* CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_GMAC_SW_BW_REGULATOR_BANDWIDTH */

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_BANDWIDTH_BANDWIDTH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_BANDWIDTH_BANDWIDTH_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_BANDWIDTH_BANDWIDTH_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_BANDWIDTH_RESETVAL  (0x00000000U)

/* CLK1_GMAC_SW_BW_REGULATOR_WATERMARK */

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_WATERMARK_WATERMARK_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_WATERMARK_WATERMARK_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_WATERMARK_WATERMARK_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_WATERMARK_WATERMARK_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_WATERMARK_RESETVAL  (0x00000001U)

/* CLK1_GMAC_SW_BW_REGULATOR_PRESS */

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_PRESS_PRESS_HIGH_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_PRESS_PRESS_HIGH_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_PRESS_PRESS_HIGH_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_PRESS_PRESS_HIGH_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_PRESS_PRESS_LOW_MASK  (0x0000000CU)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_PRESS_PRESS_LOW_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_PRESS_PRESS_LOW_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_PRESS_PRESS_LOW_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_PRESS_RESETVAL  (0x00000003U)

/* CLK1_GMAC_SW_BW_REGULATOR_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GMAC_SW_BW_REGULATOR_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000037U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_COREREG_RESETVAL  (0x00370001U)

/* CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_FLAGMUX_CLK1_TIMEOUT1_MASK0 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_MASK0_MASK0_MASK  (0x3FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_MASK0_MASK0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_MASK0_MASK0_RESETVAL  (0x3fffffffU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_MASK0_MASK0_MAX  (0x3fffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_MASK0_RESETVAL  (0x3fffffffU)

/* CLK1_FLAGMUX_CLK1_TIMEOUT1_REGERR0 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_REGERR0_REGERR0_MASK  (0x3FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_REGERR0_REGERR0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_REGERR0_REGERR0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_REGERR0_REGERR0_MAX  (0x3fffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT1_REGERR0_RESETVAL  (0x00000000U)

/* CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000037U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_COREREG_RESETVAL  (0x00370001U)

/* CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_FLAGMUX_CLK1_TIMEOUT2_MASK0 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_MASK0_MASK0_MASK  (0x001FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_MASK0_MASK0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_MASK0_MASK0_RESETVAL  (0x001fffffU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_MASK0_MASK0_MAX  (0x001fffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_MASK0_RESETVAL  (0x001fffffU)

/* CLK1_FLAGMUX_CLK1_TIMEOUT2_REGERR0 */

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_REGERR0_REGERR0_MASK  (0x001FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_REGERR0_REGERR0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_REGERR0_REGERR0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_REGERR0_REGERR0_MAX  (0x001fffffU)

#define CSL_L3_NOC_AVATAR_CLK1_FLAGMUX_CLK1_TIMEOUT2_REGERR0_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000002cU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_COREREG_RESETVAL  (0x002c0001U)

/* CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_INTEGER */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P1_BW_LIMITER_WATERMARK_0 */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_WATERMARK_0_WATERMARK_0_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_WATERMARK_0_WATERMARK_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_WATERMARK_0_WATERMARK_0_RESETVAL  (0x00003fffU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_WATERMARK_0_WATERMARK_0_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_WATERMARK_0_RESETVAL  (0x00003fffU)

/* CLK1_GRPX2D_P1_BW_LIMITER_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P1_BW_LIMITER_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000002cU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_COREREG_RESETVAL  (0x002c0001U)

/* CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_INTEGER */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)

/* CLK1_GRPX2D_P2_BW_LIMITER_WATERMARK_0 */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_WATERMARK_0_WATERMARK_0_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_WATERMARK_0_WATERMARK_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_WATERMARK_0_WATERMARK_0_RESETVAL  (0x00003fffU)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_WATERMARK_0_WATERMARK_0_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_WATERMARK_0_RESETVAL  (0x00003fffU)

/* CLK1_GRPX2D_P2_BW_LIMITER_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GRPX2D_P2_BW_LIMITER_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000002cU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_COREREG_RESETVAL  (0x002c0001U)

/* CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)

/* CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_INTEGER */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)

/* CLK1_GPU_P1_BW_LIMITER_WATERMARK_0 */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_WATERMARK_0_WATERMARK_0_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_WATERMARK_0_WATERMARK_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_WATERMARK_0_WATERMARK_0_RESETVAL  (0x00003fffU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_WATERMARK_0_WATERMARK_0_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_WATERMARK_0_RESETVAL  (0x00003fffU)

/* CLK1_GPU_P1_BW_LIMITER_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P1_BW_LIMITER_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000002cU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_COREREG_RESETVAL  (0x002c0001U)

/* CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_BANDWIDTH_FRACTIONAL_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_FRACTIONAL_RESETVAL  (0x00000000U)

/* CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_INTEGER */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_INTEGER_BANDWIDTH_INTEGER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_BANDWIDTH_INTEGER_RESETVAL  (0x00000000U)

/* CLK1_GPU_P2_BW_LIMITER_WATERMARK_0 */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_WATERMARK_0_WATERMARK_0_MASK  (0x00003FFFU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_WATERMARK_0_WATERMARK_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_WATERMARK_0_WATERMARK_0_RESETVAL  (0x00003fffU)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_WATERMARK_0_WATERMARK_0_MAX  (0x00003fffU)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_WATERMARK_0_RESETVAL  (0x00003fffU)

/* CLK1_GPU_P2_BW_LIMITER_CLEARHISTORY */

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_CLEARHISTORY_CLEARHISTORY_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK1_GPU_P2_BW_LIMITER_CLEARHISTORY_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000001aU)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_COREREG_RESETVAL  (0x001a0001U)

/* CLK2_HOST_CLK2_1_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK2_HOST_CLK2_1_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK2_HOST_CLK2_1_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_WR */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_WR_STDERRLOG_CUSTOMINFO_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_WR_STDERRLOG_CUSTOMINFO_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_WR_STDERRLOG_CUSTOMINFO_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_WR_STDERRLOG_CUSTOMINFO_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_WR_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_ADDR */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_ADDR_STDERRLOG_CUSTOMINFO_ADDR_MASK  (0x001FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_ADDR_STDERRLOG_CUSTOMINFO_ADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_ADDR_STDERRLOG_CUSTOMINFO_ADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_ADDR_STDERRLOG_CUSTOMINFO_ADDR_MAX  (0x001fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_ADDR_RESETVAL  (0x00000000U)

/* CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_DECERR */

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_DECERR_STDERRLOG_CUSTOMINFO_DECERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_DECERR_STDERRLOG_CUSTOMINFO_DECERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_DECERR_STDERRLOG_CUSTOMINFO_DECERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_DECERR_STDERRLOG_CUSTOMINFO_DECERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_HOST_CLK2_1_STDERRLOG_CUSTOMINFO_DECERR_RESETVAL  (0x00000000U)

/* CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK2_L3_INSTR_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK2_L3_INSTR_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000019U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000019U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK2_L3_INSTR_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK2_L3_INSTR_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000037U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_COREREG_RESETVAL  (0x00370001U)

/* CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK2_FLAGMUX_CLK2_1_MASK0 */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_MASK0_MASK0_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_MASK0_MASK0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_MASK0_MASK0_RESETVAL  (0x0000000fU)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_MASK0_MASK0_MAX   (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_MASK0_RESETVAL    (0x0000000fU)

/* CLK2_FLAGMUX_CLK2_1_REGERR0 */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_REGERR0_REGERR0_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_REGERR0_REGERR0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_REGERR0_REGERR0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_REGERR0_REGERR0_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_REGERR0_RESETVAL  (0x00000000U)

/* CLK2_FLAGMUX_CLK2_1_MASK1 */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_MASK1_MASK1_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_MASK1_MASK1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_MASK1_MASK1_RESETVAL  (0x0000000fU)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_MASK1_MASK1_MAX   (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_MASK1_RESETVAL    (0x0000000fU)

/* CLK2_FLAGMUX_CLK2_1_REGERR1 */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_REGERR1_REGERR1_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_REGERR1_REGERR1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_REGERR1_REGERR1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_REGERR1_REGERR1_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_1_REGERR1_RESETVAL  (0x00000000U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000013U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_COREREG_RESETVAL  (0x00130001U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_EN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MASK  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_SHIFT  (2U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_FLT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MASK  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_SHIFT  (3U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_CM_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MASK  (0x00000010U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_SHIFT  (4U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_STDHOSTHDR_MAINCTLREG_SEC_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_MAINCTLREG_RESETVAL  (0x00000001U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_NTTPADDR_0 */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000041U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_NTTPADDR_0_STDHOSTHDR_NTTPADDR_0_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDHOSTHDR_NTTPADDR_0_RESETVAL  (0x00000041U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL_STDERRLOG_SVRTSTDLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTSTDLVL_RESETVAL  (0x00000002U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_NONE  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_ERROR  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL_STDERRLOG_SVRTCUSTOMLVL_0_FAULT  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SVRTCUSTOMLVL_RESETVAL  (0x00000002U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRLOGVLD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_STD  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRTYPE_ERR_CUSTOM  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MASK  (0x00040000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_ERRCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MASK  (0x00080000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_SHIFT  (19U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_FLTCNT_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MASK  (0x80000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_SHIFT  (31U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_STDERRLOG_MAIN_CLRLOG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MAIN_RESETVAL  (0x00000000U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_OPCODE_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MASK  (0x000000C0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_SHIFT  (6U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_PRESSURE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MASK  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_SHIFT  (11U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MASK  (0x0000F000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_SHIFT  (12U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_STOPOFSWRPSZ_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MASK  (0x0FFC0000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_SHIFT  (18U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_STDERRLOG_HDR_LEN1_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_HDR_RESETVAL  (0x00000000U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MSTADDR_STDERRLOG_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVADDR_STDERRLOG_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_INFO */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_INFO_STDERRLOG_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_INFO_STDERRLOG_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_INFO_STDERRLOG_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_INFO_RESETVAL  (0x00000000U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSLSB */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSLSB_STDERRLOG_SLVOFSLSB_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSLSB_RESETVAL  (0x00000000U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSMSB */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSMSB_STDERRLOG_SLVOFSMSB_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_SLVOFSMSB_RESETVAL  (0x00000000U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_INFO */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_INFO_STDERRLOG_CUSTOMINFO_INFO_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_INFO_RESETVAL  (0x00000000U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_STDERRLOG_CUSTOMINFO_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_OPCODE */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_STDERRLOG_CUSTOMINFO_OPCODE_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_STDERRLOG_CUSTOMINFO_OPCODE_RESETVAL  (0x00000000U)

/* CLK2_DEBUGSS_CT_TBR_TARG_ADDRSPACESIZELOG */

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MASK  (0x0000001FU)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)
#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_ADDRSPACESIZELOG_ADDRSPACESIZELOG_MAX  (0x0000001fU)

#define CSL_L3_NOC_AVATAR_CLK2_DEBUGSS_CT_TBR_TARG_ADDRSPACESIZELOG_RESETVAL  (0x0000001fU)

/* CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000037U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_COREREG_RESETVAL  (0x00370001U)

/* CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK2_FLAGMUX_CLK2_TIMEOUT_MASK0 */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_MASK0_MASK0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_MASK0_MASK0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_MASK0_MASK0_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_MASK0_MASK0_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_MASK0_RESETVAL  (0x00000003U)

/* CLK2_FLAGMUX_CLK2_TIMEOUT_REGERR0 */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_REGERR0_REGERR0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_REGERR0_REGERR0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_REGERR0_REGERR0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_REGERR0_REGERR0_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_CLK2_TIMEOUT_REGERR0_RESETVAL  (0x00000000U)

/* CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x00000037U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_COREREG_RESETVAL  (0x00370001U)

/* CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_STDHOSTHDR_VERSIONREG_RESETVAL  (0x00000000U)

/* CLK2_FLAGMUX_STATCOLLS_MASK0 */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_MASK0_MASK0_MASK  (0x000003FFU)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_MASK0_MASK0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_MASK0_MASK0_RESETVAL  (0x000003ffU)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_MASK0_MASK0_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_MASK0_RESETVAL  (0x000003ffU)

/* CLK2_FLAGMUX_STATCOLLS_REGERR0 */

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_REGERR0_REGERR0_MASK  (0x000003FFU)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_REGERR0_REGERR0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_REGERR0_REGERR0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_REGERR0_REGERR0_MAX  (0x000003ffU)

#define CSL_L3_NOC_AVATAR_CLK2_FLAGMUX_STATCOLLS_REGERR0_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000003aU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_COREREG_RESETVAL  (0x003a0001U)

/* CLK2_STATCOLL0_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_STDHOSTHDR_VERSIONREG_RESETVAL  (0x01000000U)

/* CLK2_STATCOLL0_EN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EN_EN_MASK             (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EN_EN_SHIFT            (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EN_EN_RESETVAL         (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EN_EN_MAX              (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EN_RESETVAL            (0x00000000U)

/* CLK2_STATCOLL0_SOFTEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_SOFTEN_SOFTEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_SOFTEN_SOFTEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_SOFTEN_SOFTEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_SOFTEN_SOFTEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_SOFTEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL0_IGNORESUSPEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_IGNORESUSPEND_IGNORESUSPEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_IGNORESUSPEND_IGNORESUSPEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_IGNORESUSPEND_IGNORESUSPEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_IGNORESUSPEND_IGNORESUSPEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_IGNORESUSPEND_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_TRIGEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_TRIGEN_TRIGEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_TRIGEN_TRIGEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_TRIGEN_TRIGEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_TRIGEN_TRIGEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_TRIGEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL0_REQEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_REQEVT_REQEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_REQEVT_REQEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_REQEVT_REQEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_REQEVT_REQEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_REQEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL0_RSPEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_RSPEVT_RSPEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_RSPEVT_RSPEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_RSPEVT_RSPEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_RSPEVT_RSPEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_RSPEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL0_EVTMUX_SEL0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL0_EVTMUX_SEL0_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL0_EVTMUX_SEL0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL0_EVTMUX_SEL0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL0_EVTMUX_SEL0_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_EVTMUX_SEL1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL1_EVTMUX_SEL1_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL1_EVTMUX_SEL1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL1_EVTMUX_SEL1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL1_EVTMUX_SEL1_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL1_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_EVTMUX_SEL2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL2_EVTMUX_SEL2_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL2_EVTMUX_SEL2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL2_EVTMUX_SEL2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL2_EVTMUX_SEL2_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL2_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_EVTMUX_SEL3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL3_EVTMUX_SEL3_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL3_EVTMUX_SEL3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL3_EVTMUX_SEL3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL3_EVTMUX_SEL3_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL3_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_EVTMUX_SEL4 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL4_EVTMUX_SEL4_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL4_EVTMUX_SEL4_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL4_EVTMUX_SEL4_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL4_EVTMUX_SEL4_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL4_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_EVTMUX_SEL5 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL5_EVTMUX_SEL5_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL5_EVTMUX_SEL5_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL5_EVTMUX_SEL5_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL5_EVTMUX_SEL5_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL5_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_EVTMUX_SEL6 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL6_EVTMUX_SEL6_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL6_EVTMUX_SEL6_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL6_EVTMUX_SEL6_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL6_EVTMUX_SEL6_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL6_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_EVTMUX_SEL7 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL7_EVTMUX_SEL7_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL7_EVTMUX_SEL7_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL7_EVTMUX_SEL7_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL7_EVTMUX_SEL7_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_EVTMUX_SEL7_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_DUMP_IDENTIFIER */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_IDENTIFIER_DUMP_IDENTIFIER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_IDENTIFIER_DUMP_IDENTIFIER_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_IDENTIFIER_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_COLLECTTIME */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_COLLECTTIME_DUMP_COLLECTTIME_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_COLLECTTIME_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SLVADDR_DUMP_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SLVADDR_DUMP_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SLVADDR_DUMP_SLVADDR_RESETVAL  (0x00000019U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SLVADDR_DUMP_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SLVADDR_RESETVAL  (0x00000019U)

/* CLK2_STATCOLL0_DUMP_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MSTADDR_DUMP_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MSTADDR_DUMP_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MSTADDR_DUMP_MSTADDR_RESETVAL  (0x0000008aU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MSTADDR_DUMP_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MSTADDR_RESETVAL  (0x0000008aU)

/* CLK2_STATCOLL0_DUMP_SLVOFS */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SLVOFS_DUMP_SLVOFS_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SLVOFS_DUMP_SLVOFS_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SLVOFS_DUMP_SLVOFS_RESETVAL  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SLVOFS_DUMP_SLVOFS_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SLVOFS_RESETVAL   (0x00000800U)

/* CLK2_STATCOLL0_DUMP_MODE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MODE_DUMP_MODE_MANUAL_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MODE_DUMP_MODE_MANUAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MODE_DUMP_MODE_MANUAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MODE_DUMP_MODE_MANUAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MODE_DUMP_MODE_CONDITIONAL_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MODE_DUMP_MODE_CONDITIONAL_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MODE_DUMP_MODE_CONDITIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MODE_DUMP_MODE_CONDITIONAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_MODE_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL0_DUMP_SEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SEND_DUMP_SEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SEND_DUMP_SEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SEND_DUMP_SEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SEND_DUMP_SEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_SEND_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL0_DUMP_DISABLE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_DISABLE_DUMP_DISABLE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_DISABLE_DUMP_DISABLE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_DISABLE_DUMP_DISABLE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_DISABLE_DUMP_DISABLE_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_DISABLE_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_ALARM_TRIG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_ALARM_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_ALARM_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE4 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE4_DUMP_ALARM_MODE4_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE4_DUMP_ALARM_MODE4_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE4_DUMP_ALARM_MODE4_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE4_DUMP_ALARM_MODE4_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE4_DUMP_ALARM_MODE4_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE4_DUMP_ALARM_MODE4_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE4_DUMP_ALARM_MODE4_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE4_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE5 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE5_DUMP_ALARM_MODE5_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE5_DUMP_ALARM_MODE5_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE5_DUMP_ALARM_MODE5_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE5_DUMP_ALARM_MODE5_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE5_DUMP_ALARM_MODE5_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE5_DUMP_ALARM_MODE5_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE5_DUMP_ALARM_MODE5_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE5_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE6 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE6_DUMP_ALARM_MODE6_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE6_DUMP_ALARM_MODE6_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE6_DUMP_ALARM_MODE6_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE6_DUMP_ALARM_MODE6_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE6_DUMP_ALARM_MODE6_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE6_DUMP_ALARM_MODE6_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE6_DUMP_ALARM_MODE6_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE6_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_ALARM_MODE7 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE7_DUMP_ALARM_MODE7_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE7_DUMP_ALARM_MODE7_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE7_DUMP_ALARM_MODE7_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE7_DUMP_ALARM_MODE7_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE7_DUMP_ALARM_MODE7_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE7_DUMP_ALARM_MODE7_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE7_DUMP_ALARM_MODE7_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_ALARM_MODE7_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_DUMP_CNT0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT0_DUMP_CNT0_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT0_DUMP_CNT0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT0_DUMP_CNT0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT0_DUMP_CNT0_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT0_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL0_DUMP_CNT1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT1_DUMP_CNT1_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT1_DUMP_CNT1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT1_DUMP_CNT1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT1_DUMP_CNT1_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT1_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL0_DUMP_CNT2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT2_DUMP_CNT2_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT2_DUMP_CNT2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT2_DUMP_CNT2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT2_DUMP_CNT2_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT2_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL0_DUMP_CNT3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT3_DUMP_CNT3_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT3_DUMP_CNT3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT3_DUMP_CNT3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT3_DUMP_CNT3_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT3_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL0_DUMP_CNT4 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT4_DUMP_CNT4_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT4_DUMP_CNT4_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT4_DUMP_CNT4_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT4_DUMP_CNT4_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT4_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL0_DUMP_CNT5 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT5_DUMP_CNT5_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT5_DUMP_CNT5_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT5_DUMP_CNT5_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT5_DUMP_CNT5_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT5_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL0_DUMP_CNT6 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT6_DUMP_CNT6_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT6_DUMP_CNT6_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT6_DUMP_CNT6_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT6_DUMP_CNT6_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT6_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL0_DUMP_CNT7 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT7_DUMP_CNT7_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT7_DUMP_CNT7_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT7_DUMP_CNT7_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT7_DUMP_CNT7_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_DUMP_CNT7_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_GLOBALEN_FILTER0_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_GLOBALEN_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_ADDRMIN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDRMIN_FILTER0_ADDRMIN_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDRMIN_FILTER0_ADDRMIN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDRMIN_FILTER0_ADDRMIN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDRMIN_FILTER0_ADDRMIN_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDRMIN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_ADDRMAX */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDRMAX_FILTER0_ADDRMAX_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDRMAX_FILTER0_ADDRMAX_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDRMAX_FILTER0_ADDRMAX_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDRMAX_FILTER0_ADDRMAX_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDRMAX_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_ADDREN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDREN_FILTER0_ADDREN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDREN_FILTER0_ADDREN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDREN_FILTER0_ADDREN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDREN_FILTER0_ADDREN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_ADDREN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_EN0_FILTER0_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_EN0_FILTER0_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_EN0_FILTER0_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_EN0_FILTER0_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_RD_FILTER0_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_RD_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_WR_FILTER0_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_WR_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MASK0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_USERINFO_FILTER0_MASK0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_USERINFO_FILTER0_MASK0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_USERINFO_FILTER0_MASK0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_USERINFO_FILTER0_MASK0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MATCH0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_USERINFO_FILTER0_MATCH0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_USERINFO_FILTER0_MATCH0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_USERINFO_FILTER0_MATCH0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_USERINFO_FILTER0_MATCH0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_EN1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_EN1_FILTER0_EN1_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_EN1_FILTER0_EN1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_EN1_FILTER0_EN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_EN1_FILTER0_EN1_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_EN1_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MASK1_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_RD_FILTER0_MASK1_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_RD_FILTER0_MASK1_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_RD_FILTER0_MASK1_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_RD_FILTER0_MASK1_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MASK1_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_WR_FILTER0_MASK1_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_WR_FILTER0_MASK1_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_WR_FILTER0_MASK1_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_WR_FILTER0_MASK1_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MASK1_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_MSTADDR_FILTER0_MASK1_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_MSTADDR_FILTER0_MASK1_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_MSTADDR_FILTER0_MASK1_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_MSTADDR_FILTER0_MASK1_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MASK1_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_ERR_FILTER0_MASK1_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_ERR_FILTER0_MASK1_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_ERR_FILTER0_MASK1_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_ERR_FILTER0_MASK1_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MASK1_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_USERINFO_FILTER0_MASK1_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_USERINFO_FILTER0_MASK1_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_USERINFO_FILTER0_MASK1_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_USERINFO_FILTER0_MASK1_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MASK1_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MATCH1_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_RD_FILTER0_MATCH1_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_RD_FILTER0_MATCH1_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_RD_FILTER0_MATCH1_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_RD_FILTER0_MATCH1_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MATCH1_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_WR_FILTER0_MATCH1_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_WR_FILTER0_MATCH1_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_WR_FILTER0_MATCH1_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_WR_FILTER0_MATCH1_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MATCH1_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_MSTADDR_FILTER0_MATCH1_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_MSTADDR_FILTER0_MATCH1_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_MSTADDR_FILTER0_MATCH1_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_MSTADDR_FILTER0_MATCH1_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MATCH1_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_ERR_FILTER0_MATCH1_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_ERR_FILTER0_MATCH1_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_ERR_FILTER0_MATCH1_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_ERR_FILTER0_MATCH1_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER0_MATCH1_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_USERINFO_FILTER0_MATCH1_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_USERINFO_FILTER0_MATCH1_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_USERINFO_FILTER0_MATCH1_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_USERINFO_FILTER0_MATCH1_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER0_MATCH1_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP0_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP0_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP0_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_EVTINFOSEL_OP0_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_EVTINFOSEL_OP0_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_EVTINFOSEL_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_EVTINFOSEL_OP0_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP0_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_SEL_OP0_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_SEL_OP0_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_SEL_OP0_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_SEL_OP0_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP0_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_GLOBALEN_FILTER1_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_GLOBALEN_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_ADDRMIN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDRMIN_FILTER1_ADDRMIN_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDRMIN_FILTER1_ADDRMIN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDRMIN_FILTER1_ADDRMIN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDRMIN_FILTER1_ADDRMIN_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDRMIN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_ADDRMAX */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDRMAX_FILTER1_ADDRMAX_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDRMAX_FILTER1_ADDRMAX_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDRMAX_FILTER1_ADDRMAX_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDRMAX_FILTER1_ADDRMAX_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDRMAX_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_ADDREN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDREN_FILTER1_ADDREN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDREN_FILTER1_ADDREN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDREN_FILTER1_ADDREN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDREN_FILTER1_ADDREN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_ADDREN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_EN0_FILTER1_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_EN0_FILTER1_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_EN0_FILTER1_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_EN0_FILTER1_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_RD_FILTER1_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_RD_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_WR_FILTER1_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_WR_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_MASK0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_USERINFO_FILTER1_MASK0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_USERINFO_FILTER1_MASK0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_USERINFO_FILTER1_MASK0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_USERINFO_FILTER1_MASK0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MASK0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER1_MATCH0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_USERINFO_FILTER1_MATCH0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_USERINFO_FILTER1_MATCH0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_USERINFO_FILTER1_MATCH0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_USERINFO_FILTER1_MATCH0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER1_MATCH0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP1_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP1_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP1_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_EVTINFOSEL_OP1_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_EVTINFOSEL_OP1_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_EVTINFOSEL_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_EVTINFOSEL_OP1_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP1_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_SEL_OP1_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_SEL_OP1_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_SEL_OP1_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_SEL_OP1_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP1_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_GLOBALEN_FILTER2_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_GLOBALEN_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_ADDRMIN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDRMIN_FILTER2_ADDRMIN_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDRMIN_FILTER2_ADDRMIN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDRMIN_FILTER2_ADDRMIN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDRMIN_FILTER2_ADDRMIN_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDRMIN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_ADDRMAX */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDRMAX_FILTER2_ADDRMAX_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDRMAX_FILTER2_ADDRMAX_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDRMAX_FILTER2_ADDRMAX_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDRMAX_FILTER2_ADDRMAX_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDRMAX_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_ADDREN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDREN_FILTER2_ADDREN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDREN_FILTER2_ADDREN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDREN_FILTER2_ADDREN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDREN_FILTER2_ADDREN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_ADDREN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_EN0_FILTER2_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_EN0_FILTER2_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_EN0_FILTER2_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_EN0_FILTER2_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_RD_FILTER2_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_RD_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_WR_FILTER2_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_WR_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MASK0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_USERINFO_FILTER2_MASK0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_USERINFO_FILTER2_MASK0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_USERINFO_FILTER2_MASK0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_USERINFO_FILTER2_MASK0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MATCH0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_USERINFO_FILTER2_MATCH0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_USERINFO_FILTER2_MATCH0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_USERINFO_FILTER2_MATCH0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_USERINFO_FILTER2_MATCH0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_EN1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_EN1_FILTER2_EN1_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_EN1_FILTER2_EN1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_EN1_FILTER2_EN1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_EN1_FILTER2_EN1_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_EN1_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MASK1_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_RD_FILTER2_MASK1_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_RD_FILTER2_MASK1_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_RD_FILTER2_MASK1_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_RD_FILTER2_MASK1_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MASK1_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_WR_FILTER2_MASK1_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_WR_FILTER2_MASK1_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_WR_FILTER2_MASK1_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_WR_FILTER2_MASK1_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MASK1_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_MSTADDR_FILTER2_MASK1_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_MSTADDR_FILTER2_MASK1_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_MSTADDR_FILTER2_MASK1_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_MSTADDR_FILTER2_MASK1_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MASK1_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_ERR_FILTER2_MASK1_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_ERR_FILTER2_MASK1_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_ERR_FILTER2_MASK1_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_ERR_FILTER2_MASK1_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MASK1_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_USERINFO_FILTER2_MASK1_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_USERINFO_FILTER2_MASK1_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_USERINFO_FILTER2_MASK1_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_USERINFO_FILTER2_MASK1_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MASK1_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MATCH1_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_RD_FILTER2_MATCH1_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_RD_FILTER2_MATCH1_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_RD_FILTER2_MATCH1_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_RD_FILTER2_MATCH1_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MATCH1_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_WR_FILTER2_MATCH1_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_WR_FILTER2_MATCH1_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_WR_FILTER2_MATCH1_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_WR_FILTER2_MATCH1_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MATCH1_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_MSTADDR_FILTER2_MATCH1_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_MSTADDR_FILTER2_MATCH1_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_MSTADDR_FILTER2_MATCH1_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_MSTADDR_FILTER2_MATCH1_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MATCH1_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_ERR_FILTER2_MATCH1_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_ERR_FILTER2_MATCH1_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_ERR_FILTER2_MATCH1_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_ERR_FILTER2_MATCH1_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER2_MATCH1_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_USERINFO_FILTER2_MATCH1_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_USERINFO_FILTER2_MATCH1_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_USERINFO_FILTER2_MATCH1_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_USERINFO_FILTER2_MATCH1_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER2_MATCH1_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP2_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP2_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP2_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_EVTINFOSEL_OP2_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_EVTINFOSEL_OP2_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_EVTINFOSEL_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_EVTINFOSEL_OP2_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP2_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_SEL_OP2_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_SEL_OP2_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_SEL_OP2_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_SEL_OP2_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP2_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_GLOBALEN_FILTER3_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_GLOBALEN_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_ADDRMIN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDRMIN_FILTER3_ADDRMIN_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDRMIN_FILTER3_ADDRMIN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDRMIN_FILTER3_ADDRMIN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDRMIN_FILTER3_ADDRMIN_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDRMIN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_ADDRMAX */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDRMAX_FILTER3_ADDRMAX_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDRMAX_FILTER3_ADDRMAX_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDRMAX_FILTER3_ADDRMAX_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDRMAX_FILTER3_ADDRMAX_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDRMAX_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_ADDREN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDREN_FILTER3_ADDREN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDREN_FILTER3_ADDREN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDREN_FILTER3_ADDREN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDREN_FILTER3_ADDREN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_ADDREN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_EN0_FILTER3_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_EN0_FILTER3_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_EN0_FILTER3_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_EN0_FILTER3_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_RD_FILTER3_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_RD_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_WR_FILTER3_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_WR_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_MASK0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_USERINFO_FILTER3_MASK0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_USERINFO_FILTER3_MASK0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_USERINFO_FILTER3_MASK0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_USERINFO_FILTER3_MASK0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MASK0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER3_MATCH0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_USERINFO_FILTER3_MATCH0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_USERINFO_FILTER3_MATCH0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_USERINFO_FILTER3_MATCH0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_USERINFO_FILTER3_MATCH0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER3_MATCH0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP3_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP3_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP3_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_EVTINFOSEL_OP3_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_EVTINFOSEL_OP3_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_EVTINFOSEL_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_EVTINFOSEL_OP3_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP3_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_SEL_OP3_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_SEL_OP3_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_SEL_OP3_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_SEL_OP3_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP3_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_GLOBALEN_FILTER4_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_GLOBALEN_FILTER4_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_GLOBALEN_FILTER4_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_GLOBALEN_FILTER4_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_ADDRMIN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDRMIN_FILTER4_ADDRMIN_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDRMIN_FILTER4_ADDRMIN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDRMIN_FILTER4_ADDRMIN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDRMIN_FILTER4_ADDRMIN_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDRMIN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_ADDRMAX */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDRMAX_FILTER4_ADDRMAX_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDRMAX_FILTER4_ADDRMAX_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDRMAX_FILTER4_ADDRMAX_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDRMAX_FILTER4_ADDRMAX_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDRMAX_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_ADDREN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDREN_FILTER4_ADDREN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDREN_FILTER4_ADDREN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDREN_FILTER4_ADDREN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDREN_FILTER4_ADDREN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_ADDREN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_EN0_FILTER4_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_EN0_FILTER4_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_EN0_FILTER4_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_EN0_FILTER4_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_RD_FILTER4_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_RD_FILTER4_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_RD_FILTER4_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_RD_FILTER4_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_WR_FILTER4_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_WR_FILTER4_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_WR_FILTER4_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_WR_FILTER4_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_MSTADDR_FILTER4_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_MSTADDR_FILTER4_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_MSTADDR_FILTER4_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_MSTADDR_FILTER4_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_ERR_FILTER4_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_ERR_FILTER4_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_ERR_FILTER4_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_ERR_FILTER4_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_MASK0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_USERINFO_FILTER4_MASK0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_USERINFO_FILTER4_MASK0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_USERINFO_FILTER4_MASK0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_USERINFO_FILTER4_MASK0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MASK0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_RD_FILTER4_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_RD_FILTER4_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_RD_FILTER4_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_RD_FILTER4_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_WR_FILTER4_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_WR_FILTER4_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_WR_FILTER4_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_WR_FILTER4_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_MSTADDR_FILTER4_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_MSTADDR_FILTER4_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_MSTADDR_FILTER4_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_MSTADDR_FILTER4_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_ERR_FILTER4_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_ERR_FILTER4_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_ERR_FILTER4_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_ERR_FILTER4_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER4_MATCH0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_USERINFO_FILTER4_MATCH0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_USERINFO_FILTER4_MATCH0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_USERINFO_FILTER4_MATCH0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_USERINFO_FILTER4_MATCH0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER4_MATCH0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP4_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_THRESHOLD_MINVAL_OP4_THRESHOLD_MINVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_THRESHOLD_MINVAL_OP4_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_THRESHOLD_MINVAL_OP4_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_THRESHOLD_MINVAL_OP4_THRESHOLD_MINVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP4_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_THRESHOLD_MAXVAL_OP4_THRESHOLD_MAXVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_THRESHOLD_MAXVAL_OP4_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_THRESHOLD_MAXVAL_OP4_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_THRESHOLD_MAXVAL_OP4_THRESHOLD_MAXVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP4_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_EVTINFOSEL_OP4_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_EVTINFOSEL_OP4_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_EVTINFOSEL_OP4_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_EVTINFOSEL_OP4_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_EVTINFOSEL_OP4_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_EVTINFOSEL_OP4_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP4_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_SEL_OP4_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_SEL_OP4_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_SEL_OP4_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_SEL_OP4_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP4_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_GLOBALEN_FILTER5_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_GLOBALEN_FILTER5_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_GLOBALEN_FILTER5_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_GLOBALEN_FILTER5_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_ADDRMIN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDRMIN_FILTER5_ADDRMIN_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDRMIN_FILTER5_ADDRMIN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDRMIN_FILTER5_ADDRMIN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDRMIN_FILTER5_ADDRMIN_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDRMIN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_ADDRMAX */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDRMAX_FILTER5_ADDRMAX_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDRMAX_FILTER5_ADDRMAX_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDRMAX_FILTER5_ADDRMAX_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDRMAX_FILTER5_ADDRMAX_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDRMAX_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_ADDREN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDREN_FILTER5_ADDREN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDREN_FILTER5_ADDREN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDREN_FILTER5_ADDREN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDREN_FILTER5_ADDREN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_ADDREN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_EN0_FILTER5_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_EN0_FILTER5_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_EN0_FILTER5_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_EN0_FILTER5_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_RD_FILTER5_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_RD_FILTER5_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_RD_FILTER5_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_RD_FILTER5_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_WR_FILTER5_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_WR_FILTER5_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_WR_FILTER5_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_WR_FILTER5_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_MSTADDR_FILTER5_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_MSTADDR_FILTER5_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_MSTADDR_FILTER5_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_MSTADDR_FILTER5_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_ERR_FILTER5_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_ERR_FILTER5_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_ERR_FILTER5_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_ERR_FILTER5_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_MASK0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_USERINFO_FILTER5_MASK0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_USERINFO_FILTER5_MASK0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_USERINFO_FILTER5_MASK0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_USERINFO_FILTER5_MASK0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MASK0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_RD_FILTER5_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_RD_FILTER5_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_RD_FILTER5_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_RD_FILTER5_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_WR_FILTER5_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_WR_FILTER5_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_WR_FILTER5_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_WR_FILTER5_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_MSTADDR_FILTER5_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_MSTADDR_FILTER5_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_MSTADDR_FILTER5_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_MSTADDR_FILTER5_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_ERR_FILTER5_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_ERR_FILTER5_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_ERR_FILTER5_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_ERR_FILTER5_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER5_MATCH0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_USERINFO_FILTER5_MATCH0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_USERINFO_FILTER5_MATCH0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_USERINFO_FILTER5_MATCH0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_USERINFO_FILTER5_MATCH0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER5_MATCH0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP5_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_THRESHOLD_MINVAL_OP5_THRESHOLD_MINVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_THRESHOLD_MINVAL_OP5_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_THRESHOLD_MINVAL_OP5_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_THRESHOLD_MINVAL_OP5_THRESHOLD_MINVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP5_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_THRESHOLD_MAXVAL_OP5_THRESHOLD_MAXVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_THRESHOLD_MAXVAL_OP5_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_THRESHOLD_MAXVAL_OP5_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_THRESHOLD_MAXVAL_OP5_THRESHOLD_MAXVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP5_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_EVTINFOSEL_OP5_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_EVTINFOSEL_OP5_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_EVTINFOSEL_OP5_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_EVTINFOSEL_OP5_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_EVTINFOSEL_OP5_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_EVTINFOSEL_OP5_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP5_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_SEL_OP5_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_SEL_OP5_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_SEL_OP5_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_SEL_OP5_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP5_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_GLOBALEN_FILTER6_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_GLOBALEN_FILTER6_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_GLOBALEN_FILTER6_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_GLOBALEN_FILTER6_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_ADDRMIN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDRMIN_FILTER6_ADDRMIN_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDRMIN_FILTER6_ADDRMIN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDRMIN_FILTER6_ADDRMIN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDRMIN_FILTER6_ADDRMIN_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDRMIN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_ADDRMAX */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDRMAX_FILTER6_ADDRMAX_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDRMAX_FILTER6_ADDRMAX_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDRMAX_FILTER6_ADDRMAX_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDRMAX_FILTER6_ADDRMAX_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDRMAX_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_ADDREN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDREN_FILTER6_ADDREN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDREN_FILTER6_ADDREN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDREN_FILTER6_ADDREN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDREN_FILTER6_ADDREN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_ADDREN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_EN0_FILTER6_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_EN0_FILTER6_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_EN0_FILTER6_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_EN0_FILTER6_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_RD_FILTER6_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_RD_FILTER6_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_RD_FILTER6_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_RD_FILTER6_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_WR_FILTER6_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_WR_FILTER6_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_WR_FILTER6_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_WR_FILTER6_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_MSTADDR_FILTER6_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_MSTADDR_FILTER6_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_MSTADDR_FILTER6_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_MSTADDR_FILTER6_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_ERR_FILTER6_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_ERR_FILTER6_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_ERR_FILTER6_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_ERR_FILTER6_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_MASK0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_USERINFO_FILTER6_MASK0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_USERINFO_FILTER6_MASK0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_USERINFO_FILTER6_MASK0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_USERINFO_FILTER6_MASK0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MASK0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_RD_FILTER6_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_RD_FILTER6_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_RD_FILTER6_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_RD_FILTER6_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_WR_FILTER6_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_WR_FILTER6_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_WR_FILTER6_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_WR_FILTER6_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_MSTADDR_FILTER6_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_MSTADDR_FILTER6_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_MSTADDR_FILTER6_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_MSTADDR_FILTER6_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_ERR_FILTER6_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_ERR_FILTER6_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_ERR_FILTER6_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_ERR_FILTER6_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER6_MATCH0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_USERINFO_FILTER6_MATCH0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_USERINFO_FILTER6_MATCH0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_USERINFO_FILTER6_MATCH0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_USERINFO_FILTER6_MATCH0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER6_MATCH0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP6_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_THRESHOLD_MINVAL_OP6_THRESHOLD_MINVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_THRESHOLD_MINVAL_OP6_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_THRESHOLD_MINVAL_OP6_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_THRESHOLD_MINVAL_OP6_THRESHOLD_MINVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP6_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_THRESHOLD_MAXVAL_OP6_THRESHOLD_MAXVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_THRESHOLD_MAXVAL_OP6_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_THRESHOLD_MAXVAL_OP6_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_THRESHOLD_MAXVAL_OP6_THRESHOLD_MAXVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP6_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_EVTINFOSEL_OP6_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_EVTINFOSEL_OP6_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_EVTINFOSEL_OP6_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_EVTINFOSEL_OP6_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_EVTINFOSEL_OP6_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_EVTINFOSEL_OP6_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP6_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_SEL_OP6_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_SEL_OP6_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_SEL_OP6_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_SEL_OP6_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP6_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_GLOBALEN_FILTER7_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_GLOBALEN_FILTER7_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_GLOBALEN_FILTER7_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_GLOBALEN_FILTER7_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_ADDRMIN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDRMIN_FILTER7_ADDRMIN_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDRMIN_FILTER7_ADDRMIN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDRMIN_FILTER7_ADDRMIN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDRMIN_FILTER7_ADDRMIN_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDRMIN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_ADDRMAX */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDRMAX_FILTER7_ADDRMAX_MASK  (0x007FFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDRMAX_FILTER7_ADDRMAX_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDRMAX_FILTER7_ADDRMAX_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDRMAX_FILTER7_ADDRMAX_MAX  (0x007fffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDRMAX_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_ADDREN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDREN_FILTER7_ADDREN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDREN_FILTER7_ADDREN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDREN_FILTER7_ADDREN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDREN_FILTER7_ADDREN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_ADDREN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_EN0_FILTER7_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_EN0_FILTER7_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_EN0_FILTER7_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_EN0_FILTER7_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_RD_FILTER7_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_RD_FILTER7_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_RD_FILTER7_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_RD_FILTER7_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_WR_FILTER7_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_WR_FILTER7_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_WR_FILTER7_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_WR_FILTER7_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_MSTADDR_FILTER7_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_MSTADDR_FILTER7_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_MSTADDR_FILTER7_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_MSTADDR_FILTER7_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_ERR_FILTER7_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_ERR_FILTER7_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_ERR_FILTER7_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_ERR_FILTER7_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_MASK0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_USERINFO_FILTER7_MASK0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_USERINFO_FILTER7_MASK0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_USERINFO_FILTER7_MASK0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_USERINFO_FILTER7_MASK0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MASK0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_RD_FILTER7_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_RD_FILTER7_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_RD_FILTER7_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_RD_FILTER7_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_WR_FILTER7_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_WR_FILTER7_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_WR_FILTER7_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_WR_FILTER7_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_MSTADDR_FILTER7_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_MSTADDR_FILTER7_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_MSTADDR_FILTER7_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_MSTADDR_FILTER7_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_ERR_FILTER7_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_ERR_FILTER7_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_ERR_FILTER7_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_ERR_FILTER7_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_FILTER7_MATCH0_USERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_USERINFO_FILTER7_MATCH0_USERINFO_MASK  (0x0003FFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_USERINFO_FILTER7_MATCH0_USERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_USERINFO_FILTER7_MATCH0_USERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_USERINFO_FILTER7_MATCH0_USERINFO_MAX  (0x0003ffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_FILTER7_MATCH0_USERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP7_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_THRESHOLD_MINVAL_OP7_THRESHOLD_MINVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_THRESHOLD_MINVAL_OP7_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_THRESHOLD_MINVAL_OP7_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_THRESHOLD_MINVAL_OP7_THRESHOLD_MINVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP7_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_THRESHOLD_MAXVAL_OP7_THRESHOLD_MAXVAL_MASK  (0x00000FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_THRESHOLD_MAXVAL_OP7_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_THRESHOLD_MAXVAL_OP7_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_THRESHOLD_MAXVAL_OP7_THRESHOLD_MAXVAL_MAX  (0x00000fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP7_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_EVTINFOSEL_OP7_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_EVTINFOSEL_OP7_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_EVTINFOSEL_OP7_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_EVTINFOSEL_OP7_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_EVTINFOSEL_OP7_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_EVTINFOSEL_OP7_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL0_OP7_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_SEL_OP7_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_SEL_OP7_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_SEL_OP7_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_SEL_OP7_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL0_OP7_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL1_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000003aU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_COREREG_RESETVAL  (0x003a0001U)

/* CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_STDHOSTHDR_VERSIONREG_RESETVAL  (0x01000000U)

/* CLK2_STATCOLL1_EN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EN_EN_MASK             (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EN_EN_SHIFT            (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EN_EN_RESETVAL         (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EN_EN_MAX              (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EN_RESETVAL            (0x00000000U)

/* CLK2_STATCOLL1_SOFTEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_SOFTEN_SOFTEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_SOFTEN_SOFTEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_SOFTEN_SOFTEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_SOFTEN_SOFTEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_SOFTEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL1_IGNORESUSPEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_IGNORESUSPEND_IGNORESUSPEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_IGNORESUSPEND_IGNORESUSPEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_IGNORESUSPEND_IGNORESUSPEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_IGNORESUSPEND_IGNORESUSPEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_IGNORESUSPEND_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_TRIGEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_TRIGEN_TRIGEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_TRIGEN_TRIGEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_TRIGEN_TRIGEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_TRIGEN_TRIGEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_TRIGEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL1_REQEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_REQEVT_REQEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_REQEVT_REQEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_REQEVT_REQEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_REQEVT_REQEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_REQEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL1_RSPEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_RSPEVT_RSPEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_RSPEVT_RSPEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_RSPEVT_RSPEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_RSPEVT_RSPEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_RSPEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL1_EVTMUX_SEL0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL0_EVTMUX_SEL0_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL0_EVTMUX_SEL0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL0_EVTMUX_SEL0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL0_EVTMUX_SEL0_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL1_EVTMUX_SEL1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL1_EVTMUX_SEL1_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL1_EVTMUX_SEL1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL1_EVTMUX_SEL1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL1_EVTMUX_SEL1_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL1_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL1_EVTMUX_SEL2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL2_EVTMUX_SEL2_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL2_EVTMUX_SEL2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL2_EVTMUX_SEL2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL2_EVTMUX_SEL2_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL2_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL1_EVTMUX_SEL3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL3_EVTMUX_SEL3_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL3_EVTMUX_SEL3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL3_EVTMUX_SEL3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL3_EVTMUX_SEL3_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_EVTMUX_SEL3_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL1_DUMP_IDENTIFIER */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_IDENTIFIER_DUMP_IDENTIFIER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_IDENTIFIER_DUMP_IDENTIFIER_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_IDENTIFIER_RESETVAL  (0x00000001U)

/* CLK2_STATCOLL1_DUMP_COLLECTTIME */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_COLLECTTIME_DUMP_COLLECTTIME_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_COLLECTTIME_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_DUMP_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SLVADDR_DUMP_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SLVADDR_DUMP_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SLVADDR_DUMP_SLVADDR_RESETVAL  (0x00000019U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SLVADDR_DUMP_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SLVADDR_RESETVAL  (0x00000019U)

/* CLK2_STATCOLL1_DUMP_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MSTADDR_DUMP_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MSTADDR_DUMP_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MSTADDR_DUMP_MSTADDR_RESETVAL  (0x000000b2U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MSTADDR_DUMP_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MSTADDR_RESETVAL  (0x000000b2U)

/* CLK2_STATCOLL1_DUMP_SLVOFS */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SLVOFS_DUMP_SLVOFS_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SLVOFS_DUMP_SLVOFS_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SLVOFS_DUMP_SLVOFS_RESETVAL  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SLVOFS_DUMP_SLVOFS_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SLVOFS_RESETVAL   (0x00000800U)

/* CLK2_STATCOLL1_DUMP_MODE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MODE_DUMP_MODE_MANUAL_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MODE_DUMP_MODE_MANUAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MODE_DUMP_MODE_MANUAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MODE_DUMP_MODE_MANUAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MODE_DUMP_MODE_CONDITIONAL_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MODE_DUMP_MODE_CONDITIONAL_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MODE_DUMP_MODE_CONDITIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MODE_DUMP_MODE_CONDITIONAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_MODE_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL1_DUMP_SEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SEND_DUMP_SEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SEND_DUMP_SEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SEND_DUMP_SEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SEND_DUMP_SEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_SEND_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL1_DUMP_DISABLE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_DISABLE_DUMP_DISABLE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_DISABLE_DUMP_DISABLE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_DISABLE_DUMP_DISABLE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_DISABLE_DUMP_DISABLE_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_DISABLE_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_DUMP_ALARM_TRIG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_DUMP_ALARM_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_DUMP_ALARM_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_DUMP_ALARM_MODE0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_DUMP_ALARM_MODE1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_DUMP_ALARM_MODE2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_DUMP_ALARM_MODE3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_DUMP_CNT0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT0_DUMP_CNT0_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT0_DUMP_CNT0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT0_DUMP_CNT0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT0_DUMP_CNT0_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT0_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL1_DUMP_CNT1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT1_DUMP_CNT1_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT1_DUMP_CNT1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT1_DUMP_CNT1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT1_DUMP_CNT1_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT1_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL1_DUMP_CNT2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT2_DUMP_CNT2_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT2_DUMP_CNT2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT2_DUMP_CNT2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT2_DUMP_CNT2_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT2_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL1_DUMP_CNT3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT3_DUMP_CNT3_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT3_DUMP_CNT3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT3_DUMP_CNT3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT3_DUMP_CNT3_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_DUMP_CNT3_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_GLOBALEN_FILTER0_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_GLOBALEN_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_EN0_FILTER0_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_EN0_FILTER0_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_EN0_FILTER0_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_EN0_FILTER0_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_RD_FILTER0_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_RD_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_WR_FILTER0_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_WR_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER0_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP0_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP0_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP0_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_EVTINFOSEL_OP0_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_EVTINFOSEL_OP0_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_EVTINFOSEL_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_EVTINFOSEL_OP0_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP0_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_SEL_OP0_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_SEL_OP0_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_SEL_OP0_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_SEL_OP0_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP0_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_GLOBALEN_FILTER1_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_GLOBALEN_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_EN0_FILTER1_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_EN0_FILTER1_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_EN0_FILTER1_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_EN0_FILTER1_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_RD_FILTER1_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_RD_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_WR_FILTER1_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_WR_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER1_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP1_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP1_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP1_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_EVTINFOSEL_OP1_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_EVTINFOSEL_OP1_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_EVTINFOSEL_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_EVTINFOSEL_OP1_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP1_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_SEL_OP1_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_SEL_OP1_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_SEL_OP1_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_SEL_OP1_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP1_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_GLOBALEN_FILTER2_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_GLOBALEN_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_EN0_FILTER2_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_EN0_FILTER2_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_EN0_FILTER2_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_EN0_FILTER2_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_RD_FILTER2_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_RD_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_WR_FILTER2_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_WR_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER2_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP2_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP2_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP2_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_EVTINFOSEL_OP2_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_EVTINFOSEL_OP2_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_EVTINFOSEL_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_EVTINFOSEL_OP2_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP2_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_SEL_OP2_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_SEL_OP2_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_SEL_OP2_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_SEL_OP2_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP2_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_GLOBALEN_FILTER3_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_GLOBALEN_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_EN0_FILTER3_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_EN0_FILTER3_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_EN0_FILTER3_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_EN0_FILTER3_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_RD_FILTER3_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_RD_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_WR_FILTER3_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_WR_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_FILTER3_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP3_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP3_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP3_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_EVTINFOSEL_OP3_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_EVTINFOSEL_OP3_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_EVTINFOSEL_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_EVTINFOSEL_OP3_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL1_OP3_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_SEL_OP3_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_SEL_OP3_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_SEL_OP3_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_SEL_OP3_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL1_OP3_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL2_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000003aU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_COREREG_RESETVAL  (0x003a0001U)

/* CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_STDHOSTHDR_VERSIONREG_RESETVAL  (0x01000000U)

/* CLK2_STATCOLL2_EN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EN_EN_MASK             (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EN_EN_SHIFT            (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EN_EN_RESETVAL         (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EN_EN_MAX              (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EN_RESETVAL            (0x00000000U)

/* CLK2_STATCOLL2_SOFTEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_SOFTEN_SOFTEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_SOFTEN_SOFTEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_SOFTEN_SOFTEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_SOFTEN_SOFTEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_SOFTEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL2_IGNORESUSPEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_IGNORESUSPEND_IGNORESUSPEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_IGNORESUSPEND_IGNORESUSPEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_IGNORESUSPEND_IGNORESUSPEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_IGNORESUSPEND_IGNORESUSPEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_IGNORESUSPEND_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_TRIGEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_TRIGEN_TRIGEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_TRIGEN_TRIGEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_TRIGEN_TRIGEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_TRIGEN_TRIGEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_TRIGEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL2_REQEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_REQEVT_REQEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_REQEVT_REQEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_REQEVT_REQEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_REQEVT_REQEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_REQEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL2_RSPEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_RSPEVT_RSPEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_RSPEVT_RSPEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_RSPEVT_RSPEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_RSPEVT_RSPEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_RSPEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL2_EVTMUX_SEL0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL0_EVTMUX_SEL0_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL0_EVTMUX_SEL0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL0_EVTMUX_SEL0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL0_EVTMUX_SEL0_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL2_EVTMUX_SEL1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL1_EVTMUX_SEL1_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL1_EVTMUX_SEL1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL1_EVTMUX_SEL1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL1_EVTMUX_SEL1_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL1_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL2_EVTMUX_SEL2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL2_EVTMUX_SEL2_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL2_EVTMUX_SEL2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL2_EVTMUX_SEL2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL2_EVTMUX_SEL2_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL2_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL2_EVTMUX_SEL3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL3_EVTMUX_SEL3_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL3_EVTMUX_SEL3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL3_EVTMUX_SEL3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL3_EVTMUX_SEL3_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_EVTMUX_SEL3_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL2_DUMP_IDENTIFIER */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_IDENTIFIER_DUMP_IDENTIFIER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_IDENTIFIER_DUMP_IDENTIFIER_RESETVAL  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_IDENTIFIER_RESETVAL  (0x00000002U)

/* CLK2_STATCOLL2_DUMP_COLLECTTIME */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_COLLECTTIME_DUMP_COLLECTTIME_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_COLLECTTIME_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_DUMP_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SLVADDR_DUMP_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SLVADDR_DUMP_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SLVADDR_DUMP_SLVADDR_RESETVAL  (0x00000019U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SLVADDR_DUMP_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SLVADDR_RESETVAL  (0x00000019U)

/* CLK2_STATCOLL2_DUMP_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MSTADDR_DUMP_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MSTADDR_DUMP_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MSTADDR_DUMP_MSTADDR_RESETVAL  (0x000000b6U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MSTADDR_DUMP_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MSTADDR_RESETVAL  (0x000000b6U)

/* CLK2_STATCOLL2_DUMP_SLVOFS */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SLVOFS_DUMP_SLVOFS_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SLVOFS_DUMP_SLVOFS_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SLVOFS_DUMP_SLVOFS_RESETVAL  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SLVOFS_DUMP_SLVOFS_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SLVOFS_RESETVAL   (0x00000800U)

/* CLK2_STATCOLL2_DUMP_MODE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MODE_DUMP_MODE_MANUAL_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MODE_DUMP_MODE_MANUAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MODE_DUMP_MODE_MANUAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MODE_DUMP_MODE_MANUAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MODE_DUMP_MODE_CONDITIONAL_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MODE_DUMP_MODE_CONDITIONAL_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MODE_DUMP_MODE_CONDITIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MODE_DUMP_MODE_CONDITIONAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_MODE_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL2_DUMP_SEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SEND_DUMP_SEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SEND_DUMP_SEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SEND_DUMP_SEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SEND_DUMP_SEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_SEND_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL2_DUMP_DISABLE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_DISABLE_DUMP_DISABLE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_DISABLE_DUMP_DISABLE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_DISABLE_DUMP_DISABLE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_DISABLE_DUMP_DISABLE_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_DISABLE_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_DUMP_ALARM_TRIG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_DUMP_ALARM_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_DUMP_ALARM_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_DUMP_ALARM_MODE0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_DUMP_ALARM_MODE1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_DUMP_ALARM_MODE2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_DUMP_ALARM_MODE3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_DUMP_CNT0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT0_DUMP_CNT0_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT0_DUMP_CNT0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT0_DUMP_CNT0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT0_DUMP_CNT0_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT0_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL2_DUMP_CNT1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT1_DUMP_CNT1_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT1_DUMP_CNT1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT1_DUMP_CNT1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT1_DUMP_CNT1_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT1_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL2_DUMP_CNT2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT2_DUMP_CNT2_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT2_DUMP_CNT2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT2_DUMP_CNT2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT2_DUMP_CNT2_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT2_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL2_DUMP_CNT3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT3_DUMP_CNT3_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT3_DUMP_CNT3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT3_DUMP_CNT3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT3_DUMP_CNT3_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_DUMP_CNT3_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_GLOBALEN_FILTER0_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_GLOBALEN_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_EN0_FILTER0_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_EN0_FILTER0_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_EN0_FILTER0_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_EN0_FILTER0_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_RD_FILTER0_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_RD_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_WR_FILTER0_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_WR_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER0_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP0_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP0_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP0_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_EVTINFOSEL_OP0_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_EVTINFOSEL_OP0_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_EVTINFOSEL_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_EVTINFOSEL_OP0_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP0_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_SEL_OP0_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_SEL_OP0_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_SEL_OP0_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_SEL_OP0_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP0_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_GLOBALEN_FILTER1_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_GLOBALEN_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_EN0_FILTER1_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_EN0_FILTER1_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_EN0_FILTER1_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_EN0_FILTER1_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_RD_FILTER1_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_RD_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_WR_FILTER1_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_WR_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER1_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP1_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP1_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP1_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_EVTINFOSEL_OP1_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_EVTINFOSEL_OP1_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_EVTINFOSEL_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_EVTINFOSEL_OP1_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP1_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_SEL_OP1_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_SEL_OP1_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_SEL_OP1_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_SEL_OP1_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP1_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_GLOBALEN_FILTER2_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_GLOBALEN_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_EN0_FILTER2_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_EN0_FILTER2_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_EN0_FILTER2_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_EN0_FILTER2_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_RD_FILTER2_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_RD_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_WR_FILTER2_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_WR_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER2_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP2_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP2_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP2_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_EVTINFOSEL_OP2_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_EVTINFOSEL_OP2_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_EVTINFOSEL_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_EVTINFOSEL_OP2_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP2_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_SEL_OP2_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_SEL_OP2_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_SEL_OP2_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_SEL_OP2_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP2_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_GLOBALEN_FILTER3_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_GLOBALEN_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_EN0_FILTER3_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_EN0_FILTER3_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_EN0_FILTER3_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_EN0_FILTER3_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_RD_FILTER3_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_RD_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_WR_FILTER3_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_WR_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_FILTER3_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP3_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP3_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP3_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_EVTINFOSEL_OP3_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_EVTINFOSEL_OP3_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_EVTINFOSEL_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_EVTINFOSEL_OP3_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL2_OP3_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_SEL_OP3_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_SEL_OP3_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_SEL_OP3_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_SEL_OP3_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL2_OP3_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL3_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000003aU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_COREREG_RESETVAL  (0x003a0001U)

/* CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_STDHOSTHDR_VERSIONREG_RESETVAL  (0x01000000U)

/* CLK2_STATCOLL3_EN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EN_EN_MASK             (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EN_EN_SHIFT            (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EN_EN_RESETVAL         (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EN_EN_MAX              (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EN_RESETVAL            (0x00000000U)

/* CLK2_STATCOLL3_SOFTEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_SOFTEN_SOFTEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_SOFTEN_SOFTEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_SOFTEN_SOFTEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_SOFTEN_SOFTEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_SOFTEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL3_IGNORESUSPEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_IGNORESUSPEND_IGNORESUSPEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_IGNORESUSPEND_IGNORESUSPEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_IGNORESUSPEND_IGNORESUSPEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_IGNORESUSPEND_IGNORESUSPEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_IGNORESUSPEND_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_TRIGEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_TRIGEN_TRIGEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_TRIGEN_TRIGEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_TRIGEN_TRIGEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_TRIGEN_TRIGEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_TRIGEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL3_REQEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_REQEVT_REQEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_REQEVT_REQEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_REQEVT_REQEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_REQEVT_REQEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_REQEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL3_RSPEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_RSPEVT_RSPEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_RSPEVT_RSPEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_RSPEVT_RSPEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_RSPEVT_RSPEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_RSPEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL3_EVTMUX_SEL0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL0_EVTMUX_SEL0_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL0_EVTMUX_SEL0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL0_EVTMUX_SEL0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL0_EVTMUX_SEL0_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL3_EVTMUX_SEL1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL1_EVTMUX_SEL1_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL1_EVTMUX_SEL1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL1_EVTMUX_SEL1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL1_EVTMUX_SEL1_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL1_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL3_EVTMUX_SEL2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL2_EVTMUX_SEL2_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL2_EVTMUX_SEL2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL2_EVTMUX_SEL2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL2_EVTMUX_SEL2_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL2_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL3_EVTMUX_SEL3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL3_EVTMUX_SEL3_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL3_EVTMUX_SEL3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL3_EVTMUX_SEL3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL3_EVTMUX_SEL3_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_EVTMUX_SEL3_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL3_DUMP_IDENTIFIER */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_IDENTIFIER_DUMP_IDENTIFIER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_IDENTIFIER_DUMP_IDENTIFIER_RESETVAL  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_IDENTIFIER_RESETVAL  (0x00000003U)

/* CLK2_STATCOLL3_DUMP_COLLECTTIME */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_COLLECTTIME_DUMP_COLLECTTIME_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_COLLECTTIME_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_DUMP_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SLVADDR_DUMP_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SLVADDR_DUMP_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SLVADDR_DUMP_SLVADDR_RESETVAL  (0x00000019U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SLVADDR_DUMP_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SLVADDR_RESETVAL  (0x00000019U)

/* CLK2_STATCOLL3_DUMP_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MSTADDR_DUMP_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MSTADDR_DUMP_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MSTADDR_DUMP_MSTADDR_RESETVAL  (0x000000baU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MSTADDR_DUMP_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MSTADDR_RESETVAL  (0x000000baU)

/* CLK2_STATCOLL3_DUMP_SLVOFS */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SLVOFS_DUMP_SLVOFS_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SLVOFS_DUMP_SLVOFS_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SLVOFS_DUMP_SLVOFS_RESETVAL  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SLVOFS_DUMP_SLVOFS_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SLVOFS_RESETVAL   (0x00000800U)

/* CLK2_STATCOLL3_DUMP_MODE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MODE_DUMP_MODE_MANUAL_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MODE_DUMP_MODE_MANUAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MODE_DUMP_MODE_MANUAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MODE_DUMP_MODE_MANUAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MODE_DUMP_MODE_CONDITIONAL_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MODE_DUMP_MODE_CONDITIONAL_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MODE_DUMP_MODE_CONDITIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MODE_DUMP_MODE_CONDITIONAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_MODE_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL3_DUMP_SEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SEND_DUMP_SEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SEND_DUMP_SEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SEND_DUMP_SEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SEND_DUMP_SEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_SEND_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL3_DUMP_DISABLE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_DISABLE_DUMP_DISABLE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_DISABLE_DUMP_DISABLE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_DISABLE_DUMP_DISABLE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_DISABLE_DUMP_DISABLE_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_DISABLE_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_DUMP_ALARM_TRIG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_DUMP_ALARM_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_DUMP_ALARM_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_DUMP_ALARM_MODE0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_DUMP_ALARM_MODE1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_DUMP_ALARM_MODE2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_DUMP_ALARM_MODE3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_DUMP_CNT0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT0_DUMP_CNT0_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT0_DUMP_CNT0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT0_DUMP_CNT0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT0_DUMP_CNT0_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT0_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL3_DUMP_CNT1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT1_DUMP_CNT1_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT1_DUMP_CNT1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT1_DUMP_CNT1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT1_DUMP_CNT1_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT1_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL3_DUMP_CNT2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT2_DUMP_CNT2_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT2_DUMP_CNT2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT2_DUMP_CNT2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT2_DUMP_CNT2_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT2_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL3_DUMP_CNT3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT3_DUMP_CNT3_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT3_DUMP_CNT3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT3_DUMP_CNT3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT3_DUMP_CNT3_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_DUMP_CNT3_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_GLOBALEN_FILTER0_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_GLOBALEN_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_EN0_FILTER0_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_EN0_FILTER0_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_EN0_FILTER0_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_EN0_FILTER0_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_RD_FILTER0_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_RD_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_WR_FILTER0_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_WR_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER0_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP0_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP0_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP0_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_EVTINFOSEL_OP0_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_EVTINFOSEL_OP0_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_EVTINFOSEL_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_EVTINFOSEL_OP0_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP0_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_SEL_OP0_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_SEL_OP0_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_SEL_OP0_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_SEL_OP0_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP0_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_GLOBALEN_FILTER1_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_GLOBALEN_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_EN0_FILTER1_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_EN0_FILTER1_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_EN0_FILTER1_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_EN0_FILTER1_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_RD_FILTER1_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_RD_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_WR_FILTER1_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_WR_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER1_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP1_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP1_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP1_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_EVTINFOSEL_OP1_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_EVTINFOSEL_OP1_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_EVTINFOSEL_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_EVTINFOSEL_OP1_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP1_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_SEL_OP1_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_SEL_OP1_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_SEL_OP1_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_SEL_OP1_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP1_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_GLOBALEN_FILTER2_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_GLOBALEN_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_EN0_FILTER2_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_EN0_FILTER2_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_EN0_FILTER2_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_EN0_FILTER2_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_RD_FILTER2_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_RD_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_WR_FILTER2_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_WR_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER2_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP2_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP2_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP2_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_EVTINFOSEL_OP2_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_EVTINFOSEL_OP2_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_EVTINFOSEL_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_EVTINFOSEL_OP2_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP2_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_SEL_OP2_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_SEL_OP2_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_SEL_OP2_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_SEL_OP2_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP2_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_GLOBALEN_FILTER3_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_GLOBALEN_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_EN0_FILTER3_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_EN0_FILTER3_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_EN0_FILTER3_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_EN0_FILTER3_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_RD_FILTER3_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_RD_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_WR_FILTER3_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_WR_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_FILTER3_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP3_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP3_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP3_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_EVTINFOSEL_OP3_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_EVTINFOSEL_OP3_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_EVTINFOSEL_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_EVTINFOSEL_OP3_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL3_OP3_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_SEL_OP3_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_SEL_OP3_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_SEL_OP3_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_SEL_OP3_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL3_OP3_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL4_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000003aU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_COREREG_RESETVAL  (0x003a0001U)

/* CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_STDHOSTHDR_VERSIONREG_RESETVAL  (0x01000000U)

/* CLK2_STATCOLL4_EN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EN_EN_MASK             (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EN_EN_SHIFT            (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EN_EN_RESETVAL         (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EN_EN_MAX              (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EN_RESETVAL            (0x00000000U)

/* CLK2_STATCOLL4_SOFTEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_SOFTEN_SOFTEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_SOFTEN_SOFTEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_SOFTEN_SOFTEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_SOFTEN_SOFTEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_SOFTEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL4_IGNORESUSPEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_IGNORESUSPEND_IGNORESUSPEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_IGNORESUSPEND_IGNORESUSPEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_IGNORESUSPEND_IGNORESUSPEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_IGNORESUSPEND_IGNORESUSPEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_IGNORESUSPEND_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_TRIGEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_TRIGEN_TRIGEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_TRIGEN_TRIGEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_TRIGEN_TRIGEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_TRIGEN_TRIGEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_TRIGEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL4_REQEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_REQEVT_REQEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_REQEVT_REQEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_REQEVT_REQEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_REQEVT_REQEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_REQEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL4_RSPEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_RSPEVT_RSPEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_RSPEVT_RSPEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_RSPEVT_RSPEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_RSPEVT_RSPEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_RSPEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL4_EVTMUX_SEL0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL0_EVTMUX_SEL0_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL0_EVTMUX_SEL0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL0_EVTMUX_SEL0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL0_EVTMUX_SEL0_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL4_EVTMUX_SEL1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL1_EVTMUX_SEL1_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL1_EVTMUX_SEL1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL1_EVTMUX_SEL1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL1_EVTMUX_SEL1_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL1_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL4_EVTMUX_SEL2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL2_EVTMUX_SEL2_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL2_EVTMUX_SEL2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL2_EVTMUX_SEL2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL2_EVTMUX_SEL2_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL2_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL4_EVTMUX_SEL3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL3_EVTMUX_SEL3_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL3_EVTMUX_SEL3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL3_EVTMUX_SEL3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL3_EVTMUX_SEL3_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_EVTMUX_SEL3_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL4_DUMP_IDENTIFIER */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_IDENTIFIER_DUMP_IDENTIFIER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_IDENTIFIER_DUMP_IDENTIFIER_RESETVAL  (0x00000004U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_IDENTIFIER_RESETVAL  (0x00000004U)

/* CLK2_STATCOLL4_DUMP_COLLECTTIME */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_COLLECTTIME_DUMP_COLLECTTIME_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_COLLECTTIME_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_DUMP_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SLVADDR_DUMP_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SLVADDR_DUMP_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SLVADDR_DUMP_SLVADDR_RESETVAL  (0x00000019U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SLVADDR_DUMP_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SLVADDR_RESETVAL  (0x00000019U)

/* CLK2_STATCOLL4_DUMP_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MSTADDR_DUMP_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MSTADDR_DUMP_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MSTADDR_DUMP_MSTADDR_RESETVAL  (0x000000beU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MSTADDR_DUMP_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MSTADDR_RESETVAL  (0x000000beU)

/* CLK2_STATCOLL4_DUMP_SLVOFS */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SLVOFS_DUMP_SLVOFS_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SLVOFS_DUMP_SLVOFS_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SLVOFS_DUMP_SLVOFS_RESETVAL  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SLVOFS_DUMP_SLVOFS_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SLVOFS_RESETVAL   (0x00000800U)

/* CLK2_STATCOLL4_DUMP_MODE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MODE_DUMP_MODE_MANUAL_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MODE_DUMP_MODE_MANUAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MODE_DUMP_MODE_MANUAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MODE_DUMP_MODE_MANUAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MODE_DUMP_MODE_CONDITIONAL_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MODE_DUMP_MODE_CONDITIONAL_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MODE_DUMP_MODE_CONDITIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MODE_DUMP_MODE_CONDITIONAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_MODE_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL4_DUMP_SEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SEND_DUMP_SEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SEND_DUMP_SEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SEND_DUMP_SEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SEND_DUMP_SEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_SEND_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL4_DUMP_DISABLE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_DISABLE_DUMP_DISABLE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_DISABLE_DUMP_DISABLE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_DISABLE_DUMP_DISABLE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_DISABLE_DUMP_DISABLE_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_DISABLE_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_DUMP_ALARM_TRIG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_DUMP_ALARM_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_DUMP_ALARM_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_DUMP_ALARM_MODE0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_DUMP_ALARM_MODE1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_DUMP_ALARM_MODE2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_DUMP_ALARM_MODE3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_DUMP_CNT0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT0_DUMP_CNT0_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT0_DUMP_CNT0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT0_DUMP_CNT0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT0_DUMP_CNT0_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT0_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL4_DUMP_CNT1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT1_DUMP_CNT1_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT1_DUMP_CNT1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT1_DUMP_CNT1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT1_DUMP_CNT1_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT1_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL4_DUMP_CNT2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT2_DUMP_CNT2_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT2_DUMP_CNT2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT2_DUMP_CNT2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT2_DUMP_CNT2_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT2_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL4_DUMP_CNT3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT3_DUMP_CNT3_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT3_DUMP_CNT3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT3_DUMP_CNT3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT3_DUMP_CNT3_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_DUMP_CNT3_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_GLOBALEN_FILTER0_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_GLOBALEN_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_EN0_FILTER0_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_EN0_FILTER0_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_EN0_FILTER0_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_EN0_FILTER0_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_RD_FILTER0_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_RD_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_WR_FILTER0_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_WR_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER0_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP0_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP0_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP0_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_EVTINFOSEL_OP0_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_EVTINFOSEL_OP0_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_EVTINFOSEL_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_EVTINFOSEL_OP0_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP0_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_SEL_OP0_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_SEL_OP0_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_SEL_OP0_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_SEL_OP0_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP0_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_GLOBALEN_FILTER1_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_GLOBALEN_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_EN0_FILTER1_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_EN0_FILTER1_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_EN0_FILTER1_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_EN0_FILTER1_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_RD_FILTER1_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_RD_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_WR_FILTER1_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_WR_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER1_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP1_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP1_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP1_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_EVTINFOSEL_OP1_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_EVTINFOSEL_OP1_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_EVTINFOSEL_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_EVTINFOSEL_OP1_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP1_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_SEL_OP1_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_SEL_OP1_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_SEL_OP1_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_SEL_OP1_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP1_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_GLOBALEN_FILTER2_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_GLOBALEN_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_EN0_FILTER2_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_EN0_FILTER2_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_EN0_FILTER2_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_EN0_FILTER2_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_RD_FILTER2_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_RD_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_WR_FILTER2_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_WR_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER2_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP2_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP2_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP2_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_EVTINFOSEL_OP2_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_EVTINFOSEL_OP2_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_EVTINFOSEL_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_EVTINFOSEL_OP2_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP2_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_SEL_OP2_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_SEL_OP2_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_SEL_OP2_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_SEL_OP2_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP2_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_GLOBALEN_FILTER3_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_GLOBALEN_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_EN0_FILTER3_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_EN0_FILTER3_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_EN0_FILTER3_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_EN0_FILTER3_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_RD_FILTER3_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_RD_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_WR_FILTER3_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_WR_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_FILTER3_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP3_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP3_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP3_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_EVTINFOSEL_OP3_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_EVTINFOSEL_OP3_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_EVTINFOSEL_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_EVTINFOSEL_OP3_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL4_OP3_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_SEL_OP3_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_SEL_OP3_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_SEL_OP3_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_SEL_OP3_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL4_OP3_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL5_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000003aU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_COREREG_RESETVAL  (0x003a0001U)

/* CLK2_STATCOLL5_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_STDHOSTHDR_VERSIONREG_RESETVAL  (0x01000000U)

/* CLK2_STATCOLL5_EN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EN_EN_MASK             (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EN_EN_SHIFT            (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EN_EN_RESETVAL         (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EN_EN_MAX              (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EN_RESETVAL            (0x00000000U)

/* CLK2_STATCOLL5_SOFTEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_SOFTEN_SOFTEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_SOFTEN_SOFTEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_SOFTEN_SOFTEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_SOFTEN_SOFTEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_SOFTEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL5_IGNORESUSPEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_IGNORESUSPEND_IGNORESUSPEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_IGNORESUSPEND_IGNORESUSPEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_IGNORESUSPEND_IGNORESUSPEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_IGNORESUSPEND_IGNORESUSPEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_IGNORESUSPEND_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_TRIGEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_TRIGEN_TRIGEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_TRIGEN_TRIGEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_TRIGEN_TRIGEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_TRIGEN_TRIGEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_TRIGEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL5_REQEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_REQEVT_REQEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_REQEVT_REQEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_REQEVT_REQEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_REQEVT_REQEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_REQEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL5_RSPEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_RSPEVT_RSPEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_RSPEVT_RSPEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_RSPEVT_RSPEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_RSPEVT_RSPEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_RSPEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL5_EVTMUX_SEL0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL0_EVTMUX_SEL0_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL0_EVTMUX_SEL0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL0_EVTMUX_SEL0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL0_EVTMUX_SEL0_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL5_EVTMUX_SEL1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL1_EVTMUX_SEL1_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL1_EVTMUX_SEL1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL1_EVTMUX_SEL1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL1_EVTMUX_SEL1_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL1_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL5_EVTMUX_SEL2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL2_EVTMUX_SEL2_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL2_EVTMUX_SEL2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL2_EVTMUX_SEL2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL2_EVTMUX_SEL2_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL2_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL5_EVTMUX_SEL3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL3_EVTMUX_SEL3_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL3_EVTMUX_SEL3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL3_EVTMUX_SEL3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL3_EVTMUX_SEL3_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_EVTMUX_SEL3_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL5_DUMP_IDENTIFIER */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_IDENTIFIER_DUMP_IDENTIFIER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_IDENTIFIER_DUMP_IDENTIFIER_RESETVAL  (0x00000005U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_IDENTIFIER_RESETVAL  (0x00000005U)

/* CLK2_STATCOLL5_DUMP_COLLECTTIME */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_COLLECTTIME_DUMP_COLLECTTIME_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_COLLECTTIME_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_DUMP_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SLVADDR_DUMP_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SLVADDR_DUMP_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SLVADDR_DUMP_SLVADDR_RESETVAL  (0x00000019U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SLVADDR_DUMP_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SLVADDR_RESETVAL  (0x00000019U)

/* CLK2_STATCOLL5_DUMP_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MSTADDR_DUMP_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MSTADDR_DUMP_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MSTADDR_DUMP_MSTADDR_RESETVAL  (0x000000c2U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MSTADDR_DUMP_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MSTADDR_RESETVAL  (0x000000c2U)

/* CLK2_STATCOLL5_DUMP_SLVOFS */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SLVOFS_DUMP_SLVOFS_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SLVOFS_DUMP_SLVOFS_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SLVOFS_DUMP_SLVOFS_RESETVAL  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SLVOFS_DUMP_SLVOFS_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SLVOFS_RESETVAL   (0x00000800U)

/* CLK2_STATCOLL5_DUMP_MODE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MODE_DUMP_MODE_MANUAL_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MODE_DUMP_MODE_MANUAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MODE_DUMP_MODE_MANUAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MODE_DUMP_MODE_MANUAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MODE_DUMP_MODE_CONDITIONAL_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MODE_DUMP_MODE_CONDITIONAL_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MODE_DUMP_MODE_CONDITIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MODE_DUMP_MODE_CONDITIONAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_MODE_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL5_DUMP_SEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SEND_DUMP_SEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SEND_DUMP_SEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SEND_DUMP_SEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SEND_DUMP_SEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_SEND_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL5_DUMP_DISABLE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_DISABLE_DUMP_DISABLE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_DISABLE_DUMP_DISABLE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_DISABLE_DUMP_DISABLE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_DISABLE_DUMP_DISABLE_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_DISABLE_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_DUMP_ALARM_TRIG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_DUMP_ALARM_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_DUMP_ALARM_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_DUMP_ALARM_MODE0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_DUMP_ALARM_MODE1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_DUMP_ALARM_MODE2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_DUMP_ALARM_MODE3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_DUMP_CNT0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT0_DUMP_CNT0_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT0_DUMP_CNT0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT0_DUMP_CNT0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT0_DUMP_CNT0_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT0_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL5_DUMP_CNT1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT1_DUMP_CNT1_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT1_DUMP_CNT1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT1_DUMP_CNT1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT1_DUMP_CNT1_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT1_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL5_DUMP_CNT2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT2_DUMP_CNT2_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT2_DUMP_CNT2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT2_DUMP_CNT2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT2_DUMP_CNT2_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT2_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL5_DUMP_CNT3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT3_DUMP_CNT3_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT3_DUMP_CNT3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT3_DUMP_CNT3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT3_DUMP_CNT3_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_DUMP_CNT3_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_GLOBALEN_FILTER0_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_GLOBALEN_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_EN0_FILTER0_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_EN0_FILTER0_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_EN0_FILTER0_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_EN0_FILTER0_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_RD_FILTER0_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_RD_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_WR_FILTER0_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_WR_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER0_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP0_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP0_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP0_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_EVTINFOSEL_OP0_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_EVTINFOSEL_OP0_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_EVTINFOSEL_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_EVTINFOSEL_OP0_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP0_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_SEL_OP0_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_SEL_OP0_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_SEL_OP0_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_SEL_OP0_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP0_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_GLOBALEN_FILTER1_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_GLOBALEN_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_EN0_FILTER1_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_EN0_FILTER1_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_EN0_FILTER1_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_EN0_FILTER1_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_RD_FILTER1_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_RD_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_WR_FILTER1_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_WR_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER1_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP1_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP1_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP1_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_EVTINFOSEL_OP1_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_EVTINFOSEL_OP1_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_EVTINFOSEL_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_EVTINFOSEL_OP1_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP1_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_SEL_OP1_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_SEL_OP1_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_SEL_OP1_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_SEL_OP1_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP1_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_GLOBALEN_FILTER2_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_GLOBALEN_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_EN0_FILTER2_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_EN0_FILTER2_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_EN0_FILTER2_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_EN0_FILTER2_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_RD_FILTER2_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_RD_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_WR_FILTER2_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_WR_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER2_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP2_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP2_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP2_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_EVTINFOSEL_OP2_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_EVTINFOSEL_OP2_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_EVTINFOSEL_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_EVTINFOSEL_OP2_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP2_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_SEL_OP2_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_SEL_OP2_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_SEL_OP2_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_SEL_OP2_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP2_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_GLOBALEN_FILTER3_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_GLOBALEN_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_EN0_FILTER3_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_EN0_FILTER3_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_EN0_FILTER3_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_EN0_FILTER3_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_RD_FILTER3_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_RD_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_WR_FILTER3_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_WR_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_FILTER3_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP3_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP3_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP3_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_EVTINFOSEL_OP3_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_EVTINFOSEL_OP3_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_EVTINFOSEL_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_EVTINFOSEL_OP3_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL5_OP3_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_SEL_OP3_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_SEL_OP3_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_SEL_OP3_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_SEL_OP3_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL5_OP3_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL6_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000003aU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_COREREG_RESETVAL  (0x003a0001U)

/* CLK2_STATCOLL6_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_STDHOSTHDR_VERSIONREG_RESETVAL  (0x01000000U)

/* CLK2_STATCOLL6_EN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EN_EN_MASK             (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EN_EN_SHIFT            (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EN_EN_RESETVAL         (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EN_EN_MAX              (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EN_RESETVAL            (0x00000000U)

/* CLK2_STATCOLL6_SOFTEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_SOFTEN_SOFTEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_SOFTEN_SOFTEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_SOFTEN_SOFTEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_SOFTEN_SOFTEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_SOFTEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL6_IGNORESUSPEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_IGNORESUSPEND_IGNORESUSPEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_IGNORESUSPEND_IGNORESUSPEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_IGNORESUSPEND_IGNORESUSPEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_IGNORESUSPEND_IGNORESUSPEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_IGNORESUSPEND_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_TRIGEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_TRIGEN_TRIGEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_TRIGEN_TRIGEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_TRIGEN_TRIGEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_TRIGEN_TRIGEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_TRIGEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL6_REQEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_REQEVT_REQEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_REQEVT_REQEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_REQEVT_REQEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_REQEVT_REQEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_REQEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL6_RSPEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_RSPEVT_RSPEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_RSPEVT_RSPEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_RSPEVT_RSPEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_RSPEVT_RSPEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_RSPEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL6_EVTMUX_SEL0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL0_EVTMUX_SEL0_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL0_EVTMUX_SEL0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL0_EVTMUX_SEL0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL0_EVTMUX_SEL0_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL6_EVTMUX_SEL1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL1_EVTMUX_SEL1_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL1_EVTMUX_SEL1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL1_EVTMUX_SEL1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL1_EVTMUX_SEL1_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL1_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL6_EVTMUX_SEL2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL2_EVTMUX_SEL2_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL2_EVTMUX_SEL2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL2_EVTMUX_SEL2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL2_EVTMUX_SEL2_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL2_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL6_EVTMUX_SEL3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL3_EVTMUX_SEL3_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL3_EVTMUX_SEL3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL3_EVTMUX_SEL3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL3_EVTMUX_SEL3_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_EVTMUX_SEL3_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL6_DUMP_IDENTIFIER */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_IDENTIFIER_DUMP_IDENTIFIER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_IDENTIFIER_DUMP_IDENTIFIER_RESETVAL  (0x00000006U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_IDENTIFIER_RESETVAL  (0x00000006U)

/* CLK2_STATCOLL6_DUMP_COLLECTTIME */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_COLLECTTIME_DUMP_COLLECTTIME_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_COLLECTTIME_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_DUMP_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SLVADDR_DUMP_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SLVADDR_DUMP_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SLVADDR_DUMP_SLVADDR_RESETVAL  (0x00000019U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SLVADDR_DUMP_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SLVADDR_RESETVAL  (0x00000019U)

/* CLK2_STATCOLL6_DUMP_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MSTADDR_DUMP_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MSTADDR_DUMP_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MSTADDR_DUMP_MSTADDR_RESETVAL  (0x000000c6U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MSTADDR_DUMP_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MSTADDR_RESETVAL  (0x000000c6U)

/* CLK2_STATCOLL6_DUMP_SLVOFS */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SLVOFS_DUMP_SLVOFS_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SLVOFS_DUMP_SLVOFS_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SLVOFS_DUMP_SLVOFS_RESETVAL  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SLVOFS_DUMP_SLVOFS_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SLVOFS_RESETVAL   (0x00000800U)

/* CLK2_STATCOLL6_DUMP_MODE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MODE_DUMP_MODE_MANUAL_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MODE_DUMP_MODE_MANUAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MODE_DUMP_MODE_MANUAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MODE_DUMP_MODE_MANUAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MODE_DUMP_MODE_CONDITIONAL_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MODE_DUMP_MODE_CONDITIONAL_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MODE_DUMP_MODE_CONDITIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MODE_DUMP_MODE_CONDITIONAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_MODE_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL6_DUMP_SEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SEND_DUMP_SEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SEND_DUMP_SEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SEND_DUMP_SEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SEND_DUMP_SEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_SEND_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL6_DUMP_DISABLE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_DISABLE_DUMP_DISABLE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_DISABLE_DUMP_DISABLE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_DISABLE_DUMP_DISABLE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_DISABLE_DUMP_DISABLE_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_DISABLE_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_DUMP_ALARM_TRIG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_DUMP_ALARM_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_DUMP_ALARM_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_DUMP_ALARM_MODE0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_DUMP_ALARM_MODE1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_DUMP_ALARM_MODE2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_DUMP_ALARM_MODE3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_DUMP_CNT0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT0_DUMP_CNT0_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT0_DUMP_CNT0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT0_DUMP_CNT0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT0_DUMP_CNT0_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT0_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL6_DUMP_CNT1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT1_DUMP_CNT1_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT1_DUMP_CNT1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT1_DUMP_CNT1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT1_DUMP_CNT1_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT1_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL6_DUMP_CNT2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT2_DUMP_CNT2_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT2_DUMP_CNT2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT2_DUMP_CNT2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT2_DUMP_CNT2_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT2_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL6_DUMP_CNT3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT3_DUMP_CNT3_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT3_DUMP_CNT3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT3_DUMP_CNT3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT3_DUMP_CNT3_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_DUMP_CNT3_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_GLOBALEN_FILTER0_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_GLOBALEN_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_EN0_FILTER0_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_EN0_FILTER0_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_EN0_FILTER0_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_EN0_FILTER0_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_RD_FILTER0_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_RD_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_WR_FILTER0_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_WR_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER0_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP0_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP0_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP0_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_EVTINFOSEL_OP0_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_EVTINFOSEL_OP0_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_EVTINFOSEL_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_EVTINFOSEL_OP0_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP0_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_SEL_OP0_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_SEL_OP0_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_SEL_OP0_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_SEL_OP0_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP0_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_GLOBALEN_FILTER1_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_GLOBALEN_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_EN0_FILTER1_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_EN0_FILTER1_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_EN0_FILTER1_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_EN0_FILTER1_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_RD_FILTER1_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_RD_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_WR_FILTER1_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_WR_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER1_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP1_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP1_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP1_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_EVTINFOSEL_OP1_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_EVTINFOSEL_OP1_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_EVTINFOSEL_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_EVTINFOSEL_OP1_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP1_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_SEL_OP1_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_SEL_OP1_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_SEL_OP1_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_SEL_OP1_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP1_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_GLOBALEN_FILTER2_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_GLOBALEN_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_EN0_FILTER2_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_EN0_FILTER2_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_EN0_FILTER2_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_EN0_FILTER2_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_RD_FILTER2_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_RD_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_WR_FILTER2_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_WR_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER2_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP2_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP2_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP2_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_EVTINFOSEL_OP2_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_EVTINFOSEL_OP2_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_EVTINFOSEL_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_EVTINFOSEL_OP2_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP2_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_SEL_OP2_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_SEL_OP2_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_SEL_OP2_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_SEL_OP2_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP2_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_GLOBALEN_FILTER3_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_GLOBALEN_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_EN0_FILTER3_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_EN0_FILTER3_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_EN0_FILTER3_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_EN0_FILTER3_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_RD_FILTER3_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_RD_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_WR_FILTER3_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_WR_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_FILTER3_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP3_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP3_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP3_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_EVTINFOSEL_OP3_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_EVTINFOSEL_OP3_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_EVTINFOSEL_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_EVTINFOSEL_OP3_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL6_OP3_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_SEL_OP3_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_SEL_OP3_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_SEL_OP3_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_SEL_OP3_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL6_OP3_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL7_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000003aU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_COREREG_RESETVAL  (0x003a0001U)

/* CLK2_STATCOLL7_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_STDHOSTHDR_VERSIONREG_RESETVAL  (0x01000000U)

/* CLK2_STATCOLL7_EN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EN_EN_MASK             (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EN_EN_SHIFT            (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EN_EN_RESETVAL         (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EN_EN_MAX              (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EN_RESETVAL            (0x00000000U)

/* CLK2_STATCOLL7_SOFTEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_SOFTEN_SOFTEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_SOFTEN_SOFTEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_SOFTEN_SOFTEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_SOFTEN_SOFTEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_SOFTEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL7_IGNORESUSPEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_IGNORESUSPEND_IGNORESUSPEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_IGNORESUSPEND_IGNORESUSPEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_IGNORESUSPEND_IGNORESUSPEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_IGNORESUSPEND_IGNORESUSPEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_IGNORESUSPEND_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_TRIGEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_TRIGEN_TRIGEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_TRIGEN_TRIGEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_TRIGEN_TRIGEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_TRIGEN_TRIGEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_TRIGEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL7_REQEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_REQEVT_REQEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_REQEVT_REQEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_REQEVT_REQEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_REQEVT_REQEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_REQEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL7_RSPEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_RSPEVT_RSPEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_RSPEVT_RSPEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_RSPEVT_RSPEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_RSPEVT_RSPEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_RSPEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL7_EVTMUX_SEL0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL0_EVTMUX_SEL0_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL0_EVTMUX_SEL0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL0_EVTMUX_SEL0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL0_EVTMUX_SEL0_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL7_EVTMUX_SEL1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL1_EVTMUX_SEL1_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL1_EVTMUX_SEL1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL1_EVTMUX_SEL1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL1_EVTMUX_SEL1_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL1_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL7_EVTMUX_SEL2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL2_EVTMUX_SEL2_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL2_EVTMUX_SEL2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL2_EVTMUX_SEL2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL2_EVTMUX_SEL2_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL2_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL7_EVTMUX_SEL3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL3_EVTMUX_SEL3_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL3_EVTMUX_SEL3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL3_EVTMUX_SEL3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL3_EVTMUX_SEL3_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_EVTMUX_SEL3_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL7_DUMP_IDENTIFIER */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_IDENTIFIER_DUMP_IDENTIFIER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_IDENTIFIER_DUMP_IDENTIFIER_RESETVAL  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_IDENTIFIER_RESETVAL  (0x00000007U)

/* CLK2_STATCOLL7_DUMP_COLLECTTIME */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_COLLECTTIME_DUMP_COLLECTTIME_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_COLLECTTIME_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_DUMP_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SLVADDR_DUMP_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SLVADDR_DUMP_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SLVADDR_DUMP_SLVADDR_RESETVAL  (0x00000019U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SLVADDR_DUMP_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SLVADDR_RESETVAL  (0x00000019U)

/* CLK2_STATCOLL7_DUMP_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MSTADDR_DUMP_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MSTADDR_DUMP_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MSTADDR_DUMP_MSTADDR_RESETVAL  (0x000000caU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MSTADDR_DUMP_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MSTADDR_RESETVAL  (0x000000caU)

/* CLK2_STATCOLL7_DUMP_SLVOFS */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SLVOFS_DUMP_SLVOFS_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SLVOFS_DUMP_SLVOFS_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SLVOFS_DUMP_SLVOFS_RESETVAL  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SLVOFS_DUMP_SLVOFS_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SLVOFS_RESETVAL   (0x00000800U)

/* CLK2_STATCOLL7_DUMP_MODE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MODE_DUMP_MODE_MANUAL_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MODE_DUMP_MODE_MANUAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MODE_DUMP_MODE_MANUAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MODE_DUMP_MODE_MANUAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MODE_DUMP_MODE_CONDITIONAL_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MODE_DUMP_MODE_CONDITIONAL_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MODE_DUMP_MODE_CONDITIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MODE_DUMP_MODE_CONDITIONAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_MODE_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL7_DUMP_SEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SEND_DUMP_SEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SEND_DUMP_SEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SEND_DUMP_SEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SEND_DUMP_SEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_SEND_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL7_DUMP_DISABLE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_DISABLE_DUMP_DISABLE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_DISABLE_DUMP_DISABLE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_DISABLE_DUMP_DISABLE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_DISABLE_DUMP_DISABLE_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_DISABLE_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_DUMP_ALARM_TRIG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_DUMP_ALARM_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_DUMP_ALARM_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_DUMP_ALARM_MODE0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_DUMP_ALARM_MODE1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_DUMP_ALARM_MODE2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_DUMP_ALARM_MODE3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_DUMP_CNT0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT0_DUMP_CNT0_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT0_DUMP_CNT0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT0_DUMP_CNT0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT0_DUMP_CNT0_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT0_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL7_DUMP_CNT1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT1_DUMP_CNT1_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT1_DUMP_CNT1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT1_DUMP_CNT1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT1_DUMP_CNT1_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT1_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL7_DUMP_CNT2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT2_DUMP_CNT2_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT2_DUMP_CNT2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT2_DUMP_CNT2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT2_DUMP_CNT2_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT2_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL7_DUMP_CNT3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT3_DUMP_CNT3_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT3_DUMP_CNT3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT3_DUMP_CNT3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT3_DUMP_CNT3_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_DUMP_CNT3_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_GLOBALEN_FILTER0_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_GLOBALEN_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_EN0_FILTER0_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_EN0_FILTER0_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_EN0_FILTER0_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_EN0_FILTER0_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_RD_FILTER0_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_RD_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_WR_FILTER0_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_WR_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER0_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP0_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP0_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP0_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_EVTINFOSEL_OP0_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_EVTINFOSEL_OP0_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_EVTINFOSEL_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_EVTINFOSEL_OP0_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP0_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_SEL_OP0_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_SEL_OP0_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_SEL_OP0_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_SEL_OP0_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP0_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_GLOBALEN_FILTER1_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_GLOBALEN_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_EN0_FILTER1_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_EN0_FILTER1_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_EN0_FILTER1_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_EN0_FILTER1_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_RD_FILTER1_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_RD_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_WR_FILTER1_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_WR_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER1_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP1_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP1_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP1_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_EVTINFOSEL_OP1_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_EVTINFOSEL_OP1_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_EVTINFOSEL_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_EVTINFOSEL_OP1_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP1_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_SEL_OP1_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_SEL_OP1_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_SEL_OP1_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_SEL_OP1_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP1_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_GLOBALEN_FILTER2_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_GLOBALEN_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_EN0_FILTER2_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_EN0_FILTER2_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_EN0_FILTER2_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_EN0_FILTER2_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_RD_FILTER2_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_RD_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_WR_FILTER2_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_WR_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER2_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP2_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP2_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP2_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_EVTINFOSEL_OP2_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_EVTINFOSEL_OP2_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_EVTINFOSEL_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_EVTINFOSEL_OP2_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP2_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_SEL_OP2_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_SEL_OP2_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_SEL_OP2_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_SEL_OP2_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP2_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_GLOBALEN_FILTER3_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_GLOBALEN_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_EN0_FILTER3_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_EN0_FILTER3_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_EN0_FILTER3_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_EN0_FILTER3_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_RD_FILTER3_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_RD_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_WR_FILTER3_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_WR_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_FILTER3_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP3_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP3_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP3_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_EVTINFOSEL_OP3_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_EVTINFOSEL_OP3_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_EVTINFOSEL_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_EVTINFOSEL_OP3_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL7_OP3_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_SEL_OP3_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_SEL_OP3_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_SEL_OP3_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_SEL_OP3_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL7_OP3_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL8_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000003aU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_COREREG_RESETVAL  (0x003a0001U)

/* CLK2_STATCOLL8_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_STDHOSTHDR_VERSIONREG_RESETVAL  (0x01000000U)

/* CLK2_STATCOLL8_EN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EN_EN_MASK             (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EN_EN_SHIFT            (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EN_EN_RESETVAL         (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EN_EN_MAX              (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EN_RESETVAL            (0x00000000U)

/* CLK2_STATCOLL8_SOFTEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_SOFTEN_SOFTEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_SOFTEN_SOFTEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_SOFTEN_SOFTEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_SOFTEN_SOFTEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_SOFTEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL8_IGNORESUSPEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_IGNORESUSPEND_IGNORESUSPEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_IGNORESUSPEND_IGNORESUSPEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_IGNORESUSPEND_IGNORESUSPEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_IGNORESUSPEND_IGNORESUSPEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_IGNORESUSPEND_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_TRIGEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_TRIGEN_TRIGEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_TRIGEN_TRIGEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_TRIGEN_TRIGEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_TRIGEN_TRIGEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_TRIGEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL8_REQEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_REQEVT_REQEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_REQEVT_REQEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_REQEVT_REQEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_REQEVT_REQEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_REQEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL8_RSPEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_RSPEVT_RSPEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_RSPEVT_RSPEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_RSPEVT_RSPEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_RSPEVT_RSPEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_RSPEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL8_EVTMUX_SEL0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL0_EVTMUX_SEL0_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL0_EVTMUX_SEL0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL0_EVTMUX_SEL0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL0_EVTMUX_SEL0_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL8_EVTMUX_SEL1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL1_EVTMUX_SEL1_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL1_EVTMUX_SEL1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL1_EVTMUX_SEL1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL1_EVTMUX_SEL1_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL1_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL8_EVTMUX_SEL2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL2_EVTMUX_SEL2_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL2_EVTMUX_SEL2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL2_EVTMUX_SEL2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL2_EVTMUX_SEL2_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL2_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL8_EVTMUX_SEL3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL3_EVTMUX_SEL3_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL3_EVTMUX_SEL3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL3_EVTMUX_SEL3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL3_EVTMUX_SEL3_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_EVTMUX_SEL3_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL8_DUMP_IDENTIFIER */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_IDENTIFIER_DUMP_IDENTIFIER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_IDENTIFIER_DUMP_IDENTIFIER_RESETVAL  (0x00000008U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_IDENTIFIER_RESETVAL  (0x00000008U)

/* CLK2_STATCOLL8_DUMP_COLLECTTIME */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_COLLECTTIME_DUMP_COLLECTTIME_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_COLLECTTIME_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_DUMP_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SLVADDR_DUMP_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SLVADDR_DUMP_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SLVADDR_DUMP_SLVADDR_RESETVAL  (0x00000019U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SLVADDR_DUMP_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SLVADDR_RESETVAL  (0x00000019U)

/* CLK2_STATCOLL8_DUMP_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MSTADDR_DUMP_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MSTADDR_DUMP_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MSTADDR_DUMP_MSTADDR_RESETVAL  (0x000000ceU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MSTADDR_DUMP_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MSTADDR_RESETVAL  (0x000000ceU)

/* CLK2_STATCOLL8_DUMP_SLVOFS */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SLVOFS_DUMP_SLVOFS_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SLVOFS_DUMP_SLVOFS_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SLVOFS_DUMP_SLVOFS_RESETVAL  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SLVOFS_DUMP_SLVOFS_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SLVOFS_RESETVAL   (0x00000800U)

/* CLK2_STATCOLL8_DUMP_MODE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MODE_DUMP_MODE_MANUAL_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MODE_DUMP_MODE_MANUAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MODE_DUMP_MODE_MANUAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MODE_DUMP_MODE_MANUAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MODE_DUMP_MODE_CONDITIONAL_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MODE_DUMP_MODE_CONDITIONAL_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MODE_DUMP_MODE_CONDITIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MODE_DUMP_MODE_CONDITIONAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_MODE_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL8_DUMP_SEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SEND_DUMP_SEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SEND_DUMP_SEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SEND_DUMP_SEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SEND_DUMP_SEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_SEND_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL8_DUMP_DISABLE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_DISABLE_DUMP_DISABLE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_DISABLE_DUMP_DISABLE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_DISABLE_DUMP_DISABLE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_DISABLE_DUMP_DISABLE_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_DISABLE_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_DUMP_ALARM_TRIG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_DUMP_ALARM_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_DUMP_ALARM_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_DUMP_ALARM_MODE0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_DUMP_ALARM_MODE1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_DUMP_ALARM_MODE2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_DUMP_ALARM_MODE3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_DUMP_CNT0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT0_DUMP_CNT0_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT0_DUMP_CNT0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT0_DUMP_CNT0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT0_DUMP_CNT0_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT0_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL8_DUMP_CNT1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT1_DUMP_CNT1_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT1_DUMP_CNT1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT1_DUMP_CNT1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT1_DUMP_CNT1_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT1_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL8_DUMP_CNT2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT2_DUMP_CNT2_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT2_DUMP_CNT2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT2_DUMP_CNT2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT2_DUMP_CNT2_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT2_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL8_DUMP_CNT3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT3_DUMP_CNT3_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT3_DUMP_CNT3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT3_DUMP_CNT3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT3_DUMP_CNT3_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_DUMP_CNT3_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_GLOBALEN_FILTER0_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_GLOBALEN_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_EN0_FILTER0_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_EN0_FILTER0_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_EN0_FILTER0_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_EN0_FILTER0_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_RD_FILTER0_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_RD_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_WR_FILTER0_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_WR_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER0_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP0_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP0_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP0_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_EVTINFOSEL_OP0_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_EVTINFOSEL_OP0_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_EVTINFOSEL_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_EVTINFOSEL_OP0_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP0_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_SEL_OP0_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_SEL_OP0_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_SEL_OP0_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_SEL_OP0_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP0_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_GLOBALEN_FILTER1_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_GLOBALEN_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_EN0_FILTER1_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_EN0_FILTER1_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_EN0_FILTER1_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_EN0_FILTER1_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_RD_FILTER1_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_RD_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_WR_FILTER1_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_WR_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER1_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP1_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP1_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP1_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_EVTINFOSEL_OP1_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_EVTINFOSEL_OP1_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_EVTINFOSEL_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_EVTINFOSEL_OP1_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP1_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_SEL_OP1_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_SEL_OP1_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_SEL_OP1_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_SEL_OP1_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP1_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_GLOBALEN_FILTER2_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_GLOBALEN_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_EN0_FILTER2_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_EN0_FILTER2_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_EN0_FILTER2_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_EN0_FILTER2_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_RD_FILTER2_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_RD_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_WR_FILTER2_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_WR_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER2_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP2_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP2_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP2_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_EVTINFOSEL_OP2_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_EVTINFOSEL_OP2_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_EVTINFOSEL_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_EVTINFOSEL_OP2_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP2_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_SEL_OP2_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_SEL_OP2_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_SEL_OP2_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_SEL_OP2_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP2_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_GLOBALEN_FILTER3_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_GLOBALEN_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_EN0_FILTER3_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_EN0_FILTER3_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_EN0_FILTER3_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_EN0_FILTER3_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_RD_FILTER3_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_RD_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_WR_FILTER3_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_WR_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_FILTER3_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP3_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP3_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP3_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_EVTINFOSEL_OP3_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_EVTINFOSEL_OP3_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_EVTINFOSEL_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_EVTINFOSEL_OP3_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL8_OP3_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_SEL_OP3_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_SEL_OP3_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_SEL_OP3_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_SEL_OP3_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL8_OP3_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL9_STDHOSTHDR_COREREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_UNDEFINED  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_VENDORCODE_ARTERIS  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MASK  (0x003F0000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_SHIFT  (16U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_RESETVAL  (0x0000003aU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_COREREG_STDHOSTHDR_COREREG_CORECODE_MAX  (0x0000003fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_COREREG_RESETVAL  (0x003a0001U)

/* CLK2_STATCOLL9_STDHOSTHDR_VERSIONREG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MASK  (0x00FFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM_MAX  (0x00ffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MASK  (0xFF000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_SHIFT  (24U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_RESETVAL  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_VERSIONREG_STDHOSTHDR_VERSIONREG_REVISIONID_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_STDHOSTHDR_VERSIONREG_RESETVAL  (0x01000000U)

/* CLK2_STATCOLL9_EN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EN_EN_MASK             (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EN_EN_SHIFT            (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EN_EN_RESETVAL         (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EN_EN_MAX              (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EN_RESETVAL            (0x00000000U)

/* CLK2_STATCOLL9_SOFTEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_SOFTEN_SOFTEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_SOFTEN_SOFTEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_SOFTEN_SOFTEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_SOFTEN_SOFTEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_SOFTEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL9_IGNORESUSPEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_IGNORESUSPEND_IGNORESUSPEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_IGNORESUSPEND_IGNORESUSPEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_IGNORESUSPEND_IGNORESUSPEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_IGNORESUSPEND_IGNORESUSPEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_IGNORESUSPEND_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_TRIGEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_TRIGEN_TRIGEN_MASK     (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_TRIGEN_TRIGEN_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_TRIGEN_TRIGEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_TRIGEN_TRIGEN_MAX      (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_TRIGEN_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL9_REQEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_REQEVT_REQEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_REQEVT_REQEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_REQEVT_REQEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_REQEVT_REQEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_REQEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL9_RSPEVT */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_RSPEVT_RSPEVT_MASK     (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_RSPEVT_RSPEVT_SHIFT    (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_RSPEVT_RSPEVT_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_RSPEVT_RSPEVT_MAX      (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_RSPEVT_RESETVAL        (0x00000000U)

/* CLK2_STATCOLL9_EVTMUX_SEL0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL0_EVTMUX_SEL0_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL0_EVTMUX_SEL0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL0_EVTMUX_SEL0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL0_EVTMUX_SEL0_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL9_EVTMUX_SEL1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL1_EVTMUX_SEL1_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL1_EVTMUX_SEL1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL1_EVTMUX_SEL1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL1_EVTMUX_SEL1_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL1_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL9_EVTMUX_SEL2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL2_EVTMUX_SEL2_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL2_EVTMUX_SEL2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL2_EVTMUX_SEL2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL2_EVTMUX_SEL2_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL2_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL9_EVTMUX_SEL3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL3_EVTMUX_SEL3_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL3_EVTMUX_SEL3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL3_EVTMUX_SEL3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL3_EVTMUX_SEL3_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_EVTMUX_SEL3_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL9_DUMP_IDENTIFIER */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MASK  (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_IDENTIFIER_DUMP_IDENTIFIER_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_IDENTIFIER_DUMP_IDENTIFIER_RESETVAL  (0x00000009U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_IDENTIFIER_DUMP_IDENTIFIER_MAX  (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_IDENTIFIER_RESETVAL  (0x00000009U)

/* CLK2_STATCOLL9_DUMP_COLLECTTIME */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_COLLECTTIME_DUMP_COLLECTTIME_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_COLLECTTIME_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_COLLECTTIME_DUMP_COLLECTTIME_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_COLLECTTIME_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_DUMP_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SLVADDR_DUMP_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SLVADDR_DUMP_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SLVADDR_DUMP_SLVADDR_RESETVAL  (0x00000019U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SLVADDR_DUMP_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SLVADDR_RESETVAL  (0x00000019U)

/* CLK2_STATCOLL9_DUMP_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MSTADDR_DUMP_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MSTADDR_DUMP_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MSTADDR_DUMP_MSTADDR_RESETVAL  (0x000000f2U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MSTADDR_DUMP_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MSTADDR_RESETVAL  (0x000000f2U)

/* CLK2_STATCOLL9_DUMP_SLVOFS */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SLVOFS_DUMP_SLVOFS_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SLVOFS_DUMP_SLVOFS_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SLVOFS_DUMP_SLVOFS_RESETVAL  (0x00000800U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SLVOFS_DUMP_SLVOFS_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SLVOFS_RESETVAL   (0x00000800U)

/* CLK2_STATCOLL9_DUMP_MODE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MODE_DUMP_MODE_MANUAL_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MODE_DUMP_MODE_MANUAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MODE_DUMP_MODE_MANUAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MODE_DUMP_MODE_MANUAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MODE_DUMP_MODE_CONDITIONAL_MASK  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MODE_DUMP_MODE_CONDITIONAL_SHIFT  (1U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MODE_DUMP_MODE_CONDITIONAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MODE_DUMP_MODE_CONDITIONAL_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_MODE_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL9_DUMP_SEND */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SEND_DUMP_SEND_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SEND_DUMP_SEND_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SEND_DUMP_SEND_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SEND_DUMP_SEND_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_SEND_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL9_DUMP_DISABLE */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_DISABLE_DUMP_DISABLE_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_DISABLE_DUMP_DISABLE_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_DISABLE_DUMP_DISABLE_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_DISABLE_DUMP_DISABLE_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_DISABLE_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_DUMP_ALARM_TRIG */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_TRIG_DUMP_ALARM_TRIG_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_TRIG_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_DUMP_ALARM_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MINVAL_DUMP_ALARM_MINVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_DUMP_ALARM_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MAXVAL_DUMP_ALARM_MAXVAL_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_DUMP_ALARM_MODE0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE0_DUMP_ALARM_MODE0_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE0_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_DUMP_ALARM_MODE1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE1_DUMP_ALARM_MODE1_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE1_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_DUMP_ALARM_MODE2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE2_DUMP_ALARM_MODE2_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE2_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_DUMP_ALARM_MODE3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_OFF  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MAX  (0x00000002U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE3_DUMP_ALARM_MODE3_MIN_MAX  (0x00000003U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_ALARM_MODE3_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_DUMP_CNT0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT0_DUMP_CNT0_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT0_DUMP_CNT0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT0_DUMP_CNT0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT0_DUMP_CNT0_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT0_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL9_DUMP_CNT1 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT1_DUMP_CNT1_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT1_DUMP_CNT1_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT1_DUMP_CNT1_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT1_DUMP_CNT1_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT1_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL9_DUMP_CNT2 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT2_DUMP_CNT2_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT2_DUMP_CNT2_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT2_DUMP_CNT2_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT2_DUMP_CNT2_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT2_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL9_DUMP_CNT3 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT3_DUMP_CNT3_MASK  (0xFFFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT3_DUMP_CNT3_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT3_DUMP_CNT3_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT3_DUMP_CNT3_MAX  (0xffffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_DUMP_CNT3_RESETVAL     (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_GLOBALEN_FILTER0_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_GLOBALEN_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_GLOBALEN_FILTER0_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_EN0_FILTER0_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_EN0_FILTER0_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_EN0_FILTER0_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_EN0_FILTER0_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_RD_FILTER0_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_RD_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_RD_FILTER0_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_WR_FILTER0_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_WR_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_WR_FILTER0_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_MSTADDR_FILTER0_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_SLVADDR_FILTER0_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_ERR_FILTER0_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_REQUSERINFO_FILTER0_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_RSPUSERINFO_FILTER0_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_RD_FILTER0_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_WR_FILTER0_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_MSTADDR_FILTER0_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_SLVADDR_FILTER0_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_ERR_FILTER0_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_REQUSERINFO_FILTER0_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER0_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_RSPUSERINFO_FILTER0_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER0_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP0_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_THRESHOLD_MINVAL_OP0_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP0_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_THRESHOLD_MAXVAL_OP0_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP0_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_EVTINFOSEL_OP0_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_EVTINFOSEL_OP0_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_EVTINFOSEL_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_EVTINFOSEL_OP0_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_EVTINFOSEL_OP0_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP0_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_SEL_OP0_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_SEL_OP0_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_SEL_OP0_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_SEL_OP0_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP0_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_GLOBALEN_FILTER1_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_GLOBALEN_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_GLOBALEN_FILTER1_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_EN0_FILTER1_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_EN0_FILTER1_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_EN0_FILTER1_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_EN0_FILTER1_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_RD_FILTER1_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_RD_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_RD_FILTER1_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_WR_FILTER1_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_WR_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_WR_FILTER1_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_MSTADDR_FILTER1_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_SLVADDR_FILTER1_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_ERR_FILTER1_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_REQUSERINFO_FILTER1_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_RSPUSERINFO_FILTER1_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_RD_FILTER1_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_WR_FILTER1_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_MSTADDR_FILTER1_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_SLVADDR_FILTER1_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_ERR_FILTER1_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_REQUSERINFO_FILTER1_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER1_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_RSPUSERINFO_FILTER1_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER1_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP1_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_THRESHOLD_MINVAL_OP1_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP1_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_THRESHOLD_MAXVAL_OP1_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP1_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_EVTINFOSEL_OP1_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_EVTINFOSEL_OP1_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_EVTINFOSEL_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_EVTINFOSEL_OP1_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_EVTINFOSEL_OP1_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP1_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_SEL_OP1_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_SEL_OP1_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_SEL_OP1_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_SEL_OP1_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP1_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_GLOBALEN_FILTER2_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_GLOBALEN_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_GLOBALEN_FILTER2_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_EN0_FILTER2_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_EN0_FILTER2_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_EN0_FILTER2_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_EN0_FILTER2_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_RD_FILTER2_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_RD_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_RD_FILTER2_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_WR_FILTER2_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_WR_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_WR_FILTER2_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_MSTADDR_FILTER2_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_SLVADDR_FILTER2_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_ERR_FILTER2_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_REQUSERINFO_FILTER2_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_RSPUSERINFO_FILTER2_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_RD_FILTER2_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_WR_FILTER2_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_MSTADDR_FILTER2_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_SLVADDR_FILTER2_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_ERR_FILTER2_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_REQUSERINFO_FILTER2_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER2_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_RSPUSERINFO_FILTER2_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER2_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP2_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_THRESHOLD_MINVAL_OP2_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP2_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_THRESHOLD_MAXVAL_OP2_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP2_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_EVTINFOSEL_OP2_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_EVTINFOSEL_OP2_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_EVTINFOSEL_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_EVTINFOSEL_OP2_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_EVTINFOSEL_OP2_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP2_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_SEL_OP2_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_SEL_OP2_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_SEL_OP2_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_SEL_OP2_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP2_SEL_RESETVAL       (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_GLOBALEN */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_GLOBALEN_FILTER3_GLOBALEN_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_GLOBALEN_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_GLOBALEN_FILTER3_GLOBALEN_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_GLOBALEN_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_EN0 */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_EN0_FILTER3_EN0_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_EN0_FILTER3_EN0_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_EN0_FILTER3_EN0_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_EN0_FILTER3_EN0_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_EN0_RESETVAL   (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MASK0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_RD_FILTER3_MASK0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_RD_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_RD_FILTER3_MASK0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MASK0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_WR_FILTER3_MASK0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_WR_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_WR_FILTER3_MASK0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MASK0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_MSTADDR_FILTER3_MASK0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MASK0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_SLVADDR_FILTER3_MASK0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MASK0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_ERR_FILTER3_MASK0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MASK0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_REQUSERINFO_FILTER3_MASK0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MASK0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_RSPUSERINFO_FILTER3_MASK0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MASK0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MATCH0_RD */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_RD_FILTER3_MATCH0_RD_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_RD_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MATCH0_WR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_WR_FILTER3_MATCH0_WR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_WR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MATCH0_MSTADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MASK  (0x000000FFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_MSTADDR_FILTER3_MATCH0_MSTADDR_MAX  (0x000000ffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_MSTADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MATCH0_SLVADDR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MASK  (0x0000007FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_SLVADDR_FILTER3_MATCH0_SLVADDR_MAX  (0x0000007fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_SLVADDR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MATCH0_ERR */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MASK  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_ERR_FILTER3_MATCH0_ERR_MAX  (0x00000001U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_ERR_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MATCH0_REQUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MASK  (0x0FFFFFFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_REQUSERINFO_FILTER3_MATCH0_REQUSERINFO_MAX  (0x0fffffffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_REQUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_FILTER3_MATCH0_RSPUSERINFO */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MASK  (0x00000007U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_RSPUSERINFO_FILTER3_MATCH0_RSPUSERINFO_MAX  (0x00000007U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_FILTER3_MATCH0_RSPUSERINFO_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP3_THRESHOLD_MINVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_THRESHOLD_MINVAL_OP3_THRESHOLD_MINVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_THRESHOLD_MINVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP3_THRESHOLD_MAXVAL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MASK  (0x00001FFFU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_THRESHOLD_MAXVAL_OP3_THRESHOLD_MAXVAL_MAX  (0x00001fffU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_THRESHOLD_MAXVAL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP3_EVTINFOSEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_EVTINFOSEL_OP3_EVTINFOSEL_MASK  (0x00000003U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_EVTINFOSEL_OP3_EVTINFOSEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_EVTINFOSEL_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LEN  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_EVTINFOSEL_OP3_EVTINFOSEL_PRESS  (0x00000001U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_EVTINFOSEL_OP3_EVTINFOSEL_LATENCY  (0x00000002U)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_EVTINFOSEL_RESETVAL  (0x00000000U)

/* CLK2_STATCOLL9_OP3_SEL */

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_SEL_OP3_SEL_MASK   (0x0000000FU)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_SEL_OP3_SEL_SHIFT  (0U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_SEL_OP3_SEL_RESETVAL  (0x00000000U)
#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_SEL_OP3_SEL_MAX    (0x0000000fU)

#define CSL_L3_NOC_AVATAR_CLK2_STATCOLL9_OP3_SEL_RESETVAL       (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
