
         Lattice Mapping Report File for Design Module 'topgeneric01'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     generic01_generic01.ngd -o generic01_generic01_map.ncd -pr
     generic01_generic01.prf -mp generic01_generic01.mrp -lpf C:/Users/ELITH/Doc
     uments/GitHub/arqui3CM3/generic01/generic01/generic01_generic01_synplify.lp
     f -lpf C:/Users/ELITH/Documents/GitHub/arqui3CM3/generic01/generic01.lpf -c
     0 -gui -msgset
     C:/Users/ELITH/Documents/GitHub/arqui3CM3/generic01/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.1.119
Mapped on:  12/11/17  20:11:57

Design Summary
--------------

   Number of registers:    172 out of  7209 (2%)
      PFU registers:          154 out of  6864 (2%)
      PIO registers:           18 out of   345 (5%)
   Number of SLICEs:       201 out of  3432 (6%)
      SLICEs as Logic/ROM:    201 out of  3432 (6%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:        380 out of  6864 (6%)
      Number used as logic LUTs:        356
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 46 + 4(JTAG) out of 115 (43%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net G00.sclk_0: 118 loads, 118 rising, 0 falling (Driver: G00/D00/OSCInst0

                                    Page 1




Design:  topgeneric01                                  Date:  12/11/17  20:11:57

Design Summary (cont)
---------------------
     )
   Number of Clock Enables:  13
     Net aux_RNIBD8VD: 16 loads, 0 LSLICEs
     Net aux_RNIT0L6E: 1 loads, 0 LSLICEs
     Net G_11: 42 loads, 41 LSLICEs
     Net G01/un1_codopga_RNIIVPAE: 4 loads, 4 LSLICEs
     Net G02/outgx_1ce[0]: 4 loads, 4 LSLICEs
     Net G03/un1_codopgo_RNIGEPHE: 4 loads, 4 LSLICEs
     Net G05/un1_codopgadd_RNIFGN7F: 5 loads, 5 LSLICEs
     Net G06/aux_0_sqmuxa_RNIJU0HF: 5 loads, 5 LSLICEs
     Net G08/outgnot_1ce[0]: 4 loads, 4 LSLICEs
     Net G09/un1_codopgnand_RNI8U5FE: 4 loads, 4 LSLICEs
     Net G10/un1_codopgnor_RNI0DHHE: 4 loads, 4 LSLICEs
     Net G11/outgxnor_1ce[0]: 4 loads, 4 LSLICEs
     Net G13/aux_RNIJHO8E: 8 loads, 8 LSLICEs
   Number of LSRs:  2
     Net G_13: 16 loads, 0 LSLICEs
     Net G00/DO1/N_32_i: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net G_11: 55 loads
     Net outFlagg0_c: 42 loads
     Net portgA0_c[0]: 24 loads
     Net portgA0_c[7]: 24 loads
     Net portgA0_c[2]: 23 loads
     Net portgA0_c[6]: 23 loads
     Net portgB0_c[0]: 23 loads
     Net portgB0_c[2]: 23 loads
     Net portgB0_c[6]: 23 loads
     Net portgB0_c[7]: 23 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| inFlagg0            | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  topgeneric01                                  Date:  12/11/17  20:11:57

IO (PIO) Attributes (cont)
--------------------------
| outg0[15]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[14]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[13]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[12]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[11]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[10]           | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[9]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[8]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[7]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[6]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[5]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[4]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[3]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[2]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[1]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[0]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| portgB0[7]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[6]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[5]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[4]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[3]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[2]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[1]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[0]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[7]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[6]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[5]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[4]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  topgeneric01                                  Date:  12/11/17  20:11:57

IO (PIO) Attributes (cont)
--------------------------
| portgA0[3]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[2]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[1]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[0]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| overLED0            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outFlagg0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codop0[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codop0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codop0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codop0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codop0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| enableg0            | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block G00/DO1/VCC undriven or does not drive anything - clipped.
Block G04/S09/FA01/HA02/GND undriven or does not drive anything - clipped.
Block G04/S09/FA03/GND undriven or does not drive anything - clipped.
Block G04/S19/GND undriven or does not drive anything - clipped.
Block G07/GND undriven or does not drive anything - clipped.
Block G07/VCC undriven or does not drive anything - clipped.
Block G12/M11/GND undriven or does not drive anything - clipped.
Block G12/M12/GND undriven or does not drive anything - clipped.
Block G12/M13/GND undriven or does not drive anything - clipped.
Block G12/M14/GND undriven or does not drive anything - clipped.
Block G12/M15/GND undriven or does not drive anything - clipped.
Block G12/M24/Fa02/HA01/GND undriven or does not drive anything - clipped.
Block G12/M33/FA01/HA01/GND undriven or does not drive anything - clipped.
Block G12/M33/FA01/HA02/GND undriven or does not drive anything - clipped.
Block G12/M37/FA01/HA02/GND undriven or does not drive anything - clipped.
Block G12/M49/FA01/HA01/GND undriven or does not drive anything - clipped.
Block G12/M49/FA01/HA02/GND undriven or does not drive anything - clipped.
Block G12/M50/FA01/HA02/GND undriven or does not drive anything - clipped.
Block G12/M66/FA01/HA02/GND undriven or does not drive anything - clipped.

                                    Page 4




Design:  topgeneric01                                  Date:  12/11/17  20:11:57

Removed logic (cont)
--------------------
Block G12/M71/FA01/HA02/GND undriven or does not drive anything - clipped.
Block G12/M82/FA01/HA02/GND undriven or does not drive anything - clipped.
Block G12/M98/FA01/HA02/GND undriven or does not drive anything - clipped.
Block G12/M114/FA01/HA02/GND undriven or does not drive anything - clipped.
Block G12/M116/Fa02/HA02/GND undriven or does not drive anything - clipped.
Block G13/VCC undriven or does not drive anything - clipped.
Block G13/GND undriven or does not drive anything - clipped.
Block G11/GND undriven or does not drive anything - clipped.
Block G11/VCC undriven or does not drive anything - clipped.
Block G10/GND undriven or does not drive anything - clipped.
Block G10/VCC undriven or does not drive anything - clipped.
Block G09/GND undriven or does not drive anything - clipped.
Block G09/VCC undriven or does not drive anything - clipped.
Block G08/GND undriven or does not drive anything - clipped.
Block G08/VCC undriven or does not drive anything - clipped.
Block G06/GND undriven or does not drive anything - clipped.
Block G06/VCC undriven or does not drive anything - clipped.
Block G05/GND undriven or does not drive anything - clipped.
Block G05/VCC undriven or does not drive anything - clipped.
Block G03/GND undriven or does not drive anything - clipped.
Block G03/VCC undriven or does not drive anything - clipped.
Block G02/GND undriven or does not drive anything - clipped.
Block G02/VCC undriven or does not drive anything - clipped.
Block G01/GND undriven or does not drive anything - clipped.
Block G01/VCC undriven or does not drive anything - clipped.
Signal G00/D00/GND undriven or does not drive anything - clipped.
Signal G00/DO1/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal G00/D00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Signal G00/DO1/un2_sdiv_s_21_0_S1 undriven or does not drive anything - clipped.
     
Signal G00/DO1/un2_sdiv_s_21_0_COUT undriven or does not drive anything -
     clipped.
Signal G00/DO1/un2_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal G00/DO1/N_1 undriven or does not drive anything - clipped.
Block G00/D00/GND was optimized away.
Block G00/DO1/GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                G00/D00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     G00.sclk_0
  OSC Nominal Frequency (MHz):                      2.08


                                    Page 5




Design:  topgeneric01                                  Date:  12/11/17  20:11:57

ASIC Components
---------------

Instance Name: G00/D00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 61 MB
        














































                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
