=====
SETUP
0.733
17.230
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_1_s
14.744
15.197
w_sdram_d_1_s0
16.660
17.230
u_sdram/ff_wdata_1_s0
17.230
=====
SETUP
1.255
16.708
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_7_s1
14.763
15.134
w_sdram_d_7_s0
16.138
16.708
u_sdram/ff_wdata_7_s0
16.708
=====
SETUP
1.259
16.703
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_0_s
14.575
15.028
w_sdram_d_0_s0
16.332
16.703
u_sdram/ff_wdata_0_s0
16.703
=====
SETUP
1.339
16.624
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_2_s
14.575
15.028
w_sdram_d_2_s0
16.253
16.624
u_sdram/ff_wdata_2_s0
16.624
=====
SETUP
1.500
16.463
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_3_s
14.575
15.028
w_sdram_d_3_s0
16.001
16.463
u_sdram/ff_wdata_3_s0
16.463
=====
SETUP
1.542
16.420
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_0_s
14.575
15.028
u_ppi/u_ppi_0/ff_port_a_0_s0
16.420
=====
SETUP
1.561
16.402
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_1_s
14.744
15.197
u_ppi/u_ppi_0/ff_port_a_1_s0
16.402
=====
SETUP
1.578
16.384
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_6_s
14.575
15.028
w_sdram_d_6_s0
16.013
16.384
u_sdram/ff_wdata_6_s0
16.384
=====
SETUP
1.617
16.346
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_4_s
14.575
15.092
u_ppi/u_ppi_0/ff_port_c_4_s0
16.346
=====
SETUP
1.653
16.310
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_7_s1
14.763
15.134
u_ppi/u_ppi_0/ff_port_c_7_s0
16.310
=====
SETUP
1.663
16.300
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_0_s
14.575
15.028
u_ppi/u_ppi_0/ff_port_c_0_s0
16.300
=====
SETUP
1.680
16.283
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_5_s
14.575
15.092
w_sdram_d_5_s0
15.912
16.283
u_sdram/ff_wdata_5_s0
16.283
=====
SETUP
1.693
16.270
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_4_s
14.575
15.092
w_sdram_d_4_s0
15.899
16.270
u_sdram/ff_wdata_4_s0
16.270
=====
SETUP
1.727
16.236
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_3_s
14.575
15.028
u_ppi/u_ppi_0/ff_port_a_3_s0
16.236
=====
SETUP
1.803
16.159
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_1_s
14.744
15.197
u_ppi/u_ppi_0/ff_port_c_1_s0
16.159
=====
SETUP
1.814
16.149
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_4_s
14.575
15.092
u_ppi/u_ppi_0/ff_port_a_4_s0
16.149
=====
SETUP
1.436
16.549
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_0_s
14.575
15.028
u_z80/ff_dinst_0_s0
16.549
=====
SETUP
1.480
16.505
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_1_s
14.744
15.197
u_z80/ff_di_reg_1_s0
16.505
=====
SETUP
1.568
16.416
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_2_s
14.575
15.028
u_z80/ff_di_reg_2_s0
16.416
=====
SETUP
1.568
16.416
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_2_s
14.575
15.028
u_z80/ff_dinst_2_s0
16.416
=====
SETUP
1.685
16.300
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_0_s
14.575
15.028
u_z80/ff_di_reg_0_s0
16.300
=====
SETUP
1.728
16.257
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_1_s
14.744
15.197
u_z80/ff_dinst_1_s0
16.257
=====
SETUP
1.748
16.237
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_4_s
14.575
15.092
u_z80/ff_dinst_4_s0
16.237
=====
SETUP
1.796
16.189
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_7_s1
14.763
15.134
u_z80/ff_di_reg_7_s0
16.189
=====
SETUP
1.817
16.168
17.985
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/u_mcode/imode_Z_1_s0
9.417
9.788
u_z80/u_cz80/u_mcode/mcycles_d_1_s25
10.053
10.608
u_z80/n279_s19
12.200
12.662
u_z80/n279_s8
12.663
13.180
u_z80/n279_s4
13.427
13.798
u_z80/d_Z_4_s
14.575
15.092
u_z80/ff_di_reg_4_s0
16.168
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.213
6.077
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_4_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_4_s
6.077
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.223
5.955
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_5_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.955
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_6_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_6_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_3_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_3_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.225
6.089
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.089
=====
HOLD
0.227
5.959
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_8_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.959
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_2_s0
5.945
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_3_s0
5.945
=====
HOLD
0.333
6.065
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_1_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_4_s
6.065
=====
HOLD
0.334
6.067
5.733
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_address_11_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_4_s
6.067
=====
HOLD
0.335
6.199
5.864
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_wdata_5_s0
5.615
5.817
u_vram/ff_ram_ff_ram_0_5_s
6.199
