// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module gemver_gemver_Pipeline_VITIS_LOOP_14_1_loop_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        u1_address0,
        u1_ce0,
        u1_q0,
        u2_address0,
        u2_ce0,
        u2_q0,
        v1_address0,
        v1_ce0,
        v1_q0,
        v2_address0,
        v2_ce0,
        v2_q0,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_address1,
        A_ce1,
        A_q1,
        grp_fu_76_p_din0,
        grp_fu_76_p_din1,
        grp_fu_76_p_opcode,
        grp_fu_76_p_dout0,
        grp_fu_76_p_ce,
        grp_fu_80_p_din0,
        grp_fu_80_p_din1,
        grp_fu_80_p_dout0,
        grp_fu_80_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] u1_address0;
output   u1_ce0;
input  [31:0] u1_q0;
output  [7:0] u2_address0;
output   u2_ce0;
input  [31:0] u2_q0;
output  [7:0] v1_address0;
output   v1_ce0;
input  [31:0] v1_q0;
output  [7:0] v2_address0;
output   v2_ce0;
input  [31:0] v2_q0;
output  [15:0] A_address0;
output   A_ce0;
output   A_we0;
output  [31:0] A_d0;
output  [15:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [31:0] grp_fu_76_p_din0;
output  [31:0] grp_fu_76_p_din1;
output  [1:0] grp_fu_76_p_opcode;
input  [31:0] grp_fu_76_p_dout0;
output   grp_fu_76_p_ce;
output  [31:0] grp_fu_80_p_din0;
output  [31:0] grp_fu_80_p_din1;
input  [31:0] grp_fu_80_p_dout0;
output   grp_fu_80_p_ce;

reg ap_idle;
reg u1_ce0;
reg u2_ce0;
reg v1_ce0;
reg v2_ce0;
reg A_ce0;
reg A_we0;
reg A_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln14_fu_176_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln18_fu_194_p2;
reg   [0:0] icmp_ln18_reg_364;
reg   [0:0] icmp_ln18_reg_364_pp0_iter2_reg;
reg   [0:0] icmp_ln18_reg_364_pp0_iter3_reg;
reg   [0:0] icmp_ln18_reg_364_pp0_iter4_reg;
reg   [0:0] icmp_ln18_reg_364_pp0_iter5_reg;
reg   [0:0] icmp_ln18_reg_364_pp0_iter6_reg;
reg   [0:0] icmp_ln18_reg_364_pp0_iter7_reg;
reg   [0:0] icmp_ln18_reg_364_pp0_iter8_reg;
reg   [0:0] icmp_ln18_reg_364_pp0_iter9_reg;
wire   [8:0] select_ln13_fu_200_p3;
reg   [8:0] select_ln13_reg_369;
reg   [8:0] select_ln13_reg_369_pp0_iter2_reg;
reg   [8:0] select_ln13_reg_369_pp0_iter3_reg;
reg   [8:0] select_ln13_reg_369_pp0_iter4_reg;
reg   [8:0] select_ln13_reg_369_pp0_iter5_reg;
reg   [8:0] select_ln13_reg_369_pp0_iter6_reg;
reg   [8:0] select_ln13_reg_369_pp0_iter7_reg;
reg   [8:0] select_ln13_reg_369_pp0_iter8_reg;
reg   [8:0] select_ln13_reg_369_pp0_iter9_reg;
reg   [31:0] u1_load_reg_394;
reg   [31:0] u2_load_reg_399;
reg   [31:0] v1_load_reg_404;
reg   [31:0] v2_load_reg_409;
wire   [31:0] u11_fu_255_p1;
wire   [31:0] bitcast_ln19_fu_263_p1;
reg   [31:0] mul_reg_434;
wire   [31:0] grp_fu_149_p2;
reg   [31:0] mul1_reg_439;
reg   [15:0] A_addr_reg_444;
reg   [15:0] A_addr_reg_444_pp0_iter11_reg;
reg   [15:0] A_addr_reg_444_pp0_iter12_reg;
reg   [15:0] A_addr_reg_444_pp0_iter13_reg;
reg   [15:0] A_addr_reg_444_pp0_iter14_reg;
reg   [15:0] A_addr_reg_444_pp0_iter15_reg;
reg   [15:0] A_addr_reg_444_pp0_iter16_reg;
reg   [31:0] add_reg_450;
reg   [31:0] A_load_reg_455;
wire   [31:0] grp_fu_141_p2;
reg   [31:0] add1_reg_465;
wire   [63:0] zext_ln14_fu_222_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln18_fu_228_p1;
wire   [63:0] zext_ln19_fu_297_p1;
reg   [8:0] j_fu_48;
wire   [8:0] add_ln18_fu_234_p2;
wire    ap_loop_init;
reg   [16:0] add_ln201_fu_52;
wire   [16:0] add_ln20_fu_302_p2;
reg   [8:0] i_fu_56;
wire   [8:0] select_ln14_1_fu_214_p3;
reg   [16:0] ii_fu_60;
wire   [16:0] select_ln14_fu_277_p3;
reg   [16:0] indvar_flatten_fu_64;
wire   [16:0] add_ln14_fu_182_p2;
wire   [31:0] grp_fu_141_p0;
wire   [31:0] grp_fu_149_p0;
wire   [31:0] grp_fu_149_p1;
wire   [8:0] add_ln14_1_fu_208_p2;
wire   [15:0] zext_ln18_1_fu_288_p1;
wire   [15:0] trunc_ln14_fu_284_p1;
wire   [15:0] add_ln19_fu_291_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage0_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 j_fu_48 = 9'd0;
#0 add_ln201_fu_52 = 17'd0;
#0 i_fu_56 = 9'd0;
#0 ii_fu_60 = 17'd0;
#0 indvar_flatten_fu_64 = 17'd0;
#0 ap_done_reg = 1'b0;
end

gemver_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_141_p0),
    .din1(add_reg_450),
    .ce(1'b1),
    .dout(grp_fu_141_p2)
);

gemver_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_149_p0),
    .din1(grp_fu_149_p1),
    .ce(1'b1),
    .dout(grp_fu_149_p2)
);

gemver_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter16_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_56 <= 9'd0;
        end else if (((icmp_ln14_fu_176_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_56 <= select_ln14_1_fu_214_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ii_fu_60 <= 17'd0;
        end else if ((ap_enable_reg_pp0_iter10 == 1'b1)) begin
            ii_fu_60 <= select_ln14_fu_277_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_64 <= 17'd0;
        end else if (((icmp_ln14_fu_176_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_64 <= add_ln14_fu_182_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_48 <= 9'd0;
        end else if (((icmp_ln14_fu_176_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            j_fu_48 <= add_ln18_fu_234_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        A_addr_reg_444 <= zext_ln19_fu_297_p1;
        A_addr_reg_444_pp0_iter11_reg <= A_addr_reg_444;
        A_addr_reg_444_pp0_iter12_reg <= A_addr_reg_444_pp0_iter11_reg;
        A_addr_reg_444_pp0_iter13_reg <= A_addr_reg_444_pp0_iter12_reg;
        A_addr_reg_444_pp0_iter14_reg <= A_addr_reg_444_pp0_iter13_reg;
        A_addr_reg_444_pp0_iter15_reg <= A_addr_reg_444_pp0_iter14_reg;
        A_addr_reg_444_pp0_iter16_reg <= A_addr_reg_444_pp0_iter15_reg;
        add1_reg_465 <= grp_fu_141_p2;
        add_reg_450 <= grp_fu_76_p_dout0;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln18_reg_364_pp0_iter2_reg <= icmp_ln18_reg_364;
        icmp_ln18_reg_364_pp0_iter3_reg <= icmp_ln18_reg_364_pp0_iter2_reg;
        icmp_ln18_reg_364_pp0_iter4_reg <= icmp_ln18_reg_364_pp0_iter3_reg;
        icmp_ln18_reg_364_pp0_iter5_reg <= icmp_ln18_reg_364_pp0_iter4_reg;
        icmp_ln18_reg_364_pp0_iter6_reg <= icmp_ln18_reg_364_pp0_iter5_reg;
        icmp_ln18_reg_364_pp0_iter7_reg <= icmp_ln18_reg_364_pp0_iter6_reg;
        icmp_ln18_reg_364_pp0_iter8_reg <= icmp_ln18_reg_364_pp0_iter7_reg;
        icmp_ln18_reg_364_pp0_iter9_reg <= icmp_ln18_reg_364_pp0_iter8_reg;
        mul1_reg_439 <= grp_fu_149_p2;
        mul_reg_434 <= grp_fu_80_p_dout0;
        select_ln13_reg_369_pp0_iter2_reg <= select_ln13_reg_369;
        select_ln13_reg_369_pp0_iter3_reg <= select_ln13_reg_369_pp0_iter2_reg;
        select_ln13_reg_369_pp0_iter4_reg <= select_ln13_reg_369_pp0_iter3_reg;
        select_ln13_reg_369_pp0_iter5_reg <= select_ln13_reg_369_pp0_iter4_reg;
        select_ln13_reg_369_pp0_iter6_reg <= select_ln13_reg_369_pp0_iter5_reg;
        select_ln13_reg_369_pp0_iter7_reg <= select_ln13_reg_369_pp0_iter6_reg;
        select_ln13_reg_369_pp0_iter8_reg <= select_ln13_reg_369_pp0_iter7_reg;
        select_ln13_reg_369_pp0_iter9_reg <= select_ln13_reg_369_pp0_iter8_reg;
        u1_load_reg_394 <= u1_q0;
        u2_load_reg_399 <= u2_q0;
        v1_load_reg_404 <= v1_q0;
        v2_load_reg_409 <= v2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        A_load_reg_455 <= A_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        add_ln201_fu_52 <= add_ln20_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln18_reg_364 <= icmp_ln18_fu_194_p2;
        select_ln13_reg_369 <= select_ln13_fu_200_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        A_we0 = 1'b1;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln14_fu_176_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter16_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u1_ce0 = 1'b1;
    end else begin
        u1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u2_ce0 = 1'b1;
    end else begin
        u2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v1_ce0 = 1'b1;
    end else begin
        v1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v2_ce0 = 1'b1;
    end else begin
        v2_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = A_addr_reg_444_pp0_iter16_reg;

assign A_address1 = zext_ln19_fu_297_p1;

assign A_d0 = add1_reg_465;

assign add_ln14_1_fu_208_p2 = (i_fu_56 + 9'd1);

assign add_ln14_fu_182_p2 = (indvar_flatten_fu_64 + 17'd1);

assign add_ln18_fu_234_p2 = (select_ln13_fu_200_p3 + 9'd1);

assign add_ln19_fu_291_p2 = (zext_ln18_1_fu_288_p1 + trunc_ln14_fu_284_p1);

assign add_ln20_fu_302_p2 = (select_ln14_fu_277_p3 + 17'd256);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign bitcast_ln19_fu_263_p1 = v1_load_reg_404;

assign grp_fu_141_p0 = A_load_reg_455;

assign grp_fu_149_p0 = u2_load_reg_399;

assign grp_fu_149_p1 = v2_load_reg_409;

assign grp_fu_76_p_ce = 1'b1;

assign grp_fu_76_p_din0 = mul_reg_434;

assign grp_fu_76_p_din1 = mul1_reg_439;

assign grp_fu_76_p_opcode = 2'd0;

assign grp_fu_80_p_ce = 1'b1;

assign grp_fu_80_p_din0 = u11_fu_255_p1;

assign grp_fu_80_p_din1 = bitcast_ln19_fu_263_p1;

assign icmp_ln14_fu_176_p2 = ((indvar_flatten_fu_64 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_194_p2 = ((j_fu_48 == 9'd256) ? 1'b1 : 1'b0);

assign select_ln13_fu_200_p3 = ((icmp_ln18_fu_194_p2[0:0] == 1'b1) ? 9'd0 : j_fu_48);

assign select_ln14_1_fu_214_p3 = ((icmp_ln18_fu_194_p2[0:0] == 1'b1) ? add_ln14_1_fu_208_p2 : i_fu_56);

assign select_ln14_fu_277_p3 = ((icmp_ln18_reg_364_pp0_iter9_reg[0:0] == 1'b1) ? add_ln201_fu_52 : ii_fu_60);

assign trunc_ln14_fu_284_p1 = select_ln14_fu_277_p3[15:0];

assign u11_fu_255_p1 = u1_load_reg_394;

assign u1_address0 = zext_ln14_fu_222_p1;

assign u2_address0 = zext_ln14_fu_222_p1;

assign v1_address0 = zext_ln18_fu_228_p1;

assign v2_address0 = zext_ln18_fu_228_p1;

assign zext_ln14_fu_222_p1 = select_ln14_1_fu_214_p3;

assign zext_ln18_1_fu_288_p1 = select_ln13_reg_369_pp0_iter9_reg;

assign zext_ln18_fu_228_p1 = select_ln13_fu_200_p3;

assign zext_ln19_fu_297_p1 = add_ln19_fu_291_p2;

endmodule //gemver_gemver_Pipeline_VITIS_LOOP_14_1_loop_2
