/*
 To be used for Spring 2017, CSE301 Computer Architecture course, by Prof. Lee.
 
 Prepared by Daewoo Kim, UNIST.
 
 TODO
   - Change the following instance names according to your design: RF, IM, DM
 
 */

module tb_top_mips;
	reg clk;
	reg rst;
	wire [31:0] PCaddr, IM_Ins;
	wire [5:0] OP;
	wire [4:0] RS, RT, RD, SH;
	wire [5:0] FU;
	wire [31:0] RF_D1, RF_D2, SE, Branch_Addr, ALU_Result;
	wire ALU_Zero;
	wire [31:0] Wrtie_Data, Read_Data, WB_Data;
	integer i;

	// some debugging
	reg tes[3:0];

	top_mips DUT(
		.clk(clk),
		.rst(rst),
		.PCaddr(PCaddr),
		.IM_Ins(IM_Ins),
		.OP(OP),
		.RS(RS),
		.RT(RT),
		.RD(RD),
		.SH(SH),
		.FU(FU),
		.RF_D1(RF_D1),
		.RF_D2(RF_D2),
		.SE(SE),
		.ALU_Result(ALU_Result),
		.ALU_Zero(ALU_Zero),
		.Branch_Addr(Branch_Addr),
		.Wrtie_Data(Wrtie_Data),
		.Read_Data(Read_Data),
		.WB_Data(WB_Data)
	);

	
	initial begin
		clk = 0;
		forever #5 clk = ~clk;
	end
	
	initial begin
		rst = 1'b0; #10;
		rst = 1'b1; #10;

    // TODO: Modify the following number as necessary
		#200;

		// TODO: Replace IM with Instruction Memory's instance name
    $display("Test ID: #%d\n", DUT.IM.memory[31]);
    for ( i = 0; i < 32; i = i + 1 ) begin
			// TODO: Replace RF with Register File's instance name
			$display("R[%02d]: %8x\n", i, DUT.RF.register[i]);
    end
	
		for ( i = 0; i < 32; i = i + 1 ) begin
			// TODO: Replace DM with Data Memory's instance name
			$display("DATA[%02d]: %8x\n", i, DUT.DM.memory[i]);
    end

		$stop;

	end
	
endmodule
