// Seed: 995049700
module module_0;
  always id_1 = id_1;
  assign module_1.id_3 = 0;
  wire id_2, id_3, id_4, \id_5 ;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_3 = -1'b0;
  assign id_2 = id_7 - 1 & -1;
endmodule
module module_1 (
    input supply1 id_0,
    id_8#(
        .id_9 (id_9),
        .id_10(-1)
    ),
    id_11,
    output tri0 id_1,
    input tri id_2,
    output wor id_3,
    input tri id_4,
    input tri0 id_5,
    output uwire id_6
);
  assign id_8.id_5 = 1;
  wire id_12;
  assign id_6 = 1;
  module_0 modCall_1 ();
  always $display(id_10);
endmodule
