{"vcs1":{"timestamp_begin":1703861421.711676015, "rt":1.70, "ut":1.14, "st":0.22}}
{"vcselab":{"timestamp_begin":1703861423.503816052, "rt":1.17, "ut":0.28, "st":0.09}}
{"link":{"timestamp_begin":1703861424.735728606, "rt":0.29, "ut":0.20, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703861421.291685643}
{"VCS_COMP_START_TIME": 1703861421.291685643}
{"VCS_COMP_END_TIME": 1703861427.293498590}
{"VCS_USER_OPTIONS": "-R -sverilog cavlc_top_tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 345796}}
{"vcselab": {"peak_mem": 227152}}
