Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 21:52:21 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng_submodules/LU/post_synth_power.rpt
| Design           : LU
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 651.209      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 539.428      |
| Device Static (mW)       | 111.781      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 92.5         |
| Junction Temperature (C) | 32.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+------------+----------+-----------+-----------------+
| On-Chip                  | Power (mW) | Used     | Available | Utilization (%) |
+--------------------------+------------+----------+-----------+-----------------+
| Clocks                   |    27.034  |        3 |       --- |             --- |
| Slice Logic              |   217.699  |    20593 |       --- |             --- |
|   LUT as Logic           |   209.468  |    13539 |     53200 |           25.45 |
|   CARRY4                 |     5.068  |      626 |     13300 |            4.71 |
|   Register               |     2.500  |     3515 |    106400 |            3.30 |
|   LUT as Shift Register  |     0.350  |       75 |     17400 |            0.43 |
|   LUT as Distributed RAM |     0.226  |       24 |     17400 |            0.14 |
|   F7/F8 Muxes            |     0.089  |       75 |     53200 |            0.14 |
|   Others                 |     0.000  |      136 |       --- |             --- |
| Signals                  |   208.069  |    18953 |       --- |             --- |
| Block RAM                |    70.903  |       16 |       140 |           11.43 |
| DSPs                     |    15.722  |       16 |       220 |            7.27 |
| Static Power             |   111.781  |          |           |                 |
| Total                    |   651.208  |          |           |                 |
+--------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.547 |       0.537 |      0.010 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.020 |       0.000 |      0.020 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+------------+
| Name                    | Power (mW) |
+-------------------------+------------+
| LU                      |   539.427  |
|   PE0                   |    33.275  |
|     ADD                 |    18.035  |
|     MUL                 |    11.930  |
|       exponenter        |     0.783  |
|       multiplier        |     6.418  |
|       rounder           |     0.031  |
|       shifter           |     4.278  |
|       specialer         |     0.018  |
|   PE1                   |    32.306  |
|     ADD                 |    18.031  |
|     MUL                 |    10.964  |
|       exponenter        |     0.782  |
|       multiplier        |     5.478  |
|       rounder           |     0.031  |
|       shifter           |     4.277  |
|       specialer         |     0.018  |
|   PE2                   |    32.296  |
|     ADD                 |    18.022  |
|     MUL                 |    10.965  |
|       exponenter        |     0.782  |
|       multiplier        |     5.478  |
|       rounder           |     0.031  |
|       shifter           |     4.277  |
|       specialer         |     0.019  |
|   PE3                   |    32.309  |
|     ADD                 |    18.030  |
|     MUL                 |    10.970  |
|       exponenter        |     0.781  |
|       multiplier        |     5.478  |
|       rounder           |     0.031  |
|       shifter           |     4.282  |
|       specialer         |     0.021  |
|   PE4                   |    32.298  |
|     ADD                 |    18.030  |
|     MUL                 |    10.960  |
|       exponenter        |     0.781  |
|       multiplier        |     5.478  |
|       rounder           |     0.031  |
|       shifter           |     4.275  |
|       specialer         |     0.018  |
|   PE5                   |    32.040  |
|     ADD                 |    18.021  |
|     MUL                 |    10.712  |
|       exponenter        |     0.770  |
|       multiplier        |     5.309  |
|       rounder           |     0.031  |
|       shifter           |     4.200  |
|       specialer         |     0.019  |
|   PE6                   |    32.225  |
|     ADD                 |    18.021  |
|     MUL                 |    10.968  |
|       exponenter        |     0.781  |
|       multiplier        |     5.479  |
|       rounder           |     0.030  |
|       shifter           |     4.281  |
|       specialer         |     0.018  |
|   PE7                   |    39.420  |
|     ADD                 |    18.059  |
|     MUL                 |    18.338  |
|       exponenter        |     3.864  |
|       multiplier        |     5.647  |
|       rounder           |     0.031  |
|       shifter           |     8.397  |
|       specialer         |     0.019  |
|   conBlock              |     6.666  |
|   currentBlock0         |    23.111  |
|     inst1               |    23.111  |
|   currentBlock1         |    22.116  |
|     inst1               |    22.116  |
|   leftBlock0            |   103.973  |
|     inst1               |   103.973  |
|   leftBlock1            |    19.488  |
|     inst1               |    19.488  |
|   rec                   |    70.325  |
|   topBlock              |     0.982  |
|     inst2               |     0.982  |
|       ram_reg_0_7_0_5   |     0.102  |
|       ram_reg_0_7_12_17 |     0.099  |
|       ram_reg_0_7_18_23 |     0.103  |
|       ram_reg_0_7_24_29 |     0.101  |
|       ram_reg_0_7_30_31 |     0.074  |
|       ram_reg_0_7_6_11  |     0.102  |
+-------------------------+------------+


