// Seed: 522149075
module module_0 (
    output uwire id_0,
    output wire  id_1,
    input  uwire id_2
);
  assign module_2.id_4 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1
);
  logic id_3 = -1'b0;
  and primCall (id_1, id_0, id_3);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0
  );
endmodule
module module_2 (
    output tri1 id_0,
    output uwire id_1,
    output supply1 id_2,
    output tri id_3
    , id_8,
    input supply1 id_4,
    input tri1 id_5,
    input wand id_6
);
  assign id_8 = id_4#(
      .id_5(-1),
      .id_4(-1)
  );
  assign (highz1, strong0) id_0 = 1;
  assign id_3 = id_5;
  wire id_9;
  wire id_10;
  assign id_10 = id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4
  );
  wire id_11;
  wire id_12;
  ;
  logic id_13;
  ;
endmodule
