<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln12_fu_159_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:12" VARIABLE="icmp_ln12" MODULE="lu_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_164_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:12" VARIABLE="add_ln12" MODULE="lu_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_174_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13" VARIABLE="add_ln13" MODULE="lu_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_1_fu_204_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13" VARIABLE="add_ln13_1" MODULE="lu_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln13_2_fu_210_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13" VARIABLE="add_ln13_2" MODULE="lu_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="addr_cmp_fu_223_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13" VARIABLE="addr_cmp" MODULE="lu_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="reuse_select_fu_255_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13" VARIABLE="reuse_select" MODULE="lu_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="addr_cmp13_fu_232_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13" VARIABLE="addr_cmp13" MODULE="lu_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="reuse_select14_fu_265_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13" VARIABLE="reuse_select14" MODULE="lu_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13" VARIABLE="mul" MODULE="lu_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="addr_cmp17_fu_241_p2" SOURCE="" VARIABLE="addr_cmp17" MODULE="lu_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="reuse_select18_fu_280_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13" VARIABLE="reuse_select18" MODULE="lu_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:13" VARIABLE="sub" MODULE="lu_Pipeline_VITIS_LOOP_12_3" LOOP="VITIS_LOOP_12_3" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln17_fu_175_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17" VARIABLE="icmp_ln17" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_1_fu_180_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17" VARIABLE="add_ln17_1" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_192_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17" VARIABLE="add_ln17" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_198_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:18" VARIABLE="icmp_ln18" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_fu_203_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:8" VARIABLE="select_ln8" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_fu_211_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17" VARIABLE="select_ln17" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_247_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19" VARIABLE="add_ln19" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_227_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19" VARIABLE="add_ln19_1" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_2_fu_269_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19" VARIABLE="add_ln19_2" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_3_fu_275_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19" VARIABLE="add_ln19_3" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U11" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19" VARIABLE="mul1" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="addr_cmp_fu_300_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19" VARIABLE="addr_cmp" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="reuse_select_fu_324_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19" VARIABLE="reuse_select" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U10" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:19" VARIABLE="sub1" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_311_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:18" VARIABLE="add_ln18" MODULE="lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5" LOOP="VITIS_LOOP_17_4_VITIS_LOOP_18_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_153_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10" VARIABLE="icmp_ln10" MODULE="lu" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_159_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10" VARIABLE="add_ln10" MODULE="lu" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_185_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15" VARIABLE="add_ln15" MODULE="lu" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_1_fu_195_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:11" VARIABLE="add_ln11_1" MODULE="lu" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln11_fu_201_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:11" VARIABLE="icmp_ln11" MODULE="lu" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_206_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:11" VARIABLE="add_ln11" MODULE="lu" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_1_fu_216_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15" VARIABLE="add_ln15_1" MODULE="lu" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ddiv" ID="" IMPL="fabric" LATENCY="21" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U17" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:15" VARIABLE="div" MODULE="lu" LOOP="VITIS_LOOP_11_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_6ns_11_1_1_U18" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:17" VARIABLE="mul_ln17" MODULE="lu" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_1_fu_239_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/lu/lu.cpp:10" VARIABLE="add_ln10_1" MODULE="lu" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
