{"Source Block": ["oh/src/mio/hdl/mio.v@84:94@HdlIdDef", "   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\ttx_packet_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_wait_io2c;\t\t// From mio_dp of mio_dp.v\n   // End of automatics\n\n   //################################\n"], "Clone Blocks": [["oh/src/mio/hdl/mio.v@86:96", "   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\ttx_packet_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_wait_io2c;\t\t// From mio_dp of mio_dp.v\n   // End of automatics\n\n   //################################\n   //# CONFIGURATION REGISTERS\n   //################################\n"], ["oh/src/mio/hdl/mio.v@83:93", "   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\ttx_packet_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_wait_io2c;\t\t// From mio_dp of mio_dp.v\n   // End of automatics\n\n"], ["oh/src/mio/hdl/mio.v@82:92", "   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\ttx_packet_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_wait_io2c;\t\t// From mio_dp of mio_dp.v\n   // End of automatics\n"], ["oh/src/mio/hdl/mio.v@79:89", "   wire\t\t\trx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\ttx_packet_c2io;\t\t// From mio_if of mio_if.v\n"], ["oh/src/mio/hdl/mio.v@85:95", "   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\ttx_packet_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_wait_io2c;\t\t// From mio_dp of mio_dp.v\n   // End of automatics\n\n   //################################\n   //# CONFIGURATION REGISTERS\n"], ["oh/src/mio/hdl/mio.v@81:91", "   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\ttx_packet_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_wait_io2c;\t\t// From mio_dp of mio_dp.v\n"], ["oh/src/mio/hdl/mio.v@80:90", "   wire\t\t\trx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\trx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\trx_packet_io2c;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_prog_full;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\trx_wait_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_access_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_empty;\t\t// From mio_dp of mio_dp.v\n   wire\t\t\ttx_en;\t\t\t// From mio_regs of mio_regs.v\n   wire\t\t\ttx_full;\t\t// From mio_dp of mio_dp.v\n   wire [MPW-1:0]\ttx_packet_c2io;\t\t// From mio_if of mio_if.v\n   wire\t\t\ttx_prog_full;\t\t// From mio_dp of mio_dp.v\n"]], "Diff Content": {"Delete": [[89, "   wire [MPW-1:0]\ttx_packet_c2io;\t\t// From mio_if of mio_if.v\n"]], "Add": []}}