// Seed: 155652326
module module_0 (
    input uwire id_0,
    input uwire id_1
    , id_12,
    output wor id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    output wor id_8,
    output uwire id_9,
    input uwire id_10
);
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input logic id_2,
    output tri id_3,
    input wor id_4,
    input tri1 id_5,
    input tri id_6,
    output wand id_7
    , id_19,
    input supply1 id_8,
    output wand id_9,
    output logic id_10,
    output supply1 id_11,
    output supply0 id_12,
    input wor id_13,
    output wire id_14,
    input wand id_15,
    input tri id_16,
    output supply1 id_17
);
  initial begin : LABEL_0
    id_10 <= id_2;
  end
  module_0 modCall_1 (
      id_4,
      id_13,
      id_12,
      id_5,
      id_0,
      id_6,
      id_4,
      id_16,
      id_9,
      id_3,
      id_8
  );
  assign modCall_1.type_15 = 0;
  assign id_0 = 1;
  wire id_20;
endmodule
