-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_load_rows is
port (
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in0 : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in1 : IN STD_LOGIC_VECTOR (63 downto 0);
    s_in01_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    s_in01_full_n : IN STD_LOGIC;
    s_in01_write : OUT STD_LOGIC;
    s_in12_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    s_in12_full_n : IN STD_LOGIC;
    s_in12_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in0_ap_vld : IN STD_LOGIC;
    in1_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of activation_accelerator_load_rows is 
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_logic_1 : STD_LOGIC := '1';

attribute shreg_extract : string;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_ap_start : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_ap_done : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_ap_continue : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_ap_idle : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_ap_ready : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_WVALID : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_WLAST : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_RREADY : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_BREADY : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_WVALID : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_WLAST : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_RREADY : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_BREADY : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_s_in01_din : STD_LOGIC_VECTOR (511 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_s_in01_write : STD_LOGIC;
    signal load_rows_Loop_LOAD_ROW_proc1_U0_s_in12_din : STD_LOGIC_VECTOR (511 downto 0);
    signal load_rows_Loop_LOAD_ROW_proc1_U0_s_in12_write : STD_LOGIC;

    component activation_accelerator_load_rows_Loop_LOAD_ROW_proc1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in0 : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in1 : IN STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        s_in01_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        s_in01_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        s_in01_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        s_in01_full_n : IN STD_LOGIC;
        s_in01_write : OUT STD_LOGIC;
        s_in12_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        s_in12_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        s_in12_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        s_in12_full_n : IN STD_LOGIC;
        s_in12_write : OUT STD_LOGIC );
    end component;



begin
    load_rows_Loop_LOAD_ROW_proc1_U0 : component activation_accelerator_load_rows_Loop_LOAD_ROW_proc1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => load_rows_Loop_LOAD_ROW_proc1_U0_ap_start,
        ap_done => load_rows_Loop_LOAD_ROW_proc1_U0_ap_done,
        ap_continue => load_rows_Loop_LOAD_ROW_proc1_U0_ap_continue,
        ap_idle => load_rows_Loop_LOAD_ROW_proc1_U0_ap_idle,
        ap_ready => load_rows_Loop_LOAD_ROW_proc1_U0_ap_ready,
        in0 => in0,
        m_axi_gmem0_AWVALID => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
        m_axi_gmem0_RID => m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM => m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP => m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        in1 => in1,
        m_axi_gmem1_AWVALID => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
        m_axi_gmem1_RID => m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM => m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER => m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP => m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        s_in01_din => load_rows_Loop_LOAD_ROW_proc1_U0_s_in01_din,
        s_in01_num_data_valid => ap_const_lv7_0,
        s_in01_fifo_cap => ap_const_lv7_0,
        s_in01_full_n => s_in01_full_n,
        s_in01_write => load_rows_Loop_LOAD_ROW_proc1_U0_s_in01_write,
        s_in12_din => load_rows_Loop_LOAD_ROW_proc1_U0_s_in12_din,
        s_in12_num_data_valid => ap_const_lv7_0,
        s_in12_fifo_cap => ap_const_lv7_0,
        s_in12_full_n => s_in12_full_n,
        s_in12_write => load_rows_Loop_LOAD_ROW_proc1_U0_s_in12_write);




    ap_done <= load_rows_Loop_LOAD_ROW_proc1_U0_ap_done;
    ap_idle <= load_rows_Loop_LOAD_ROW_proc1_U0_ap_idle;
    ap_ready <= load_rows_Loop_LOAD_ROW_proc1_U0_ap_ready;
    load_rows_Loop_LOAD_ROW_proc1_U0_ap_continue <= ap_continue;
    load_rows_Loop_LOAD_ROW_proc1_U0_ap_start <= ap_start;
    m_axi_gmem0_ARADDR <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARADDR;
    m_axi_gmem0_ARBURST <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARBURST;
    m_axi_gmem0_ARCACHE <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARCACHE;
    m_axi_gmem0_ARID <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARID;
    m_axi_gmem0_ARLEN <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARLEN;
    m_axi_gmem0_ARLOCK <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARLOCK;
    m_axi_gmem0_ARPROT <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARPROT;
    m_axi_gmem0_ARQOS <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARQOS;
    m_axi_gmem0_ARREGION <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARREGION;
    m_axi_gmem0_ARSIZE <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARSIZE;
    m_axi_gmem0_ARUSER <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARUSER;
    m_axi_gmem0_ARVALID <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_ARVALID;
    m_axi_gmem0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem0_AWVALID <= ap_const_logic_0;
    m_axi_gmem0_BREADY <= ap_const_logic_0;
    m_axi_gmem0_RREADY <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem0_RREADY;
    m_axi_gmem0_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem0_WID <= ap_const_lv1_0;
    m_axi_gmem0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_WSTRB <= ap_const_lv64_0;
    m_axi_gmem0_WUSER <= ap_const_lv1_0;
    m_axi_gmem0_WVALID <= ap_const_logic_0;
    m_axi_gmem1_ARADDR <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARADDR;
    m_axi_gmem1_ARBURST <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARBURST;
    m_axi_gmem1_ARCACHE <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARCACHE;
    m_axi_gmem1_ARID <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARID;
    m_axi_gmem1_ARLEN <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARLEN;
    m_axi_gmem1_ARLOCK <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARLOCK;
    m_axi_gmem1_ARPROT <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARPROT;
    m_axi_gmem1_ARQOS <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARQOS;
    m_axi_gmem1_ARREGION <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARREGION;
    m_axi_gmem1_ARSIZE <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARSIZE;
    m_axi_gmem1_ARUSER <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARUSER;
    m_axi_gmem1_ARVALID <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_ARVALID;
    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;
    m_axi_gmem1_RREADY <= load_rows_Loop_LOAD_ROW_proc1_U0_m_axi_gmem1_RREADY;
    m_axi_gmem1_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv64_0;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_WVALID <= ap_const_logic_0;
    s_in01_din <= load_rows_Loop_LOAD_ROW_proc1_U0_s_in01_din;
    s_in01_write <= load_rows_Loop_LOAD_ROW_proc1_U0_s_in01_write;
    s_in12_din <= load_rows_Loop_LOAD_ROW_proc1_U0_s_in12_din;
    s_in12_write <= load_rows_Loop_LOAD_ROW_proc1_U0_s_in12_write;
end behav;
