// Auto-generated file. Do not edit!
//   Template: src/f32-vunary/rvv.c.in
//   Generator: tools/xngen
//
// Copyright 2022 Google LLC
//
// This source code is licensed under the BSD-style license found in the
// LICENSE file in the root directory of this source tree.

#include <assert.h>

#ifdef CORE_C920
    #include "riscv_v_071_fix.h"
    printf("Core C920 detected\n");
#elif CORE_K1
    #include <riscv_vector.h>
    printf("Core K1 detected\n");
#endif

#include <xnnpack/common.h>
#include <xnnpack/vunary.h>


void xnn_f32_vsqr_ukernel__rvv_u1v(
    size_t batch,
    const float* input,
    float* output,
    const union xnn_f32_default_params params[restrict XNN_MIN_ELEMENTS(1)])
{
  assert(batch != 0);
  assert(batch % sizeof(float) == 0);
  assert(input != NULL);
  assert(output != NULL);

  batch >>= XNN_LOG2_SIZEOF_FLOAT;
  do {
    const size_t n = __riscv_vsetvl_e32m1(batch);
    const vfloat32m1_t vi = __riscv_vle32_v_f32m1(input, n);
    input += n;
    const vfloat32m1_t vo = __riscv_vfmul_vv_f32m1(vi, vi, n);
    __riscv_vse32_v_f32m1(output, vo, n);
    output += n;

    batch -= n;
  } while (batch != 0);
}
