//Copyright (C)2014-2021 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.7.02Beta
//Created Time: Sat May 15 22:35:35 2021

module Gowin_EMPU_Top(
	sys_clk,
	rtc_clk,
	uart0_rxd,
	reset_n,
	uart0_txd,
	scl,
	sda
);
input sys_clk;
input rtc_clk;
input uart0_rxd;
input reset_n;
output uart0_txd;
inout scl;
inout sda;
wire GND;
wire VCC;
wire reset_n;
wire rtc_clk;
wire scl;
wire sda;
wire sys_clk;
wire uart0_rxd;
wire uart0_txd;
wire \Gowin_EMPU_inst/uart1_txd ;
wire \Gowin_EMPU_inst/u_emcu_top_1_UART0BAUDTICK ;
wire \Gowin_EMPU_inst/u_emcu_top_1_UART1BAUDTICK ;
wire \Gowin_EMPU_inst/u_emcu_top_1_INTMONITOR ;
wire \Gowin_EMPU_inst/ye ;
wire \Gowin_EMPU_inst/sram0_cs ;
wire \Gowin_EMPU_inst/targflash0_hsel ;
wire \Gowin_EMPU_inst/targflash0_hreadymux ;
wire \Gowin_EMPU_inst/targexp0_hsel ;
wire \Gowin_EMPU_inst/targexp0_hwrite ;
wire \Gowin_EMPU_inst/targexp0_exreq ;
wire \Gowin_EMPU_inst/targexp0_hmastlock ;
wire \Gowin_EMPU_inst/targexp0_hreadymux ;
wire \Gowin_EMPU_inst/targexp0_hauser ;
wire \Gowin_EMPU_inst/initexp0_hready ;
wire \Gowin_EMPU_inst/initexp0_hresp ;
wire \Gowin_EMPU_inst/initexp0_exresp ;
wire \Gowin_EMPU_inst/apbtargexp2_psel ;
wire \Gowin_EMPU_inst/apbtargexp2_penable ;
wire \Gowin_EMPU_inst/apbtargexp2_pwrite ;
wire \Gowin_EMPU_inst/u_emcu_top_1_DAPTDO ;
wire \Gowin_EMPU_inst/u_emcu_top_1_DAPJTAGNSW ;
wire \Gowin_EMPU_inst/u_emcu_top_1_DAPNTDOEN ;
wire \Gowin_EMPU_inst/trace_clk ;
wire \Gowin_EMPU_inst/targflash0_readyout ;
wire \Gowin_EMPU_inst/n92_6 ;
wire \Gowin_EMPU_inst/apbtargexp2_pready ;
wire [11:0] \Gowin_EMPU_inst/sram0_addr ;
wire [3:0] \Gowin_EMPU_inst/sram0_wren ;
wire [31:0] \Gowin_EMPU_inst/sram0_wdata ;
wire [14:2] \Gowin_EMPU_inst/targflash0_haddr ;
wire [1:0] \Gowin_EMPU_inst/targflash0_htrans ;
wire [11:2] \Gowin_EMPU_inst/apbtargexp2_paddr ;
wire [15:0] \Gowin_EMPU_inst/apbtargexp2_pwdata ;
wire [31:0] \Gowin_EMPU_inst/targflash0_hrdata ;
wire [31:0] \Gowin_EMPU_inst/sram0_rdata ;
wire [16:0] \Gowin_EMPU_inst/apbtargexp2_prdata ;
wire [15:0] \Gowin_EMPU_inst/IOEXPOUTPUTO ;
wire [15:0] \Gowin_EMPU_inst/IOEXPOUTPUTENO ;
wire [12:12] \Gowin_EMPU_inst/SRAM0ADDR ;
wire [28:0] \Gowin_EMPU_inst/TARGFLASH0HADDR ;
wire [2:0] \Gowin_EMPU_inst/TARGFLASH0HSIZE ;
wire [2:0] \Gowin_EMPU_inst/TARGFLASH0HBURST ;
wire [31:0] \Gowin_EMPU_inst/TARGEXP0HADDR ;
wire [1:0] \Gowin_EMPU_inst/TARGEXP0HTRANS ;
wire [2:0] \Gowin_EMPU_inst/TARGEXP0HSIZE ;
wire [2:0] \Gowin_EMPU_inst/TARGEXP0HBURST ;
wire [3:0] \Gowin_EMPU_inst/TARGEXP0HPROT ;
wire [1:0] \Gowin_EMPU_inst/TARGEXP0MEMATTR ;
wire [3:0] \Gowin_EMPU_inst/TARGEXP0HMASTER ;
wire [31:0] \Gowin_EMPU_inst/TARGEXP0HWDATA ;
wire [3:0] \Gowin_EMPU_inst/TARGEXP0HWUSER ;
wire [31:0] \Gowin_EMPU_inst/INITEXP0HRDATA ;
wire [2:0] \Gowin_EMPU_inst/INITEXP0HRUSER ;
wire [3:0] \Gowin_EMPU_inst/APBTARGEXP2PSTRB ;
wire [2:0] \Gowin_EMPU_inst/APBTARGEXP2PPROT ;
wire [1:0] \Gowin_EMPU_inst/APBTARGEXP2PADDR ;
wire [31:16] \Gowin_EMPU_inst/APBTARGEXP2PWDATA ;
wire [3:0] \Gowin_EMPU_inst/TPIUTRACEDATA ;
wire \Gowin_EMPU_inst/u_flash_wrap/n73_4 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n129_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n130_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n131_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n132_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n133_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n134_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n135_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n136_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n137_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n138_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n139_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n140_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n141_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ;
wire \Gowin_EMPU_inst/u_flash_wrap/hready_out_6 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n190_5 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n72_5 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n87_5 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n73_5 ;
wire \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ;
wire \Gowin_EMPU_inst/u_flash_wrap/hsel_1d ;
wire \Gowin_EMPU_inst/u_flash_wrap/hready_out_1d ;
wire \Gowin_EMPU_inst/u_flash_wrap/se_out ;
wire [1:0] \Gowin_EMPU_inst/u_flash_wrap/bus_cnt ;
wire [12:0] \Gowin_EMPU_inst/u_flash_wrap/haddr_1d ;
wire [1:0] \Gowin_EMPU_inst/u_flash_wrap/htrans_1d ;
wire [12:0] \Gowin_EMPU_inst/u_flash_wrap/rom_addr ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_0 ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_1 ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_2 ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_3 ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_4 ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_5 ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/scl_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/sda_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/n210_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/n212_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/n208_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/n208_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/scloen_o ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/sdaoen_o ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/n14_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/n21_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/spi_ready ;
wire [30:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_15 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_12 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_13 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_12 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_13 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_12 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_13 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_12 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_13 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_12 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_13 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n333_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n392_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/al_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n349_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n348_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n347_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n346_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_0_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_1_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_5_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_6_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_7_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n502_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n510_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n338_11 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n339_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n340_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n394_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxack ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/tip ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/al ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_16 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_16 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_16 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_16 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_16 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/done ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irxack ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_busy ;
wire [31:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 ;
wire [15:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n27_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n28_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n29_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n30_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n31_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n32_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n33_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n34_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n206_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n214_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n58_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n214_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_11 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n216_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n59_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n60_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_txd ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/shift ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_rxd ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ;
wire [3:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd ;
wire [4:1] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state ;
wire [2:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n44_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n45_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n46_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n48_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n49_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n50_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n51_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n52_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n53_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n54_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n56_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n57_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n58_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n59_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n204_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n209_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n219_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n222_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n236_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n249_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n253_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n350_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n348_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n346_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n345_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n344_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n343_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n341_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n340_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n339_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n337_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n336_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n166_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n165_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n164_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n163_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n162_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n161_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n159_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n158_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n157_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n156_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n153_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_17 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n44_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n45_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n48_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n51_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n52_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n53_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n54_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n56_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n57_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n249_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n346_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n345_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n343_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n337_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n165_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n164_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n163_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n162_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n161_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n159_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n158_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n157_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n156_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n153_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_18 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_19 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_20 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_11 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_21 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_22 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_23 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_24 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n341_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n50_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n49_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_13 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_12 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n12_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n228_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSCL ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSDA ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSCL ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sta_condition ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_stop ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dscl_oen ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/clk_en ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait ;
wire [1:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSCL ;
wire [1:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSDA ;
wire [13:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt ;
wire [2:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL ;
wire [2:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA ;
wire [15:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt ;
wire [16:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n12_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n53_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n93_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n153_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n154_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n177_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n216_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n217_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n218_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n219_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n220_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n221_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n532_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n555_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_3 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n571_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_18 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_20 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n403_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n401_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n399_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n398_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_18 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n222_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n215_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n265_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n263_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n153_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n154_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n555_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_19 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_20 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_21 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n403_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n263_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_22 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_23 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_24 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_25 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_26 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_27 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_11 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_8 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_28 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_29 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_7 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n23_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n21_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n542_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n54_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n14_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_10 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n83_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n83_12 ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata ;
wire [1:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data ;
wire [4:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt ;
wire [2:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status ;
wire [5:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt ;
wire [2:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR \Gowin_EMPU_inst/sys_reset  (
	.GSRI(reset_n)
);
IOBUF \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_i2c_scl  (
	.I(GND),
	.OEN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/scloen_o ),
	.IO(scl),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/scl_i )
);
IOBUF \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_i2c_sda  (
	.I(GND),
	.OEN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/sdaoen_o ),
	.IO(sda),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/sda_i )
);
EMCU \Gowin_EMPU_inst/u_emcu_top  (
	.FCLK(sys_clk),
	.PORESETN(reset_n),
	.SYSRESETN(reset_n),
	.RTCSRCCLK(rtc_clk),
	.UART0RXDI(uart0_rxd),
	.UART1RXDI(GND),
	.TARGFLASH0HRESP(GND),
	.TARGFLASH0EXRESP(GND),
	.TARGFLASH0HREADYOUT(\Gowin_EMPU_inst/targflash0_readyout ),
	.TARGEXP0HREADYOUT(GND),
	.TARGEXP0HRESP(VCC),
	.TARGEXP0EXRESP(GND),
	.INITEXP0HSEL(GND),
	.INITEXP0HWRITE(GND),
	.INITEXP0EXREQ(GND),
	.INITEXP0HMASTLOCK(GND),
	.INITEXP0HAUSER(GND),
	.APBTARGEXP2PREADY(\Gowin_EMPU_inst/apbtargexp2_pready ),
	.APBTARGEXP2PSLVERR(GND),
	.DAPSWDITMS(GND),
	.DAPTDI(GND),
	.DAPNTRST(VCC),
	.DAPSWCLKTCK(GND),
	.FLASHERR(GND),
	.FLASHINT(GND),
	.INITEXP0HTRANS({GND, GND}),
	.IOEXPINPUTI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.SRAM0RDATA({\Gowin_EMPU_inst/sram0_rdata [31:0]}),
	.TARGFLASH0HRDATA({\Gowin_EMPU_inst/targflash0_hrdata [31:0]}),
	.TARGFLASH0HRUSER({GND, GND, GND}),
	.TARGEXP0HRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TARGEXP0HRUSER({GND, GND, GND}),
	.INITEXP0HADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.INITEXP0HSIZE({GND, GND, GND}),
	.INITEXP0HBURST({GND, GND, GND}),
	.INITEXP0HPROT({GND, GND, GND, GND}),
	.INITEXP0MEMATTR({GND, GND}),
	.INITEXP0HMASTER({GND, GND, GND, GND}),
	.INITEXP0HWDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.INITEXP0HWUSER({GND, GND, GND, GND}),
	.APBTARGEXP2PRDATA({\Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16], \Gowin_EMPU_inst/apbtargexp2_prdata [16:0]}),
	.MTXREMAP({VCC, VCC, VCC, VCC}),
	.GPINT({GND, GND, GND, GND, GND}),
	.UART0TXDO(uart0_txd),
	.UART1TXDO(\Gowin_EMPU_inst/uart1_txd ),
	.UART0BAUDTICK(\Gowin_EMPU_inst/u_emcu_top_1_UART0BAUDTICK ),
	.UART1BAUDTICK(\Gowin_EMPU_inst/u_emcu_top_1_UART1BAUDTICK ),
	.INTMONITOR(\Gowin_EMPU_inst/u_emcu_top_1_INTMONITOR ),
	.SRAM0CS(\Gowin_EMPU_inst/sram0_cs ),
	.MTXHRESETN(\Gowin_EMPU_inst/ye ),
	.TARGFLASH0HSEL(\Gowin_EMPU_inst/targflash0_hsel ),
	.TARGFLASH0HREADYMUX(\Gowin_EMPU_inst/targflash0_hreadymux ),
	.TARGEXP0HSEL(\Gowin_EMPU_inst/targexp0_hsel ),
	.TARGEXP0HWRITE(\Gowin_EMPU_inst/targexp0_hwrite ),
	.TARGEXP0EXREQ(\Gowin_EMPU_inst/targexp0_exreq ),
	.TARGEXP0HMASTLOCK(\Gowin_EMPU_inst/targexp0_hmastlock ),
	.TARGEXP0HREADYMUX(\Gowin_EMPU_inst/targexp0_hreadymux ),
	.TARGEXP0HAUSER(\Gowin_EMPU_inst/targexp0_hauser ),
	.INITEXP0HREADY(\Gowin_EMPU_inst/initexp0_hready ),
	.INITEXP0HRESP(\Gowin_EMPU_inst/initexp0_hresp ),
	.INITEXP0EXRESP(\Gowin_EMPU_inst/initexp0_exresp ),
	.APBTARGEXP2PSEL(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.APBTARGEXP2PENABLE(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.APBTARGEXP2PWRITE(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.DAPTDO(\Gowin_EMPU_inst/u_emcu_top_1_DAPTDO ),
	.DAPNTDOEN(\Gowin_EMPU_inst/u_emcu_top_1_DAPNTDOEN ),
	.DAPJTAGNSW(\Gowin_EMPU_inst/u_emcu_top_1_DAPJTAGNSW ),
	.TPIUTRACECLK(\Gowin_EMPU_inst/trace_clk ),
	.IOEXPOUTPUTO({\Gowin_EMPU_inst/IOEXPOUTPUTO [15:0]}),
	.IOEXPOUTPUTENO({\Gowin_EMPU_inst/IOEXPOUTPUTENO [15:0]}),
	.SRAM0ADDR({\Gowin_EMPU_inst/SRAM0ADDR [12], \Gowin_EMPU_inst/sram0_addr [11:0]}),
	.SRAM0WREN({\Gowin_EMPU_inst/sram0_wren [3:0]}),
	.SRAM0WDATA({\Gowin_EMPU_inst/sram0_wdata [31:0]}),
	.TARGFLASH0HADDR({\Gowin_EMPU_inst/TARGFLASH0HADDR [28:15], \Gowin_EMPU_inst/targflash0_haddr [14:2], \Gowin_EMPU_inst/TARGFLASH0HADDR [1:0]}),
	.TARGFLASH0HTRANS({\Gowin_EMPU_inst/targflash0_htrans [1:0]}),
	.TARGFLASH0HSIZE({\Gowin_EMPU_inst/TARGFLASH0HSIZE [2:0]}),
	.TARGFLASH0HBURST({\Gowin_EMPU_inst/TARGFLASH0HBURST [2:0]}),
	.TARGEXP0HADDR({\Gowin_EMPU_inst/TARGEXP0HADDR [31:0]}),
	.TARGEXP0HTRANS({\Gowin_EMPU_inst/TARGEXP0HTRANS [1:0]}),
	.TARGEXP0MEMATTR({\Gowin_EMPU_inst/TARGEXP0MEMATTR [1:0]}),
	.TARGEXP0HSIZE({\Gowin_EMPU_inst/TARGEXP0HSIZE [2:0]}),
	.TARGEXP0HPROT({\Gowin_EMPU_inst/TARGEXP0HPROT [3:0]}),
	.TARGEXP0HMASTER({\Gowin_EMPU_inst/TARGEXP0HMASTER [3:0]}),
	.TARGEXP0HWDATA({\Gowin_EMPU_inst/TARGEXP0HWDATA [31:0]}),
	.TARGEXP0HWUSER({\Gowin_EMPU_inst/TARGEXP0HWUSER [3:0]}),
	.INITEXP0HRDATA({\Gowin_EMPU_inst/INITEXP0HRDATA [31:0]}),
	.INITEXP0HRUSER({\Gowin_EMPU_inst/INITEXP0HRUSER [2:0]}),
	.APBTARGEXP2PSTRB({\Gowin_EMPU_inst/APBTARGEXP2PSTRB [3:0]}),
	.APBTARGEXP2PPROT({\Gowin_EMPU_inst/APBTARGEXP2PPROT [2:0]}),
	.APBTARGEXP2PADDR({\Gowin_EMPU_inst/apbtargexp2_paddr [11:2], \Gowin_EMPU_inst/APBTARGEXP2PADDR [1:0]}),
	.APBTARGEXP2PWDATA({\Gowin_EMPU_inst/APBTARGEXP2PWDATA [31:16], \Gowin_EMPU_inst/apbtargexp2_pwdata [15:0]}),
	.TPIUTRACEDATA({\Gowin_EMPU_inst/TPIUTRACEDATA [3:0]}),
	.TARGEXP0HBURST({\Gowin_EMPU_inst/TARGEXP0HBURST [2:0]})
);
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n73_s0  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I1(\Gowin_EMPU_inst/targflash0_readyout ),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n73_4 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n73_s0 .INIT=8'hF1;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n129_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [14]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [12]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n129_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n129_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n130_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [13]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [11]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n130_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n130_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n131_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [12]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [10]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n131_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n131_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n132_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [11]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [9]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n132_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n132_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n133_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [10]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [8]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n133_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n133_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n134_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [9]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [7]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n134_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n134_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n135_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [8]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [6]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n135_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n135_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n136_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [7]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [5]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n136_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n136_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n137_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [6]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [4]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n137_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n137_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n138_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [5]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [3]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n138_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n138_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n139_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [4]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [2]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n139_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n139_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n140_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [3]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [1]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n140_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n140_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n141_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [2]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [0]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n73_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n141_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n141_s0 .INIT=8'hAC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/n87_5 ),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4 .INIT=16'h000D;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/hready_out_s3  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.I2(\Gowin_EMPU_inst/targflash0_readyout ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/hready_out_6 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/hready_out_s3 .INIT=8'hF4;
LUT2 \Gowin_EMPU_inst/u_flash_wrap/n190_s1  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/se_out ),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n190_5 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n190_s1 .INIT=4'h4;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n72_s1  (
	.I0(\Gowin_EMPU_inst/targflash0_readyout ),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n72_5 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n72_s1 .INIT=8'h14;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n87_s1  (
	.I0(\Gowin_EMPU_inst/targflash0_htrans [0]),
	.I1(\Gowin_EMPU_inst/targflash0_readyout ),
	.I2(\Gowin_EMPU_inst/targflash0_hsel ),
	.I3(\Gowin_EMPU_inst/targflash0_htrans [1]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n87_5 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n87_s1 .INIT=16'hBFFF;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n73_s1  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n87_5 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n73_5 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n73_s1 .INIT=8'h01;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/htrans_1d [0]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/hready_out_1d ),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/hsel_1d ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/htrans_1d [1]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5 .INIT=16'h4000;
DFFC \Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n73_4 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [14]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [12])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [13]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [11])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [12]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [10])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [11]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [9])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [10]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [8])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [9]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [7])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [8]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [6])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [7]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [5])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [6]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [4])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [5]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [3])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [4]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [2])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [3]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [2]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [0])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0  (
	.D(\Gowin_EMPU_inst/targflash0_hsel ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/hsel_1d )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0  (
	.D(\Gowin_EMPU_inst/targflash0_htrans [1]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/htrans_1d [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/htrans_1d_0_s0  (
	.D(\Gowin_EMPU_inst/targflash0_htrans [0]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/htrans_1d [0])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/htrans_1d_0_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0  (
	.D(\Gowin_EMPU_inst/targflash0_readyout ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/hready_out_1d )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/se_out_s0  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n190_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/se_out )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/se_out_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n72_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0 .INIT=1'b0;
DFFPE \Gowin_EMPU_inst/u_flash_wrap/hready_out_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n87_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/hready_out_6 ),
	.PRESET(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/targflash0_readyout )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/hready_out_s1 .INIT=1'b1;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n129_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [12])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n130_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [11])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n131_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [10])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n132_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [9])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n133_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [8])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n134_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [7])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n135_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [6])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n136_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [5])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n137_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [4])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n138_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [3])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n139_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [2])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n140_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n141_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_10 ),
	.CLEAR(\Gowin_EMPU_inst/n92_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [0])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3 .INIT=1'b0;
INV \Gowin_EMPU_inst/u_flash_wrap/n92_s2  (
	.I(\Gowin_EMPU_inst/ye ),
	.O(\Gowin_EMPU_inst/n92_6 )
);
FLASH256K \Gowin_EMPU_inst/u_flash_wrap/u_flash/flash_inst  (
	.XE(\Gowin_EMPU_inst/ye ),
	.YE(\Gowin_EMPU_inst/ye ),
	.SE(\Gowin_EMPU_inst/u_flash_wrap/se_out ),
	.PROG(GND),
	.ERASE(GND),
	.NVSTR(GND),
	.XADR({\Gowin_EMPU_inst/u_flash_wrap/rom_addr [12:6]}),
	.YADR({\Gowin_EMPU_inst/u_flash_wrap/rom_addr [5:0]}),
	.DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DOUT({\Gowin_EMPU_inst/targflash0_hrdata [31:0]})
);
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_00  (
	.CLK(sys_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(\Gowin_EMPU_inst/n92_6 ),
	.WRE(\Gowin_EMPU_inst/sram0_wren [0]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [3:0]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO [31:4], \Gowin_EMPU_inst/sram0_rdata [3:0]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_00 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_00 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_00 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_00 .BIT_WIDTH=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_00 .RESET_MODE="SYNC";
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_01  (
	.CLK(sys_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(\Gowin_EMPU_inst/n92_6 ),
	.WRE(\Gowin_EMPU_inst/sram0_wren [0]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [7:4]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_0 [31:4], \Gowin_EMPU_inst/sram0_rdata [7:4]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_01 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_01 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_01 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_01 .BIT_WIDTH=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_01 .RESET_MODE="SYNC";
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_10  (
	.CLK(sys_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.WRE(\Gowin_EMPU_inst/sram0_wren [1]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [11:8]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_1 [31:4], \Gowin_EMPU_inst/sram0_rdata [11:8]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_10 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_10 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_10 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_10 .BIT_WIDTH=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_10 .RESET_MODE="SYNC";
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_11  (
	.CLK(sys_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.WRE(\Gowin_EMPU_inst/sram0_wren [1]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [15:12]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_2 [31:4], \Gowin_EMPU_inst/sram0_rdata [15:12]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_11 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_11 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_11 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_11 .BIT_WIDTH=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_11 .RESET_MODE="SYNC";
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_20  (
	.CLK(sys_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.WRE(\Gowin_EMPU_inst/sram0_wren [2]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [19:16]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_3 [31:4], \Gowin_EMPU_inst/sram0_rdata [19:16]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_20 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_20 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_20 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_20 .BIT_WIDTH=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_20 .RESET_MODE="SYNC";
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_21  (
	.CLK(sys_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.WRE(\Gowin_EMPU_inst/sram0_wren [2]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [23:20]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_4 [31:4], \Gowin_EMPU_inst/sram0_rdata [23:20]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_21 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_21 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_21 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_21 .BIT_WIDTH=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_21 .RESET_MODE="SYNC";
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_30  (
	.CLK(sys_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.WRE(\Gowin_EMPU_inst/sram0_wren [3]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [27:24]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_5 [31:4], \Gowin_EMPU_inst/sram0_rdata [27:24]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_30 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_30 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_30 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_30 .BIT_WIDTH=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_30 .RESET_MODE="SYNC";
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_31  (
	.CLK(sys_clk),
	.OCE(VCC),
	.CE(VCC),
	.RESET(GND),
	.WRE(\Gowin_EMPU_inst/sram0_wren [3]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [31:28]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_6 [31:4], \Gowin_EMPU_inst/sram0_rdata [31:28]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_31 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_31 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_31 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_31 .BIT_WIDTH=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_31 .RESET_MODE="SYNC";
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_15 ),
	.I3(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.F(\Gowin_EMPU_inst/apbtargexp2_pready )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s .INIT=16'h01FF;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_8_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_8_s .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_9_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [9]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_9_s .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_10_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [10]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_10_s .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_11_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [11]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_11_s .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_12_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [12]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_12_s .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_13_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [13]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_13_s .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_14_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [14]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_14_s .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_15_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_15_s .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_16_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [30]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_16_s .INIT=4'h8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_s .INIT=16'hF888;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_1_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_1_s .INIT=16'hF888;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_2_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_2_s .INIT=16'hF888;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_3_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_3_s .INIT=16'hF888;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_4_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_4_s .INIT=16'hF888;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_5_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_5_s .INIT=16'hF888;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_6_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_6_s .INIT=16'hF888;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_7_s  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [7]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_7_s .INIT=16'hF888;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/spi_ready ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_15 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s0 .INIT=8'h40;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_s0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_s0 .INIT=8'h40;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_s12  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_12 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_s12 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_s13  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxack ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_13 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_s13 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_s12  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [6]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_12 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_s12 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_s13  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_busy ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_13 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_s13 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_s12  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [5]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_12 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_s12 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_s13  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/al ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_13 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_s13 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_s12  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [1]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_12 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_s12 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_s13  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/tip ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_13 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_s13 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_s12  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [0]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_12 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_s12 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_s13  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_13 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_s13 .INIT=8'hCA;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_enable_s0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_enable_s0 .INIT=16'h0100;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n210_s0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n208_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n210_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n210_s0 .INIT=8'h40;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n212_s0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n208_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n212_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n212_s0 .INIT=8'h40;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_s0 .INIT=4'h8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n333_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/done ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n333_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n333_s0 .INIT=16'hF0EE;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n392_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n392_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n392_s0 .INIT=4'hE;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/al_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/al_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/al_s3 .INIT=4'hE;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n349_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n349_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n349_s1 .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n348_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n348_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n348_s1 .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n347_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n347_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n347_s1 .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n346_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n346_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n346_s1 .INIT=4'h8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_0_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_16 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_0_6 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n14_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_0_s1 .INIT=16'hCAFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_1_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_16 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_1_6 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n14_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_1_s1 .INIT=16'hCAFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_7 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n14_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_s1 .INIT=16'hC5FF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_7 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n14_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_s1 .INIT=16'hC5FF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_7 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n14_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_s1 .INIT=16'hC5FF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_5_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_16 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_5_6 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n14_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_5_s1 .INIT=16'hCAFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_6_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_16 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_6_6 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n14_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_6_s1 .INIT=16'hCAFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_7_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_16 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_7_6 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n14_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_7_s1 .INIT=16'hCAFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_8_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [8]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [31]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_8_s1 .INIT=16'hFF40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_9_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [31]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_9_s1 .INIT=16'hFF40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_10_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [10]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [31]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_10_s1 .INIT=16'hFF40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_11_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [11]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [31]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_11_s1 .INIT=16'hFF40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_12_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [12]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [31]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_12_s1 .INIT=16'hFF40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_13_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [13]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [31]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_13_s1 .INIT=16'hFF40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_14_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [14]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [31]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_14_s1 .INIT=16'hFF40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_15_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [15]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [31]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_15_s1 .INIT=16'hFF40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_31_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n14_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_31_s1 .INIT=16'h80FF;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_enable_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_enable_s1 .INIT=8'h10;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_s1 .INIT=4'h1;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n21_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_s1 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_s1 .INIT=16'h4000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_0_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [0]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_0_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_0_s2 .INIT=16'hFA0C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_1_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [1]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_1_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_1_s2 .INIT=16'hFA0C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_8 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_s2 .INIT=16'hF5C3;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [2]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_s3 .INIT=16'hFA0C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_8 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_s2 .INIT=16'hF5C3;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [3]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_s3 .INIT=16'hFA0C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_8 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_s2 .INIT=16'hF5C3;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [4]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_s3 .INIT=16'hFA0C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_5_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [5]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_5_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_5_s2 .INIT=16'hFA0C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_6_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [6]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_6_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_6_s2 .INIT=16'hFA0C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_7_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [7]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_7_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_7_s2 .INIT=16'hFA0C;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [2]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_2_s4 .INIT=8'h3A;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [3]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_3_s4 .INIT=8'h3A;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [4]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_4_s4 .INIT=8'h3A;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_s3  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n208_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n208_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_s3 .INIT=8'h10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_s4  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [5]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n208_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n208_s4 .INIT=16'h0001;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_s2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n208_9 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_s2 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n502_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n208_9 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n502_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n502_s1 .INIT=16'h4000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n510_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n208_9 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n510_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n510_s1 .INIT=16'h4000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n338_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n338_11 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n338_s3 .INIT=16'hC0A0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n339_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [1]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n339_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n339_s3 .INIT=16'hA820;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n340_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [0]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n340_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n340_s3 .INIT=16'hA820;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n394_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/done ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n394_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n394_s5 .INIT=16'h5554;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_30_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [31]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_30_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_15_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [15]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_15_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_14_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [14]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_14_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_13_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [13]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_13_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_12_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [12]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_12_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_11_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [11]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_11_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_10_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [10]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_10_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_9_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [9]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_9_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_8_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [8]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_8_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_7_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [7]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_7_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_6_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [6]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_6_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_5_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [5]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_5_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_4_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [4]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_4_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_3_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [3]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_3_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_2_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [2]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_2_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [1]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_1_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_0_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0 [0]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/read_mux_byte0_reg_0_s0 .INIT=1'b0;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_14_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [14]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_14_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_13_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [13]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_13_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_12_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [12]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_12_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_11_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [11]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_11_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_10_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [10]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_10_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_9_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [9]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_9_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_8_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [8]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_8_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_7_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_7_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_6_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_6_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_5_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_5_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_4_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_4_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_3_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_3_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_2_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_2_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_1_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_1_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_0_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_0_s0 .INIT=1'b1;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_7_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n502_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_7_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_6_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n502_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_6_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_5_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n502_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_5_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_4_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n502_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_4_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_3_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n502_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_3_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_2_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n502_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_2_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_1_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n502_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_1_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_0_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n502_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr_0_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_7_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n510_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_7_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_6_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n510_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_6_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_5_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n510_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_5_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_4_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n510_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_4_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_3_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n510_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_3_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_2_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n510_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_2_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_1_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n510_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_1_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_0_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n510_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr_0_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_3_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n518_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_3_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxack_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irxack ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxack )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxack_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/tip_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n392_3 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/tip )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/tip_s0 .INIT=1'b0;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_15_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [15]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n487_6 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer_15_s0 .INIT=1'b1;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_7_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n346_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n333_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_7_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_6_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n347_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n333_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_6_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_5_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n348_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n333_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_5_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_4_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n349_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n333_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_4_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/al_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/al_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/al )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/al_s1 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n338_11 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_2_s4 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n339_8 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_1_s3 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_0_s3  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n340_8 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr_0_s3 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag_s4  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n394_10 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irq_flag_s4 .INIT=1'b0;
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_s11  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_12 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_13 ),
	.S0(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n34_16 )
);
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_s11  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_12 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_13 ),
	.S0(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n35_16 )
);
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_s11  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_12 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_13 ),
	.S0(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n36_16 )
);
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_s11  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_12 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_13 ),
	.S0(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n40_16 )
);
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_s11  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_12 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_13 ),
	.S0(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n41_16 )
);
INV \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n76_s2  (
	.I(reset_n),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 )
);
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n27_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n27_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n27_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n28_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n28_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n28_s0 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n29_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n29_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n29_s0 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n30_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n30_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n30_s0 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n31_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n31_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n31_s0 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n32_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n32_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n32_s0 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n33_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n33_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n33_s0 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n34_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_rxd ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/txr [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n34_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n34_s0 .INIT=8'hCA;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_9 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_10 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_s3 .INIT=16'hFCFA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s3 .INIT=8'hF8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n206_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_rxd ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n206_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n206_s1 .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [7]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_s1 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_7 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_8 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s1 .INIT=16'h00F8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_s1 .INIT=16'h00F8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_10 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_s1 .INIT=16'hFF10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n214_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n214_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n214_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n214_s1 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_s1 .INIT=16'h00F8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_s1 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_s1 .INIT=16'h004F;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_10 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_s1 .INIT=8'hF4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_7 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_s1 .INIT=16'h00FE;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_s1 .INIT=16'h004F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n58_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n58_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n58_s1 .INIT=16'hFEF1;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/done ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_s4 .INIT=16'h00FE;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_s5 .INIT=4'h4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s4 .INIT=8'h40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_s2 .INIT=16'h0001;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s2 .INIT=8'h0D;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s3 .INIT=8'h40;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_10 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s4 .INIT=8'h40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_8 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_s2 .INIT=16'h0700;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_9 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_10 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_s3 .INIT=16'h0100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_s2 .INIT=16'hDFF3;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_s3 .INIT=8'h01;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n214_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n214_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n214_s2 .INIT=8'hE3;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_s2 .INIT=4'h8;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_s3 .INIT=8'h40;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_8 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_s2 .INIT=8'hE3;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_s3 .INIT=8'h01;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_8 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_s2 .INIT=16'hF100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_7 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_s3 .INIT=16'h133F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_s2 .INIT=16'hCEC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_s2 .INIT=16'hF400;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_8 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_s3 .INIT=16'hF400;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_9 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_s2 .INIT=16'h00F1;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_8 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_9 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_s3 .INIT=16'h00BF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_11 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s5 .INIT=16'h6000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/done ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s6 .INIT=16'h0FEE;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_s4 .INIT=8'h01;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_s5 .INIT=4'h1;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_s4 .INIT=16'hFCC8;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_9 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_s3 .INIT=8'h10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_9 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_10 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_s4 .INIT=16'h0C05;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_8 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_11 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_s4 .INIT=8'h90;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_s5 .INIT=4'h1;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_s4 .INIT=8'h3D;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s7  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_11 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_s7 .INIT=16'h0100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_s5 .INIT=16'hFEE9;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_s6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_s6 .INIT=8'h70;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/n392_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/cr [7]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_s5 .INIT=16'h0100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n216_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n216_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n216_s2 .INIT=16'h5504;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n59_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/shift ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n59_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n59_s3 .INIT=16'hEDEE;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/shift ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_s4 .INIT=4'hE;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n60_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/shift ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n60_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n60_s3 .INIT=8'hBE;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_3_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n207_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_3_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_2_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n208_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_2_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n209_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_1_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_txd_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n211_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_txd )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_txd_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/shift_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n212_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/shift )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/shift_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n213_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ld_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/cmd_ack_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n214_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/done )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/cmd_ack_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_4_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n215_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_4_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_3_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n216_7 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_3_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_2_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n217_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_2_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n218_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/c_state_1_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n28_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_9 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_5_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n29_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_9 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_5_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_4_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n30_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_9 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_4_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_3_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n31_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_9 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_3_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_2_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n32_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_9 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_2_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_1_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n33_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_9 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_1_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_0_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n34_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_9 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_0_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_2_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n58_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_9 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_2_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n112_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd_0_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n206_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/irxack )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/ack_out_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_7_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n27_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_6_9 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/rxr [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/sr_7_s1 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_1_s3  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n59_8 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_1_s3 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_0_s3  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/n60_8 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/dcnt_0_s3 .INIT=1'b0;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_s0 .INIT=8'h8F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n44_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n44_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [15]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n44_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n44_s0 .INIT=16'h3A8A;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n45_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [14]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n45_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [14]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n45_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n45_s0 .INIT=16'hAA3C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n46_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [13]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [13]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n46_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n46_s0 .INIT=16'hAA3C;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [12]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_s0 .INIT=8'hC5;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n48_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [11]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n48_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [11]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n48_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n48_s0 .INIT=16'hAA3C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n49_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [10]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n49_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [10]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n49_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n49_s0 .INIT=16'hAA3C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n50_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [9]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n50_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n50_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n50_s0 .INIT=16'hAA3C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n51_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [8]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n51_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n51_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n51_s0 .INIT=16'hAA3C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n52_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n52_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [7]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n52_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n52_s0 .INIT=16'hAA3C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n53_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n53_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n53_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n53_s0 .INIT=16'hAA3C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n54_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n54_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n54_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n54_s0 .INIT=16'hAA3C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_s0 .INIT=16'hAA3C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n56_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n56_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n56_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n56_s0 .INIT=16'hAA3C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n57_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n57_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n57_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n57_s0 .INIT=16'hAA3C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n58_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n58_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n58_s0 .INIT=16'hAAC3;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n59_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n59_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n59_s0 .INIT=8'hA3;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_s0 .INIT=16'h8000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n204_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n204_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n204_s0 .INIT=8'hE8;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n209_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n209_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n209_s0 .INIT=8'hE8;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n219_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSDA ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSCL ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n219_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n219_s0 .INIT=8'h40;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n222_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSDA ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSCL ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n222_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n222_s0 .INIT=8'h40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n236_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n236_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n236_s0 .INIT=16'h0100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n249_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSDA ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [16]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/sdaoen_o ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n249_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n249_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n249_s0 .INIT=16'hFF40;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n253_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSCL ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSCL ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n253_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n253_s0 .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/clk_en ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_s3 .INIT=4'hE;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_s1 .INIT=8'h40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_s1 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n350_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n350_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n350_s1 .INIT=16'h1000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_s1 .INIT=8'h40;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n348_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n348_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n348_s1 .INIT=8'h40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n236_3 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_12 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_s1 .INIT=16'h4000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n346_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n346_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_12 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n346_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n346_s1 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n345_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_12 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n345_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n345_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n345_s1 .INIT=16'h4000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n344_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_12 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n345_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n344_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n344_s1 .INIT=16'h4000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n343_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n343_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_12 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n343_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n343_s1 .INIT=16'h4000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [8]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_9 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_s1 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n341_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [11]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [10]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n341_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n341_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n341_s1 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n340_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [10]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [11]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n341_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n340_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n340_s1 .INIT=16'h1000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n339_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n339_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n339_s1 .INIT=8'h40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [16]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_s1 .INIT=16'h1000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n337_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [14]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n337_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n337_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n337_s1 .INIT=8'h40;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n336_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [14]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [15]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n337_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n336_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n336_s1 .INIT=8'h40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n166_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n166_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n166_s1 .INIT=16'h0D00;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n165_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n165_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n165_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n165_s1 .INIT=16'h0D00;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n164_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n164_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n164_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n164_s1 .INIT=16'h0D00;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n163_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n163_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n163_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n163_s1 .INIT=16'h0D00;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n162_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n162_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n162_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n162_s1 .INIT=16'hD000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n161_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n161_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n161_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n161_s1 .INIT=16'hD000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_s1 .INIT=16'h1400;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n159_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n159_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n159_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n159_s1 .INIT=16'hD000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n158_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [10]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n158_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n158_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n158_s1 .INIT=16'hD000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n157_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [11]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n157_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n157_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n157_s1 .INIT=16'hD000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n156_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [12]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n156_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n156_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n156_s1 .INIT=16'hD000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [11]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_s1 .INIT=16'h1C00;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [12]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_s1 .INIT=16'h1C00;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n153_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [15]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [13]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n153_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n153_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n153_s1 .INIT=16'h2C00;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_7 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/clk_en ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_s1 .INIT=16'h0E00;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_7 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_13 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s1 .INIT=16'hFEFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s10  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_18 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_19 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_20 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_17 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s10 .INIT=16'hFEFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_7 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_s1 .INIT=16'h4000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [13]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [14]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [15]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_s2 .INIT=8'h01;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSCL ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/scloen_o ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSCL ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/ctr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_s3 .INIT=16'hBF00;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n44_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [13]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [14]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n44_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n44_s1 .INIT=8'h10;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n45_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [13]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n45_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n45_s1 .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n51_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [12]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_s1 .INIT=16'h40BF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n48_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [10]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n51_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n48_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n48_s1 .INIT=16'h0100;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n51_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n51_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n51_s1 .INIT=4'h8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n52_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n52_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n52_s1 .INIT=16'h0100;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n53_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n53_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n53_s1 .INIT=8'h10;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n54_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n54_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n54_s1 .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_s1 .INIT=16'h0001;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n56_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n56_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n56_s1 .INIT=8'h01;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n57_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n57_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n57_s1 .INIT=4'h1;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [10]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [11]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [12]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [13]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_s1 .INIT=16'h0001;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_s2 .INIT=16'h0001;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_s3 .INIT=16'h0001;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [9]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_s4 .INIT=4'h1;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n249_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_12 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_stop ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n249_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n249_s1 .INIT=16'h0700;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_7 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_12 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_s2 .INIT=16'h4000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_7 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_8 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_9 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_10 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_s2 .INIT=16'h8000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_12 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_s2 .INIT=16'h1000;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_8 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_s2 .INIT=4'h8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n346_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n346_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n346_s2 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n345_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n345_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n345_s2 .INIT=16'h0100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n343_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n343_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n343_s2 .INIT=16'h0100;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_8 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_8 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_s3 .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [14]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [15]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [13]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_s2 .INIT=8'h10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_8 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_8 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_9 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_10 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_s3 .INIT=16'h8000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n337_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [16]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [13]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n337_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n337_s2 .INIT=16'h0100;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n165_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n165_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n165_s2 .INIT=4'h6;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n164_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n164_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n164_s2 .INIT=8'h1E;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n163_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n163_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n163_s2 .INIT=16'h01FE;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n162_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_5 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n162_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n162_s2 .INIT=4'h6;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n161_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n161_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n161_s2 .INIT=8'hB4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_s2 .INIT=4'h4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_5 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_s3 .INIT=8'h10;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n159_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_7 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n159_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n159_s2 .INIT=8'hB4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n158_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_5 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [8]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n158_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n158_s2 .INIT=8'h78;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n157_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [9]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n157_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n157_s2 .INIT=16'hBF40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n156_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_5 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [10]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n156_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n156_s2 .INIT=16'h7F80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [13]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [12]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [13]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_s2 .INIT=8'h01;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [10]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_s3 .INIT=16'h4000;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/prer [14]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [13]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_s2 .INIT=4'h1;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_8 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_s3 .INIT=16'h8000;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n153_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [12]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n153_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n153_s2 .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [9]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_8 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_s2 .INIT=16'h4000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_10 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_12 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_s3 .INIT=16'h4000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [10]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [11]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_10 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s2 .INIT=16'h6000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_10 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_txd ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s3 .INIT=8'h40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s5 .INIT=16'h00D7;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s11  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_21 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_12 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_22 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_18 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s11 .INIT=8'h40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s12  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [12]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_23 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_19 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s12 .INIT=16'h4000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s13  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_20 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s13 .INIT=16'h00BF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [9]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [10]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [11]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [12]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_s4 .INIT=16'h0001;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_s5 .INIT=16'h0001;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [9]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [10]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [11]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_s2 .INIT=8'h01;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_cmd [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_s3 .INIT=4'h1;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [10]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [11]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [12]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_s3 .INIT=8'h01;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_s4 .INIT=16'h0001;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [16]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [13]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [14]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [15]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_s5 .INIT=16'h0001;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_s6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [8]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [9]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_s6 .INIT=16'h0001;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_22 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_s3 .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_s4 .INIT=16'h0001;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [10]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [11]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_s5 .INIT=4'h1;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_s6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [12]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_s6 .INIT=8'h01;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [10]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [11]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_s4 .INIT=4'h1;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [16]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [8]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [12]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_s4 .INIT=16'h1600;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [13]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [14]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [15]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_s5 .INIT=8'h01;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_s6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_s6 .INIT=8'h10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [16]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [13]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [14]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [15]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s6 .INIT=16'hFEE9;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s7  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/sdaoen_o ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [8]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [12]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_11 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s7 .INIT=16'h033E;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s14  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_21 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s14 .INIT=16'hFEE9;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s15  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_22 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s15 .INIT=16'h0001;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s16  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [14]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [15]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_24 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_23 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s16 .INIT=16'h1600;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s17  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [16]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [13]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_24 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_s17 .INIT=8'h01;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_s6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/clk_en ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_s6 .INIT=16'hFFB0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n341_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_10 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_8 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_8 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n341_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n341_s3 .INIT=16'h8000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n50_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n50_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n50_s2 .INIT=8'h40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n49_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [8]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n49_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n49_s2 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s8  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_11 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [10]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [11]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_13 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_s8 .INIT=16'h0200;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [12]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [10]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [11]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_s4 .INIT=16'h0004;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_s7  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_9 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [10]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [11]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_10 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_12 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_s7 .INIT=16'h0200;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_s4 .INIT=16'h8FFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n12_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dscl_oen ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSCL ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/scloen_o ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n12_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n12_s2 .INIT=16'h0B0A;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n228_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_busy ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sta_condition ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n228_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n228_s5 .INIT=8'h32;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSCL_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSCL [0]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSCL [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSCL_1_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSCL_0_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/scl_i ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSCL [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSCL_0_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSDA_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSDA [0]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSDA [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSDA_1_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSDA_0_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/sda_i ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSDA [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSDA_0_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_13_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n153_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_13_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_12_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n154_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_12_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_11_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n155_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_11_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_10_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n156_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_10_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_9_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n157_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_9_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_8_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n158_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_8_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_7_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n159_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_7_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_6_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n160_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_6_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_5_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n161_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_5_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_4_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n162_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_4_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_3_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n163_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_3_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_2_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n164_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_2_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n165_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_1_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_0_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n166_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/filter_cnt_0_s0 .INIT=1'b0;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL_2_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL [1]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL_2_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL [0]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL_1_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL_0_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSCL [1]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSCL_0_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA_2_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA [1]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA_2_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA [0]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA_1_s0 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA_0_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cSDA [1]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n105_3 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/fSDA_0_s0 .INIT=1'b1;
DFFP \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSCL_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n204_3 ),
	.CLK(sys_clk),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSCL )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSCL_s0 .INIT=1'b1;
DFFP \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSDA_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n209_3 ),
	.CLK(sys_clk),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSDA )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSDA_s0 .INIT=1'b1;
DFFP \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSCL_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSCL ),
	.CLK(sys_clk),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSCL )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSCL_s0 .INIT=1'b1;
DFFP \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSDA ),
	.CLK(sys_clk),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dSDA_s0 .INIT=1'b1;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sta_condition_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n219_3 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sta_condition )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sta_condition_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n222_3 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sto_condition_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_stop_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n236_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/clk_en ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_stop )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_stop_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/al_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n249_3 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_al )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/al_s0 .INIT=1'b0;
DFFE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dout_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sSDA ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n253_3 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_rxd )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dout_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_ack_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n375_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/core_ack )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cmd_ack_s0 .INIT=1'b0;
DFF \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dscl_oen_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/scloen_o ),
	.CLK(sys_clk),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dscl_oen )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/dscl_oen_s0 .INIT=1'b0;
DFFP \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/clk_en_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n26_3 ),
	.CLK(sys_clk),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/clk_en )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/clk_en_s0 .INIT=1'b1;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n44_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_14_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n45_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_14_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_13_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n46_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_13_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_12_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n47_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_12_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_11_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n48_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_11_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_10_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n49_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_10_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_9_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n50_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_9_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_8_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n51_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_8_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_7_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n52_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_7_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_6_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n53_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_6_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_5_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n54_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_5_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_4_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n55_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_4_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_3_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n56_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_3_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_2_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n57_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_2_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_1_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n58_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_1_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_0_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n59_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_15_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/cnt_0_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n336_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_15_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n337_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_15_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_14_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n338_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_14_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_13_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n339_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_13_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_12_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n340_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_12_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_11_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n341_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_11_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_10_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n342_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_10_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_9_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n343_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_9_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_8_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n344_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_8_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_7_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n345_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_7_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_6_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n346_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_6_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_5_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n347_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_5_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_4_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n348_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_4_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_3_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n349_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_3_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_2_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n350_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_2_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_1_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n351_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_1_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_0_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n352_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_0_s1 .INIT=1'b0;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n327_17 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_9 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/scloen_o )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/scl_oen_s1 .INIT=1'b1;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sda_oen_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n354_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/c_state_16_8 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/sdaoen_o )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/sda_oen_s1 .INIT=1'b1;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n12_6 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/slave_wait_s5 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/busy_s4  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/n228_10 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/i2c_busy )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_apb2_i2c/byte_controller/bit_controller/busy_s4 .INIT=1'b0;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n12_s0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n208_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n12_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n12_s0 .INIT=8'h80;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n53_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n53_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n53_s0 .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n93_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n93_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n93_s0 .INIT=4'h8;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_s0 .INIT=8'hC5;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n153_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n153_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n153_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n153_s0 .INIT=8'hA3;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n154_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n154_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n154_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n154_s0 .INIT=8'hA3;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_s0 .INIT=8'hC5;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_s0 .INIT=8'hC5;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_s0 .INIT=8'hC5;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_s0 .INIT=8'hC5;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_s0 .INIT=8'hC5;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n177_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n177_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n177_s0 .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_s0  (
	.I0(reset_n),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_s0 .INIT=4'h4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s0 .INIT=8'h87;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s0 .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n216_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [7]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n216_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n216_s0 .INIT=8'hAC;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n217_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n217_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n217_s0 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n218_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n218_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n218_s0 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n219_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n219_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n219_s0 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n220_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n220_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n220_s0 .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n221_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n221_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n221_s0 .INIT=8'hCA;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_5 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_s0 .INIT=16'hBF00;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n532_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n532_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n532_s0 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_s0 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n555_s0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n555_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n555_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n555_s0 .INIT=16'hF088;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_s0  (
	.I0(reset_n),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_3 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_s0 .INIT=4'h1;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n571_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n571_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n571_s1 .INIT=16'h0001;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s12  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_19 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_20 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_21 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_18 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s12 .INIT=16'hFFF4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n53_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data_s3 .INIT=16'hFF10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s4 .INIT=16'hFEFF;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_9 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_10 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s3 .INIT=8'hF4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/spi_ready ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n542_5 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe_s3 .INIT=16'hFF80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/spi_ready ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy_s3 .INIT=16'hFF80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_s13  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_19 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_20 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_s13 .INIT=16'h070C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n403_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n403_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_10 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n403_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n403_s1 .INIT=16'h0007;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_s1 .INIT=8'h14;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n401_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n401_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n401_s1 .INIT=8'h78;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_10 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_s1 .INIT=8'h14;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n399_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n399_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n399_s1 .INIT=8'h78;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n398_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n398_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n398_s1 .INIT=16'h7F80;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_s12  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_20 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_10 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_18 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_s12 .INIT=4'hE;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n222_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n222_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n222_s1 .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n215_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [6]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n215_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n215_s1 .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_s1 .INIT=4'h4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n265_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n265_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n265_s1 .INIT=8'h60;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_s1 .INIT=16'h7800;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n263_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n263_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n263_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n263_s1 .INIT=8'h60;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_s1 .INIT=8'h60;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n14_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [5]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n14_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n14_s1 .INIT=8'h01;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n21_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n21_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n21_s1 .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_5 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [7]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_s1 .INIT=16'h0FBB;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n153_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n153_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n153_s1 .INIT=16'h0F77;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n154_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n154_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n154_s1 .INIT=16'h0F77;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_s1 .INIT=8'h5C;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_s1 .INIT=8'h5C;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_s1 .INIT=8'h5C;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_7 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_s1 .INIT=8'h53;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_5 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_s1 .INIT=16'h0FEE;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_7 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s1 .INIT=16'h0100;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s2 .INIT=8'h40;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s3 .INIT=8'h53;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n555_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/spi_ready ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n555_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n555_s1 .INIT=16'h7000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_22 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_23 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_19 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s14  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_24 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_25 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_20 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s14 .INIT=16'h0700;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s15  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_25 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_26 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_27 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_21 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s15 .INIT=16'h8F00;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_6 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s4 .INIT=16'hF83F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s5  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_22 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_11 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s5 .INIT=16'h1000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n403_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_25 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n403_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n403_s2 .INIT=16'h4000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_7 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_4 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_s2 .INIT=8'h40;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_s2 .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_s2 .INIT=16'h00FE;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n263_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n263_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n263_s2 .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_s2 .INIT=16'h8000;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_s2 .INIT=4'h1;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_s2 .INIT=16'h0F77;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_s2 .INIT=16'h0F77;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_s2 .INIT=16'h0F77;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_s2 .INIT=16'h0F77;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_s4 .INIT=16'h9009;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s16  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_28 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_22 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s16 .INIT=16'hBFFD;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s17  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_6 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_23 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s17 .INIT=8'h41;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s18  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_24 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s18 .INIT=8'h40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s19  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_29 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_7 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_8 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_25 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s19 .INIT=16'h4000;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s20  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_26 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s20 .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_27 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21 .INIT=16'h000E;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_5 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_11 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s6 .INIT=16'h4100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_s3 .INIT=16'hEFF7;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_8 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_s4 .INIT=16'h0001;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_s3 .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s22  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_28 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s22 .INIT=16'h8EE8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s23  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_29 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s23 .INIT=4'h1;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_s3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_7 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_s3 .INIT=16'h0400;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_s2 .INIT=16'h99A5;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n23_s1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n23_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n23_s1 .INIT=8'hB0;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n21_s2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n21_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n21_s2 .INIT=8'h20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/spi_ready ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n532_3 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s4 .INIT=16'hFF80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n542_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/spi_ready ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n542_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n542_s1 .INIT=16'h4000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n54_s1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n54_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n54_s1 .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n14_s2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n14_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n14_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n14_s2 .INIT=16'h0200;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/spi_ready ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_10 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_s4 .INIT=16'hEFAA;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n83_s4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/spi_ready ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n21_4 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/apbtargexp2_prdata_0_4 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n83_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n83_s4 .INIT=16'h5400;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n210_3 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n212_3 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n12_3 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n14_6 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n21_6 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n23_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_7_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_7_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_6_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_6_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_5_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_5_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_4_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_4_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_3_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_3_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_2_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_2_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_1_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_1_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_0_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_0_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_7_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [7]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_7_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_6_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [6]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_6_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_5_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [5]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_5_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_4_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [4]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_4_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_3_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [3]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_3_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_2_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [2]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_2_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [1]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_1_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_0_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [0]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_0_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_7_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [7]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n54_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_7_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_6_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [6]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n54_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_6_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_5_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [5]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n54_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_5_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_4_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [4]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n54_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_4_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_3_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [3]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n54_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_3_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_2_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [2]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n54_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_2_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [1]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n54_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_1_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_0_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [0]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n54_5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_0_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n93_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n93_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n93_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_1_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n93_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_1_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_0_s0  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n93_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_0_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_7_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n152_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_7_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_6_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n153_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_6_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_5_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n154_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_5_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_4_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n155_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_4_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_3_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n156_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_3_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n157_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n158_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_1_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n159_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_0_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask_0_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [0]),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n177_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask_0_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_7_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n215_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_7_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n216_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_6_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_5_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n217_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_5_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n218_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_3_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n219_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_3_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_2_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n220_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_2_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n221_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_1_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n222_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n214_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_0_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n246_3 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n262_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_4_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_3_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n263_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_3_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n264_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_2_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n265_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_1_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_0_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n266_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_0_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_2_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_2_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_1_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_1_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_s0 .INIT=1'b0;
DFFP \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n571_5 ),
	.CLK(sys_clk),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt_s0 .INIT=1'b1;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n208_7 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_3 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_3 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s0 .INIT=1'b0;
DFFP \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n202_3 ),
	.CLK(sys_clk),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_3 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s1 .INIT=1'b1;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n83_12 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_10 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n53_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n398_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_4_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n399_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_4_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n400_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_2_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n401_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_2_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n402_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n403_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_0_s1 .INIT=1'b0;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n532_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_10 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy_s1 .INIT=1'b1;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n542_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy_8 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe_s1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n554_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n555_3 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe_s1 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_18 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_9 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_20 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_9 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_18 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_9 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3 .INIT=1'b0;
DLNCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n623_3 ),
	.G(reset_n),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n625_3 ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_s6 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_s4  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n83_9 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/n76_6 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/spi_ready )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_s4 .INIT=1'b0;
INV \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n83_s6  (
	.I(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/spi_ready ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n83_12 )
);
endmodule
