<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>01.VerilogHDL的坤本素养 | liehuf-notes</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/liehuf-notes/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/liehuf-notes/assets/css/0.styles.2d312bae.css" as="style"><link rel="preload" href="/liehuf-notes/assets/js/app.2a1e4f9d.js" as="script"><link rel="preload" href="/liehuf-notes/assets/js/2.2ada9c0c.js" as="script"><link rel="preload" href="/liehuf-notes/assets/js/8.e9286aab.js" as="script"><link rel="prefetch" href="/liehuf-notes/assets/js/10.ff384730.js"><link rel="prefetch" href="/liehuf-notes/assets/js/11.8e21472d.js"><link rel="prefetch" href="/liehuf-notes/assets/js/12.c1b5b411.js"><link rel="prefetch" href="/liehuf-notes/assets/js/13.2e51da4d.js"><link rel="prefetch" href="/liehuf-notes/assets/js/14.2efeb2ee.js"><link rel="prefetch" href="/liehuf-notes/assets/js/3.0fd65347.js"><link rel="prefetch" href="/liehuf-notes/assets/js/4.b5718ca9.js"><link rel="prefetch" href="/liehuf-notes/assets/js/5.5d8f2613.js"><link rel="prefetch" href="/liehuf-notes/assets/js/6.a4502a2b.js"><link rel="prefetch" href="/liehuf-notes/assets/js/7.8fd545e3.js"><link rel="prefetch" href="/liehuf-notes/assets/js/9.d8f0d4a2.js">
    <link rel="stylesheet" href="/liehuf-notes/assets/css/0.styles.2d312bae.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/liehuf-notes/" class="home-link router-link-active"><img src="/liehuf-notes/img/bar.png" alt="liehuf-notes" class="logo"> <span class="site-name can-hide">liehuf-notes</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/liehuf-notes/" class="nav-link">首页</a></div><div class="nav-item"><a href="/liehuf-notes/pages/K230/" class="nav-link">K230</a></div><div class="nav-item"><a href="/liehuf-notes/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/liehuf-notes/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/liehuf-notes/" class="nav-link">首页</a></div><div class="nav-item"><a href="/liehuf-notes/pages/K230/" class="nav-link">K230</a></div><div class="nav-item"><a href="/liehuf-notes/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/liehuf-notes/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav>  <ul class="sidebar-links"><li><a href="/liehuf-notes/pages/Verilog_01/" aria-current="page" class="active sidebar-link">01.VerilogHDL的坤本素养</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_1、空白符" class="sidebar-link">1、空白符</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_2、注释" class="sidebar-link">2、注释</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_3、标识符-给变量-模块起名字" class="sidebar-link">3、标识符（给变量/模块起名字）</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_4、关键字" class="sidebar-link">4、关键字</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_5、数字-如何表示0、1、不定、高阻态" class="sidebar-link">5、数字（如何表示0、1、不定、高阻态？）</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_1-物理数据类型-硬件电路的-材料" class="sidebar-link">1. 物理数据类型：硬件电路的“材料”</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_01/#_1-1-连线型-net-type-相当于-电线" class="sidebar-link">1.1 连线型（Net Type）—— 相当于“电线”</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_01/#_1-2-寄存器型-register-type-相当于-存储单元" class="sidebar-link">1.2 寄存器型（Register Type）—— 相当于“存储单元”</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_2-存储器型-memory-相当于-ram-rom" class="sidebar-link">2. 存储器型（Memory）—— 相当于“RAM/ROM”</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_3-抽象数据类型-辅助设计的-工具" class="sidebar-link">3. 抽象数据类型：辅助设计的“工具”</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_01/#_3-1-整型-integer" class="sidebar-link">3.1 整型（`integer`）</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_01/#_3-2-时间型-time" class="sidebar-link">3.2 时间型（`time`）</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_01/#_3-3-实型-real" class="sidebar-link">3.3 实型（`real`）</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_01/#_3-4-参数型-parameter-相当于-常量" class="sidebar-link">3.4 参数型（`parameter`）—— 相当于“常量”</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_01/#总结-数据类型的选择指南" class="sidebar-link">总结：数据类型的选择指南</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_1、算术运算符-加减乘除" class="sidebar-link">1、算术运算符：加减乘除</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_2-关系运算符-比较大小" class="sidebar-link">2. 关系运算符：比较大小</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_3-相等运算符-判等" class="sidebar-link">3. 相等运算符：判等</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_4-逻辑运算符-真-假判断" class="sidebar-link">4. 逻辑运算符：真/假判断</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_5-按位运算符-逐bit操作" class="sidebar-link">5. 按位运算符：逐bit操作</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_6-移位运算符-左移-右移" class="sidebar-link">6. 移位运算符：左移/右移</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_7-条件运算符-简化的if-else" class="sidebar-link">7. 条件运算符：简化的if-else</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_8-连接与复制运算符-合并信号" class="sidebar-link">8. 连接与复制运算符：合并信号</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_01/#总结-运算符优先级表" class="sidebar-link">总结：运算符优先级表</a></li></ul></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_1-模块是什么" class="sidebar-link">1. 模块是什么？</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_2-模块的四大组成部分" class="sidebar-link">2. 模块的四大组成部分</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_3-模块的端口定义" class="sidebar-link">3. 模块的端口定义</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_4-模块的实例化-调用-积木" class="sidebar-link">4. 模块的实例化：调用“积木”</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_5-模块的层次化设计" class="sidebar-link">5. 模块的层次化设计</a></li><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_01/#_6-模块的测试-testbench" class="sidebar-link">6. 模块的测试：Testbench</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_01/#总结-模块设计要点" class="sidebar-link">总结：模块设计要点</a></li></ul></li></ul></li><li><a href="/liehuf-notes/pages/Verilog_02/" class="sidebar-link">02.VerilogHDL程序设计和描述方式</a></li><li><a href="/liehuf-notes/pages/Verilog_03/" class="sidebar-link">03.七种基本逻辑门的verilog实现</a></li><li><a href="/liehuf-notes/pages/Verilog_04/" class="sidebar-link">04.可恶的锁存器</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/liehuf-notes/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-07-10</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABKFJREFUSA3tVl1oFVcQnrMbrak3QUgkya1akpJYcrUtIqW1JvFBE9LiQ5v6JmJpolbMg32rVrhgoYK0QiMY6i9Y6EMaW5D+xFJaTYItIuK2Kr3+BJNwkxBj05sQY3b3nM6cs2dv9t7NT/vQJw/sndk5M/PNzJkzewGerP+pAmy+ON8lLzUJgA8ZYxYIYZmGYRnctDaWvJJAmTtfP1pvXsBCCPP8QFcCaRkZYACgDZFO4stNIcBCajEOlmmC9XpJ9bAGCaPaPmzPl32dvLSVu3BWCTQs0XQQ6g0DYgwLIoAZbBCdW/i+781o1VVlm/410mw4h06Y7bIPHNyWDyL4FHkX03Q8SrzNhZTZriieckWt7cL6MM85YcLpsi/7O9/iXFT6MswI0DmmpkSaJ0qLxFIm3+i1THHB3zmBH3PYx9CcykcLOeQVVa7QtdxTgQgEleX2AjHYfwA+2ddV77ruGoJUbhGDI09YSNXyMpUt5ylOzxgbUmtOp7NmbNt8v3arjTBfYELmLUV+M+nSawNNAUqpT3ClJWg5I3BLT+cGW/DXNGCa6tx1aakCGEigArTn4TDIPdrXXYKCZNrHLMCOEPvHBlLQ99s9eHB7EB6NTki73CVPQ2F5MSx/uRQixfmq7rK0wYD8w8E905bnPDfwoWs/rfv93NWN/ZfvwsLIU7A09gxECyISeGJkHAau98L97tuw7NXnoPyNF8FcYGLGKsOs0mN3OEyec9esGW/ZEl945dTP34wlR2FZVQWU1q0Cw8Tr7p+hgLLNL0FPxx/Q35mA8aEUrH6nCgwEl0tn7wUiZYJnNRh6DK4UH/k0lfyrsBKdPVv/AriGIQcEDQZ65LBAGe2Rzui9Ybjz7XUppz1/uKBbyVPGkN3ZAeC6hr0x7Nr38N5+EqkoOm17xpoqR9ohQF55ERSvr4Dkr3chNfC3DMzGJlNBElW8w9nsGQvhNGIzDkXzCg8cLK951xHsFBlTJspJNi3ZFIMF2AeDV3q8DNOB+YHi6QTrChDIWDBRi5U5f+ZMfJLu3ccrqxtdxk4SKH336LFxSmkqefwU5T8fhdSdQf9IVKD6aNiwI/hnmcAZ91isYMJIaCUCx9W098+LgruikeTqzqqxKPUwqJyCPJiyemVVZBOijDGjD38Os0jOiSPL1z3SPjXNANbiNPXAdzTfukjjuknNBbyz3nwgTd3AVFqUJ5hpHlq9MveLnWwttUfoygBmvVjuikxND3znrhsELnZk7k+OjIGxeNEkomyLVta0xxn+HZhjBc4YZ/AFjHjz9u3xRZl2BN4aq9nFwWh16IrQ1aHHEd3j1+4/dB9OtH4e29A2H1DyHQRmOSfQZ1Fy7MHBTGB6J/Djq6p3OxyO2cB+4Car7v/o3GXgfAkj23+x9ID1Teoamo/SXcbvSf2PX7Vc8DdCmE1vN9di+32P9/5YR3vLnhCVGUWBjEkr3yh4H8v9CzmsbdhzOKzsJKM90iFdaTMjRPhGVsakRvOaRidljo6H6G7j+ctrJpsP+4COhDIl0La2+FS4+5mlocBaXY5QnGZysIBYoeSsl5qQzrSj/cgNrfuEzlWBfwA+EjrZyWUvpAAAAABJRU5ErkJggg==">01.VerilogHDL的坤本素养<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="一、verilog-hal语言基本要素"><a href="#一、verilog-hal语言基本要素" class="header-anchor">#</a> 一、Verilog HAL语言基本要素</h1> <p>==准备好来自这门硬件编程语言的爱吧== ~我热烈滴吻~</p> <h2 id="_1、空白符"><a href="#_1、空白符" class="header-anchor">#</a> 1、空白符</h2> <ul><li><p>包括空格符（<code>\b</code>）、制表符（<code>\t</code>）、换行符和换页符，编译时被忽略。</p></li> <li><p>示例：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">initial</span> <span class="token keyword">begin</span> a <span class="token operator">=</span> <span class="token number">3'b100</span><span class="token punctuation">;</span> b <span class="token operator">=</span> <span class="token number">3'b010</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p>在加入空白符之后，代码变得更加可读：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">initial</span> 
<span class="token keyword">begin</span> 
    a <span class="token operator">=</span> <span class="token number">3'b100</span><span class="token punctuation">;</span> 
    b <span class="token operator">=</span> <span class="token number">3'b010</span><span class="token punctuation">;</span> 
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br></div></div></li></ul> <h2 id="_2、注释"><a href="#_2、注释" class="header-anchor">#</a> 2、注释</h2> <ul><li><p><strong>作用</strong>：用来写说明文字，<strong>不会被编译</strong>，是给可爱的同学们看的笔记，防止一觉睡醒看不懂了（汇编程序员的痛）。</p></li> <li><p><strong>两种写法</strong>：</p> <ul><li><p><strong>单行注释</strong>：用 <code>//</code>，直到行尾都算注释。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">assign</span> a <span class="token operator">=</span> b <span class="token operator">&amp;</span> c<span class="token punctuation">;</span>  <span class="token comment">// 这是单行注释：计算a等于b和c的按位与</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><strong>多行注释</strong>：用 <code>/* */</code>，中间可以跨多行。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token comment">/* 这是多行注释：
   可以写很长的说明，
   比如这个模块的功能是XXX */</span><span class="token operator">**</span>重要规则<span class="token operator">**</span>：
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li></ul> <ul><li><p>重要规则</p> <ul><li><p>多行注释<strong>不能嵌套</strong>！比如 <code>/* 注释1 /* 注释2 */ 注释1 */</code> 会报错。</p></li> <li><p>但多行注释里可以包含单行注释：<code>/* // 这是合法的 */</code>。</p></li></ul></li></ul></li></ul> <h2 id="_3、标识符-给变量-模块起名字"><a href="#_3、标识符-给变量-模块起名字" class="header-anchor">#</a> 3、标识符（给变量/模块起名字）</h2> <p><u>作为一个类C语言，verilog十分有素养，所以它的标识符命名方式以及注意点和C语言的变量几乎没有区别</u></p> <ul><li><p>组成：字母、数字、<code>$</code>、<code>_</code>，区分大小写，首字符必须为字母或下划线。</p></li> <li><p>示例：<code>count</code>、<code>_CC_G5</code>（合法）；<code>30count</code>、<code>out*</code>（非法）。</p></li> <li><p><strong>转义标识符</strong>：以 <code>\</code> 开头，以空白结尾，可包含任意可打印字符（如 <code>\a+b=c</code>）。</p></li> <li><p><strong>合法示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code>counter    <span class="token comment">// 纯字母</span>
_data_in   <span class="token comment">// 下划线开头</span>
<span class="token kernel-function property">$signal</span>    <span class="token comment">// 美元符号开头（较少用）</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li> <li><p><strong>非法示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token number">3</span>state     <span class="token comment">// 数字开头</span>
out#put    <span class="token comment">// 包含非法字符#</span>
a<span class="token operator">+</span>b        <span class="token comment">// 包含运算符+</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li></ul> <ul><li><p><strong>特殊技巧：转义标识符</strong></p> <ul><li><p>如果非要起一个奇怪的名字（比如包含空格、符号），可以用 <code>\</code> 开头，空格结尾。</p></li> <li><p>示例：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code>\<span class="token number">7400</span>      <span class="token comment">// 实际名字是 &quot;7400&quot;（通常用于和传统电路编号兼容）</span>
\a<span class="token operator">+</span>b<span class="token operator">=</span>c     <span class="token comment">// 实际名字是 &quot;a+b=c&quot;</span>
\<span class="token operator">***</span>       <span class="token comment">// 实际名字是 &quot;***&quot;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li> <li><p>但<strong>不建议滥用</strong>，尽量用常规命名（如 <code>and_gate</code> 而不是 <code>\a&amp;b</code>）。</p></li></ul></li></ul> <h2 id="_4、关键字"><a href="#_4、关键字" class="header-anchor">#</a> 4、关键字</h2> <p><strong>就是说verilog里面已经用于设计的“标识符”不能让它换工作，这就是关键字，这点和C语言没有任何区别。总之有点：咱们是兄弟，你的就是我的，我的还是我的，那种味儿……</strong>==~emmmm~==</p> <ul><li><p><strong>特点</strong>：</p> <ul><li>全部是<strong>小写</strong>，比如 <code>always</code> 是关键字，但 <code>ALWAYS</code> 不是。</li> <li>不能用来起名字！比如定义一个变量叫 <code>module</code> 会报错。</li></ul></li> <li><p><strong>常见关键字列表</strong>（不止这点，因为我用的框架不行）：</p> <table><thead><tr><th style="text-align:center;">关键字</th> <th style="text-align:center;">作用</th></tr></thead> <tbody><tr><td style="text-align:center;"><code>module</code></td> <td style="text-align:center;">定义模块开头</td></tr> <tr><td style="text-align:center;"><code>input</code></td> <td style="text-align:center;">声明输入端口</td></tr> <tr><td style="text-align:center;"><code>output</code></td> <td style="text-align:center;">声明输出端口</td></tr> <tr><td style="text-align:center;"><code>reg</code></td> <td style="text-align:center;">声明寄存器变量</td></tr> <tr><td style="text-align:center;"><code>wire</code></td> <td style="text-align:center;">声明连线</td></tr> <tr><td style="text-align:center;"><code>always</code></td> <td style="text-align:center;">描述时序/组合逻辑</td></tr></tbody></table></li></ul> <h2 id="_5、数字-如何表示0、1、不定、高阻态"><a href="#_5、数字-如何表示0、1、不定、高阻态" class="header-anchor">#</a> 5、数字（如何表示0、1、不定、高阻态？）</h2> <p>四种基本逻辑状态：</p> <table><thead><tr><th style="text-align:center;">状态</th> <th style="text-align:center;">含义</th></tr></thead> <tbody><tr><td style="text-align:center;">0</td> <td style="text-align:center;">低电平、逻辑0或假</td></tr> <tr><td style="text-align:center;">1</td> <td style="text-align:center;">高电平、逻辑1或真</td></tr> <tr><td style="text-align:center;">x/X</td> <td style="text-align:center;">不确定或未知状态</td></tr> <tr><td style="text-align:center;">z/Z</td> <td style="text-align:center;">高阻态</td></tr></tbody></table> <ul><li><p><strong>整数表示法</strong>：<code>&lt;位宽&gt;'&lt;基数&gt;&lt;数值&gt;</code></p> <ul><li><p><strong>位宽</strong>：二进制位的总数（如 <code>4'b1011</code> 表示4位二进制数）。</p></li> <li><p><strong>基数</strong>：</p> <table><thead><tr><th style="text-align:left;">基数符号</th> <th style="text-align:left;">进制</th> <th style="text-align:left;">合法字符</th></tr></thead> <tbody><tr><td style="text-align:left;"><code>b</code>/<code>B</code></td> <td style="text-align:left;">二进制</td> <td style="text-align:left;"><code>0,1,x,X,z,Z,?, _</code>（下划线可忽略）</td></tr> <tr><td style="text-align:left;"><code>o</code>/<code>O</code></td> <td style="text-align:left;">八进制</td> <td style="text-align:left;"><code>0-7,x,X,z,Z,?, _</code></td></tr> <tr><td style="text-align:left;"><code>d</code>/<code>D</code></td> <td style="text-align:left;">十进制</td> <td style="text-align:left;"><code>0-9, _</code></td></tr> <tr><td style="text-align:left;"><code>h</code>/<code>H</code></td> <td style="text-align:left;">十六进制</td> <td style="text-align:left;"><code>0-9, a-f, A-F, x,X,z,Z,?, _</code></td></tr></tbody></table></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token number">8'b1010_1101</span>    <span class="token comment">// 8位二进制，下划线提高可读性</span>
<span class="token number">16'hFF00</span>        <span class="token comment">// 16位十六进制，等于65535</span>
<span class="token number">4'd10</span>           <span class="token comment">// 4位十进制，实际存储为1010</span>
<span class="token number">3'b1x0</span>          <span class="token comment">// 3位二进制，第二位未知</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br></div></div></li> <li><p><strong>易错点</strong>：</p> <ul><li>位宽不能是表达式：<code>(2+2)'b11</code> ❌</li> <li>负号必须在最左边：<code>-4'd3</code> ✅，<code>4'd-3</code> ❌</li></ul></li></ul></li></ul> <ul><li><strong>实数（浮点数）表示法</strong>：
<ul><li>两种写法：
<ol><li>直接写小数：<code>3.14</code>、<code>0.5</code>（注意：<code>.5</code> 是错的，必须写 <code>0.5</code>）。</li> <li>科学计数法：<code>2.5e3</code>（=2500）、<code>1E-6</code>（=0.000001）。</li></ol></li></ul></li></ul> <h1 id="二、verilog-hdl基本数据类型"><a href="#二、verilog-hdl基本数据类型" class="header-anchor">#</a> 二、Verilog HDL基本数据类型</h1> <h2 id="_1-物理数据类型-硬件电路的-材料"><a href="#_1-物理数据类型-硬件电路的-材料" class="header-anchor">#</a> <strong>1. 物理数据类型：硬件电路的“材料”</strong></h2> <p><strong>核心思想</strong>：Verilog的数据类型是对实际硬件电路的抽象，比如电线、寄存器、存储器等。</p> <hr> <h3 id="_1-1-连线型-net-type-相当于-电线"><a href="#_1-1-连线型-net-type-相当于-电线" class="header-anchor">#</a> <strong>1.1 连线型（Net Type）—— 相当于“电线”</strong></h3> <ul><li><p><strong>作用</strong>：表示电路中的物理连接，<strong>不能存储数据</strong>，只能传递信号。</p></li> <li><p><strong>常见类型</strong>：</p> <table><thead><tr><th style="text-align:left;">类型</th> <th style="text-align:left;">功能说明</th> <th style="text-align:left;">现实类比</th></tr></thead> <tbody><tr><td style="text-align:left;"><code>wire</code></td> <td style="text-align:left;">普通导线（默认类型）</td> <td style="text-align:left;">铜线</td></tr> <tr><td style="text-align:left;"><code>tri</code></td> <td style="text-align:left;">三态导线（可高阻态）</td> <td style="text-align:left;">带开关的线</td></tr> <tr><td style="text-align:left;"><code>wor</code>/<code>trior</code></td> <td style="text-align:left;">多驱动时，实现“线或”逻辑</td> <td style="text-align:left;">多个开关并联</td></tr> <tr><td style="text-align:left;"><code>wand</code>/<code>triand</code></td> <td style="text-align:left;">多驱动时，实现“线与”逻辑</td> <td style="text-align:left;">多个开关串联</td></tr> <tr><td style="text-align:left;"><code>supply1</code></td> <td style="text-align:left;">电源线（恒定高电平）</td> <td style="text-align:left;">VCC（+5V）</td></tr> <tr><td style="text-align:left;"><code>supply0</code></td> <td style="text-align:left;">地线（恒定低电平）</td> <td style="text-align:left;">GND（0V）</td></tr></tbody></table></li> <li><p><strong>声明格式</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">wire</span> <span class="token punctuation">[</span>位宽<span class="token punctuation">]</span> 变量名<span class="token punctuation">;</span>       <span class="token comment">// 普通连线</span>
<span class="token keyword">tri</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> bus<span class="token punctuation">;</span>          <span class="token comment">// 8位三态总线</span>
<span class="token keyword">supply1</span> vdd<span class="token punctuation">;</span>            <span class="token comment">// 电源线</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li> <li><p><strong>关键特性</strong>：</p> <ul><li><p>默认初值为 <code>z</code>（高阻态）。</p></li> <li><p>需要用 <code>assign</code> 或模块输出驱动：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">wire</span> a<span class="token punctuation">;</span>
<span class="token keyword">assign</span> a <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>  <span class="token comment">// 给电线a赋值高电平</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li></ul></li></ul> <hr> <h3 id="_1-2-寄存器型-register-type-相当于-存储单元"><a href="#_1-2-寄存器型-register-type-相当于-存储单元" class="header-anchor">#</a> <strong>1.2 寄存器型（Register Type）—— 相当于“存储单元”</strong></h3> <ul><li><p><strong>作用</strong>：表示可以存储数据的硬件元件（如触发器、锁存器）。</p></li> <li><p><strong>关键字</strong>：<code>reg</code></p></li> <li><p><strong>声明格式</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">reg</span> <span class="token punctuation">[</span>位宽<span class="token punctuation">]</span> 变量名<span class="token punctuation">;</span>  
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">reg</span> q<span class="token punctuation">;</span>          <span class="token comment">// 1位寄存器（存储1bit数据）</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">;</span> <span class="token comment">// 8位寄存器（存储一个字节）</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li> <li><p><strong>关键特性</strong>：</p> <ul><li><p>默认初值为 <code>x</code>（未知状态）。</p></li> <li><p>必须在 <code>always</code> 或 <code>initial</code> 块中赋值：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
  q <span class="token operator">&lt;=</span> din<span class="token punctuation">;</span>  <span class="token comment">// 在时钟上升沿存储din的值</span>
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li> <li><p><strong>注意</strong>：</p> <ul><li><p><code>reg</code> 不一定是实际的寄存器！综合工具可能将其优化为组合逻辑。</p></li> <li><p>若需要明确符号，可用 <code>reg signed</code>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">reg</span> <span class="token keyword">signed</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> num<span class="token punctuation">;</span> <span class="token comment">// 4位有符号数（范围-8到7）</span>
num <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">2</span><span class="token punctuation">;</span>             <span class="token comment">// 存储为1110（补码）</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li></ul></li></ul></li></ul> <hr> <h2 id="_2-存储器型-memory-相当于-ram-rom"><a href="#_2-存储器型-memory-相当于-ram-rom" class="header-anchor">#</a> <strong>2. 存储器型（Memory）—— 相当于“RAM/ROM”</strong></h2> <ul><li><p><strong>作用</strong>：描述硬件中的存储阵列（如内存、寄存器堆）。</p></li> <li><p><strong>本质</strong>：一组 <code>reg</code> 的集合。</p></li> <li><p><strong>声明格式</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">reg</span> <span class="token punctuation">[</span>数据位宽<span class="token punctuation">]</span> 存储器名 <span class="token punctuation">[</span>地址数量<span class="token punctuation">]</span><span class="token punctuation">;</span>  
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> ram <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">255</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment">// 256个8位存储单元（地址0~255）</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">31</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> rom <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">1023</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment">// 1KB的32位ROM</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li> <li><p><strong>操作方式</strong>：</p> <ul><li><p>按地址读写：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code>ram<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">8'hFF</span><span class="token punctuation">;</span>  <span class="token comment">// 给地址0写入255</span>
data_out <span class="token operator">=</span> rom<span class="token punctuation">[</span><span class="token number">5</span><span class="token punctuation">]</span><span class="token punctuation">;</span> <span class="token comment">// 读取地址5的数据</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li> <li><p><strong>重要限制</strong>：</p> <ul><li>不能一次性读写整个存储器！必须逐个地址操作。</li> <li>综合时可能被映射为FPGA的Block RAM或寄存器堆。</li></ul></li></ul></li></ul> <hr> <h2 id="_3-抽象数据类型-辅助设计的-工具"><a href="#_3-抽象数据类型-辅助设计的-工具" class="header-anchor">#</a> <strong>3. 抽象数据类型：辅助设计的“工具”</strong></h2> <h3 id="_3-1-整型-integer"><a href="#_3-1-整型-integer" class="header-anchor">#</a> <strong>3.1 整型（<code>integer</code>）</strong></h3> <ul><li><p><strong>作用</strong>：用于仿真时的数学运算（不直接对应硬件）。</p></li> <li><p><strong>特点</strong>：</p> <ul><li>32位有符号整数（范围 <code>-2^31</code> 到 <code>2^31-1</code>）。</li> <li>常用于循环计数器、临时计算。</li></ul></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">integer</span> i<span class="token punctuation">;</span>
<span class="token keyword">for</span> <span class="token punctuation">(</span>i<span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span> i<span class="token operator">&lt;</span><span class="token number">10</span><span class="token punctuation">;</span> i<span class="token operator">=</span>i<span class="token operator">+</span><span class="token number">1</span><span class="token punctuation">)</span> <span class="token keyword">begin</span> <span class="token comment">// 循环10次</span>
  <span class="token comment">// 执行操作</span>
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br></div></div></li></ul> <h3 id="_3-2-时间型-time"><a href="#_3-2-时间型-time" class="header-anchor">#</a> <strong>3.2 时间型（<code>time</code>）</strong></h3> <ul><li><p><strong>作用</strong>：记录仿真时间（如测试延迟）。</p></li> <li><p><strong>特点</strong>：</p> <ul><li>64位无符号整数，单位由 ``timescale<code>定义（如</code>1ns`）。</li> <li>常与 <code>$time</code> 系统函数配合使用。</li></ul></li> <li><p><strong>示例</strong></p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">time</span> start_time<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
  start_time <span class="token operator">=</span> <span class="token kernel-function property">$time</span><span class="token punctuation">;</span> <span class="token comment">// 记录当前仿真时间</span>
  <span class="token number">#10</span><span class="token punctuation">;</span>               <span class="token comment">// 延迟10个时间单位</span>
  <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;耗时：%t&quot;</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span> <span class="token operator">-</span> start_time<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">end</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br></div></div></li></ul> <h3 id="_3-3-实型-real"><a href="#_3-3-实型-real" class="header-anchor">#</a> <strong>3.3 实型（<code>real</code>）</strong></h3> <ul><li><p><strong>作用</strong>：仿真时的浮点数计算（如模拟电路参数）。</p></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">real</span> voltage<span class="token punctuation">;</span>
voltage <span class="token operator">=</span> <span class="token number">3.3</span><span class="token punctuation">;</span> <span class="token comment">// 表示3.3V电压</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li></ul> <h3 id="_3-4-参数型-parameter-相当于-常量"><a href="#_3-4-参数型-parameter-相当于-常量" class="header-anchor">#</a> <strong>3.4 参数型（<code>parameter</code>）—— 相当于“常量”</strong></h3> <ul><li><p><strong>作用</strong>：定义模块中的固定值（如位宽、延迟时间）。</p></li> <li><p><strong>特点</strong>：</p> <ul><li>仿真前确定，运行时不可修改。</li> <li>提高代码可读性和可维护性。</li></ul></li> <li><p><strong>示例</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">parameter</span> WIDTH <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span>       <span class="token comment">// 定义位宽为8</span>
<span class="token keyword">parameter</span> DELAY <span class="token operator">=</span> <span class="token number">10</span><span class="token punctuation">;</span>      <span class="token comment">// 定义延迟10ns</span>
<span class="token keyword">reg</span> <span class="token punctuation">[</span>WIDTH<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> data<span class="token punctuation">;</span>      <span class="token comment">// 实际声明为reg [7:0] data</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br></div></div></li></ul> <hr> <h3 id="总结-数据类型的选择指南"><a href="#总结-数据类型的选择指南" class="header-anchor">#</a> <strong>总结：数据类型的选择指南</strong></h3> <table><thead><tr><th style="text-align:left;">类型</th> <th style="text-align:left;">关键字</th> <th style="text-align:left;">适用场景</th> <th style="text-align:left;">硬件对应物</th></tr></thead> <tbody><tr><td style="text-align:left;">连线型</td> <td style="text-align:left;"><code>wire</code></td> <td style="text-align:left;">模块间信号连接</td> <td style="text-align:left;">导线</td></tr> <tr><td style="text-align:left;">寄存器型</td> <td style="text-align:left;"><code>reg</code></td> <td style="text-align:left;">时序逻辑存储</td> <td style="text-align:left;">触发器/锁存器</td></tr> <tr><td style="text-align:left;">存储器型</td> <td style="text-align:left;"><code>reg [] []</code></td> <td style="text-align:left;">RAM/ROM建模</td> <td style="text-align:left;">存储阵列</td></tr> <tr><td style="text-align:left;">整型/实型</td> <td style="text-align:left;"><code>integer</code>/<code>real</code></td> <td style="text-align:left;">仿真计算</td> <td style="text-align:left;">无直接对应</td></tr> <tr><td style="text-align:left;">参数型</td> <td style="text-align:left;"><code>parameter</code></td> <td style="text-align:left;">常量定义（如位宽）</td> <td style="text-align:left;">硬件配置参数</td></tr></tbody></table> <p><strong>黄金法则</strong>：</p> <ol><li><strong>连线用 <code>wire</code>，存储用 <code>reg</code></strong>。</li> <li>存储器本质是 <code>reg</code> 数组，按地址访问。</li> <li><code>integer</code>/<code>real</code> 仅用于仿真，不生成实际电路。</li></ol> <p><strong>常见错误</strong>：</p> <ul><li><p>错误1：对 <code>wire</code> 用过程赋值（<code>=</code>）。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">wire</span> a<span class="token punctuation">;</span>
<span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> a <span class="token operator">=</span> b<span class="token punctuation">;</span> <span class="token comment">// 错！wire必须用assign驱动</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li> <li><p>错误2：试图整体操作存储器。</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> mem <span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">:</span><span class="token number">255</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
mem <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token comment">// 错！必须逐个地址初始化</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div></li></ul> <h1 id="三、运算符和表达式"><a href="#三、运算符和表达式" class="header-anchor">#</a> 三、运算符和表达式</h1> <h2 id="_1、算术运算符-加减乘除"><a href="#_1、算术运算符-加减乘除" class="header-anchor">#</a> <strong>1、算术运算符：加减乘除</strong></h2> <p><strong>符号</strong>：<code>+</code>、<code>-</code>、<code>*</code>、<code>/</code>、<code>%</code>（取模）
<strong>作用</strong>：数学运算，<strong>注意位宽规则</strong>！</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> arithmetic<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a <span class="token operator">=</span> <span class="token number">4'b1100</span><span class="token punctuation">;</span> <span class="token comment">// 12</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> b <span class="token operator">=</span> <span class="token number">3'b011</span><span class="token punctuation">;</span>  <span class="token comment">// 3</span>
  
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;a + b = %b&quot;</span><span class="token punctuation">,</span> a <span class="token operator">+</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 12+3=15 → 4'b1111</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;a - b = %b&quot;</span><span class="token punctuation">,</span> a <span class="token operator">-</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 12-3=9 → 4'b1001</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;a * b = %b&quot;</span><span class="token punctuation">,</span> a <span class="token operator">*</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 12*3=36 → 但a只有4位，截断后=4'b0100（36%16=4）</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;a / b = %b&quot;</span><span class="token punctuation">,</span> a <span class="token operator">/</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 12/3=4 → 4'b0100</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;a %% b = %b&quot;</span><span class="token punctuation">,</span> a <span class="token operator">%</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 12%3=0 → 4'b0000</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br></div></div><ul><li>结果位宽 = 操作数的最大位宽（如4位+3位=4位结果）。</li> <li>除法/取模会<strong>舍去小数</strong>（如 <code>7/3=2</code>）</li></ul> <h2 id="_2-关系运算符-比较大小"><a href="#_2-关系运算符-比较大小" class="header-anchor">#</a> <strong>2. 关系运算符：比较大小</strong></h2> <p><strong>符号</strong>：<code>&gt;</code>、<code>&lt;</code>、<code>&gt;=</code>、<code>&lt;=</code> <strong>输出</strong>：1（真）、0（假）、x（未知）</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> compare<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> x <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span> <span class="token comment">// 10</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> y <span class="token operator">=</span> <span class="token number">4'b0011</span><span class="token punctuation">;</span> <span class="token comment">// 3</span>
  
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;x &gt; y? %b&quot;</span><span class="token punctuation">,</span> x <span class="token operator">&gt;</span> y<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// 10&gt;3 → 1</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;x &lt; y? %b&quot;</span><span class="token punctuation">,</span> x <span class="token operator">&lt;</span> y<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// 10&lt;3 → 0</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;x &gt;=10? %b&quot;</span><span class="token punctuation">,</span> x <span class="token operator">&gt;=</span> <span class="token number">4'd10</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 10&gt;=10 → 1</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br></div></div><p><strong>注意</strong>：若操作数含 <code>x</code>，结果可能是 <code>x</code>（如 <code>4'b101x &gt; 4'b0000</code> → <code>x</code>）。</p> <h2 id="_3-相等运算符-判等"><a href="#_3-相等运算符-判等" class="header-anchor">#</a> <strong>3. 相等运算符：判等</strong></h2> <p><strong>符号</strong>：</p> <ul><li><code>==</code>（等于）、<code>!=</code>（不等）→ 可能返回 <code>x</code></li> <li><code>===</code>（全等）、<code>!==</code>（非全等）→ 严格比较（包括 <code>x</code> 和 <code>z</code>）</li></ul> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> equality<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> p <span class="token operator">=</span> <span class="token number">4'b101x</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> q <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
  
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;p == q? %b&quot;</span><span class="token punctuation">,</span> p <span class="token operator">==</span> q<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// 101x == 1010 → x（不确定）</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;p === q? %b&quot;</span><span class="token punctuation">,</span> p <span class="token operator">===</span> q<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 101x === 1010 → 0（严格不等）</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;p != q? %b&quot;</span><span class="token punctuation">,</span> p <span class="token operator">!=</span> q<span class="token punctuation">)</span><span class="token punctuation">;</span>  <span class="token comment">// 101x != 1010 → x</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;p !== q? %b&quot;</span><span class="token punctuation">,</span> p <span class="token operator">!==</span> q<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 101x !== 1010 → 1（确实不等）</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br></div></div><p><strong>何时用 <code>===</code>？</strong> 测试中精确匹配高阻态 <code>z</code> 或未知态 <code>x</code>。</p> <h2 id="_4-逻辑运算符-真-假判断"><a href="#_4-逻辑运算符-真-假判断" class="header-anchor">#</a> <strong>4. 逻辑运算符：真/假判断</strong></h2> <p><strong>符号</strong>：<code>&amp;&amp;</code>（与）、<code>||</code>（或）、<code>!</code>（非）
<strong>规则</strong>：非0即真（<code>0</code>=假，<code>1</code>/<code>x</code>/<code>z</code>=真）</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> logical<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> a <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span> b <span class="token operator">=</span> <span class="token number">1'b0</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span> c <span class="token operator">=</span> <span class="token number">1'bx</span><span class="token punctuation">;</span>
  
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;a &amp;&amp; b = %b&quot;</span><span class="token punctuation">,</span> a <span class="token operator">&amp;&amp;</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 1 &amp;&amp; 0 → 0</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;a || b = %b&quot;</span><span class="token punctuation">,</span> a <span class="token operator">||</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 1 || 0 → 1</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;!a = %b&quot;</span><span class="token punctuation">,</span> <span class="token operator">!</span>a<span class="token punctuation">)</span><span class="token punctuation">;</span>         <span class="token comment">// !1 → 0</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;a &amp;&amp; c = %b&quot;</span><span class="token punctuation">,</span> a <span class="token operator">&amp;&amp;</span> c<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 1 &amp;&amp; x → x（不确定）</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br></div></div><p><strong>易错点</strong>：逻辑运算符会<strong>先化简操作数为1位</strong>（如 <code>4'b1011</code> 当作 <code>1'b1</code>）。</p> <hr> <h2 id="_5-按位运算符-逐bit操作"><a href="#_5-按位运算符-逐bit操作" class="header-anchor">#</a> <strong>5. 按位运算符：逐bit操作</strong></h2> <p><strong>符号</strong>：<code>&amp;</code>（与）、<code>|</code>（或）、<code>^</code>（异或）、<code>~</code>（非）</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> bitwise<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> m <span class="token operator">=</span> <span class="token number">4'b1100</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> n <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
  
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;m &amp; n = %b&quot;</span><span class="token punctuation">,</span> m <span class="token operator">&amp;</span> n<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 1100 &amp; 1010 → 1000</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;m | n = %b&quot;</span><span class="token punctuation">,</span> m <span class="token operator">|</span> n<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 1100 | 1010 → 1110</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;m ^ n = %b&quot;</span><span class="token punctuation">,</span> m <span class="token operator">^</span> n<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 1100 ^ 1010 → 0110（相同为0，不同为1）</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;~m = %b&quot;</span><span class="token punctuation">,</span> <span class="token operator">~</span>m<span class="token punctuation">)</span><span class="token punctuation">;</span>       <span class="token comment">// ~1100 → 0011</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br></div></div><p><strong>对比逻辑运算符</strong>：</p> <ul><li><code>&amp;</code> 是逐位与，<code>&amp;&amp;</code> 是整体逻辑与。</li> <li>示例：<code>4'b1100 &amp;&amp; 4'b1010 → 1</code>（非0即真），但 <code>4'b1100 &amp; 4'b1010 → 4'b1000</code>。</li></ul> <hr> <h2 id="_6-移位运算符-左移-右移"><a href="#_6-移位运算符-左移-右移" class="header-anchor">#</a> <strong>6. 移位运算符：左移/右移</strong></h2> <p><strong>符号</strong>：<code>&lt;&lt;</code>（左移）、<code>&gt;&gt;</code>（右移）
<strong>规则</strong>：空位补 <code>0</code>，<strong>不循环移位</strong>！</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> shift<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> num <span class="token operator">=</span> <span class="token number">4'b1101</span><span class="token punctuation">;</span> <span class="token comment">// 13</span>
  
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;num &lt;&lt; 1 = %b&quot;</span><span class="token punctuation">,</span> num <span class="token operator">&lt;&lt;</span> <span class="token number">1</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 1101→1010（高位1丢弃，低位补0）</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;num &gt;&gt; 2 = %b&quot;</span><span class="token punctuation">,</span> num <span class="token operator">&gt;&gt;</span> <span class="token number">2</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 1101→0011（低位01丢弃，高位补0）</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br></div></div><p><strong>应用场景</strong>：</p> <ul><li>左移1位 ≈ 乘以2（<code>4'b0011&lt;&lt;1 → 4'b0110</code>，即3→6）。</li> <li>右移2位 ≈ 除以4（<code>4'b1100&gt;&gt;2 → 4'b0011</code>，即12→3）。</li></ul> <hr> <h2 id="_7-条件运算符-简化的if-else"><a href="#_7-条件运算符-简化的if-else" class="header-anchor">#</a> <strong>7. 条件运算符：简化的if-else</strong></h2> <p><strong>符号</strong>：<code>条件 ? 表达式1 : 表达式2</code></p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> conditional<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> sel <span class="token operator">=</span> <span class="token number">1'b1</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> in1 <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> in2 <span class="token operator">=</span> <span class="token number">4'b0101</span><span class="token punctuation">;</span>
  <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
  
  <span class="token keyword">assign</span> out <span class="token operator">=</span> sel <span class="token operator">?</span> in1 <span class="token punctuation">:</span> in2<span class="token punctuation">;</span> <span class="token comment">// sel为1选in1，否则选in2</span>
  
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;out = %b&quot;</span><span class="token punctuation">,</span> out<span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// sel=1 → out=1010</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br></div></div><p><strong>等效代码</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">if</span> <span class="token punctuation">(</span>sel<span class="token punctuation">)</span> out <span class="token operator">=</span> in1<span class="token punctuation">;</span>
<span class="token keyword">else</span> out <span class="token operator">=</span> in2<span class="token punctuation">;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br></div></div><hr> <h2 id="_8-连接与复制运算符-合并信号"><a href="#_8-连接与复制运算符-合并信号" class="header-anchor">#</a> <strong>8. 连接与复制运算符：合并信号</strong></h2> <p><strong>符号</strong>：</p> <ul><li>连接 <code>{a, b}</code>：将多个信号拼接。</li> <li>复制 <code>{n{a}}</code>：重复信号n次。</li></ul> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> concat<span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a <span class="token operator">=</span> <span class="token number">2'b10</span><span class="token punctuation">;</span>
  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> b <span class="token operator">=</span> <span class="token number">3'b110</span><span class="token punctuation">;</span>
  
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;{a, b} = %b&quot;</span><span class="token punctuation">,</span> <span class="token operator">{</span>a<span class="token punctuation">,</span> b<span class="token operator">}</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 10 + 110 → 5'b10110</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;{3{a}} = %b&quot;</span><span class="token punctuation">,</span> <span class="token operator">{</span><span class="token number">3</span><span class="token operator">{</span>a<span class="token operator">}}</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 10重复3次 → 6'b101010</span>
    <span class="token kernel-function property">$display</span><span class="token punctuation">(</span><span class="token string">&quot;{2{a}, 1'b0, b} = %b&quot;</span><span class="token punctuation">,</span> <span class="token operator">{</span><span class="token number">2</span><span class="token operator">{</span>a<span class="token operator">}</span><span class="token punctuation">,</span> <span class="token number">1'b0</span><span class="token punctuation">,</span> b<span class="token operator">}</span><span class="token punctuation">)</span><span class="token punctuation">;</span> <span class="token comment">// 1010 + 0 + 110 → 7'b1010110</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br></div></div><p><strong>典型用途</strong>：</p> <ul><li>扩展位宽：<code>{4{1'b1}}</code> 生成 <code>4'b1111</code>。</li> <li>组合总线：<code>{addr, data}</code> 合并地址和数据。</li></ul> <h3 id="总结-运算符优先级表"><a href="#总结-运算符优先级表" class="header-anchor">#</a> <strong>总结：运算符优先级表</strong></h3> <table><thead><tr><th style="text-align:left;">优先级</th> <th style="text-align:left;">运算符</th> <th style="text-align:left;">描述</th> <th></th> <th></th></tr></thead> <tbody><tr><td style="text-align:left;">最高</td> <td style="text-align:left;"><code>!</code> <code>~</code></td> <td style="text-align:left;">逻辑非、按位非</td> <td></td> <td></td></tr> <tr><td style="text-align:left;"></td> <td style="text-align:left;"><code>*</code> <code>/</code> <code>%</code></td> <td style="text-align:left;">乘、除、取模</td> <td></td> <td></td></tr> <tr><td style="text-align:left;"></td> <td style="text-align:left;"><code>+</code> <code>-</code></td> <td style="text-align:left;">加、减</td> <td></td> <td></td></tr> <tr><td style="text-align:left;"></td> <td style="text-align:left;"><code>&lt;&lt;</code> <code>&gt;&gt;</code></td> <td style="text-align:left;">移位</td> <td></td> <td></td></tr> <tr><td style="text-align:left;"></td> <td style="text-align:left;"><code>&lt;</code> <code>&lt;=</code> <code>&gt;</code> <code>&gt;=</code></td> <td style="text-align:left;">关系比较</td> <td></td> <td></td></tr> <tr><td style="text-align:left;"></td> <td style="text-align:left;"><code>==</code> <code>!=</code> <code>===</code> <code>!==</code></td> <td style="text-align:left;">相等判断</td> <td></td> <td></td></tr> <tr><td style="text-align:left;"></td> <td style="text-align:left;"><code>&amp;</code></td> <td style="text-align:left;">按位与</td> <td></td> <td></td></tr> <tr><td style="text-align:left;"></td> <td style="text-align:left;"><code>^</code> <code>^~</code></td> <td style="text-align:left;">按位异或、同或</td> <td></td> <td></td></tr> <tr><td style="text-align:left;"></td> <td style="text-align:left;"><code>|</code></td> <td style="text-align:left;">按位或</td> <td></td> <td></td></tr> <tr><td style="text-align:left;"></td> <td style="text-align:left;"><code>&amp;&amp;</code></td> <td style="text-align:left;">逻辑与</td> <td></td> <td></td></tr> <tr><td style="text-align:left;">最低</td> <td style="text-align:left;"><code>| |</code></td> <td style="text-align:left;">逻辑或</td> <td></td> <td></td></tr></tbody></table> <p><strong>黄金法则</strong>：</p> <ol><li>不确定优先级时，<strong>加括号</strong>！如 <code>(a &amp; b) || c</code>。</li> <li>按位操作 vs 逻辑操作：看是否需要逐bit处理。</li> <li>移位运算的空位永远补 <code>0</code>。</li></ol> <h1 id="四、模块-module-verilog的-积木块"><a href="#四、模块-module-verilog的-积木块" class="header-anchor">#</a> 四、<strong>模块（Module）—— Verilog的“积木块”</strong></h1> <p><u><strong>别怕，就是C语言的函数，有输入返回，就是他换了衣服</strong></u></p> <h2 id="_1-模块是什么"><a href="#_1-模块是什么" class="header-anchor">#</a> <strong>1. 模块是什么？</strong></h2> <p><strong>核心概念</strong>：模块是Verilog的基本设计单元，相当于电路中的一个<strong>功能盒子</strong>。</p> <ul><li><strong>现实类比</strong>：就像乐高积木，每个模块实现特定功能（如计数器、加法器），通过拼接构建复杂系统。</li></ul> <hr> <h2 id="_2-模块的四大组成部分"><a href="#_2-模块的四大组成部分" class="header-anchor">#</a> <strong>2. 模块的四大组成部分</strong></h2> <p>每个模块都包含以下结构（以D触发器为例）：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token comment">// 1. 模块声明（定义&quot;盒子&quot;的名字和接口）</span>
<span class="token keyword">module</span> dff <span class="token punctuation">(</span>
  <span class="token keyword">input</span>      clk<span class="token punctuation">,</span>    <span class="token comment">// 2. 端口定义：输入时钟</span>
  <span class="token keyword">input</span>      din<span class="token punctuation">,</span>    <span class="token comment">//         输入数据</span>
  <span class="token keyword">output</span> <span class="token keyword">reg</span> q       <span class="token comment">//         输出数据（用reg存储）</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token comment">// 3. 逻辑功能描述：当时钟上升沿到来时，存储din的值</span>
  <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    q <span class="token operator">&lt;=</span> din<span class="token punctuation">;</span>  
  <span class="token keyword">end</span>

<span class="token keyword">endmodule</span> <span class="token comment">// 4. 模块结束</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br></div></div><hr> <h2 id="_3-模块的端口定义"><a href="#_3-模块的端口定义" class="header-anchor">#</a> <strong>3. 模块的端口定义</strong></h2> <p><strong>端口类型</strong>：</p> <table><thead><tr><th style="text-align:left;">类型</th> <th style="text-align:left;">方向</th> <th style="text-align:left;">示例</th></tr></thead> <tbody><tr><td style="text-align:left;"><code>input</code></td> <td style="text-align:left;">输入信号</td> <td style="text-align:left;"><code>input clk;</code></td></tr> <tr><td style="text-align:left;"><code>output</code></td> <td style="text-align:left;">输出信号</td> <td style="text-align:left;"><code>output q;</code></td></tr> <tr><td style="text-align:left;"><code>inout</code></td> <td style="text-align:left;">双向信号（少见）</td> <td style="text-align:left;"><code>inout data_bus;</code></td></tr></tbody></table> <p><strong>端口数据类型</strong>：</p> <ul><li><p>默认是 <code>wire</code> 型（如 <code>input clk</code> 等价于 <code>input wire clk</code>）。</p></li> <li><p>若输出需存储（如时序逻辑），需显式声明为 <code>reg</code>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">output</span> <span class="token keyword">reg</span> q<span class="token punctuation">;</span>  <span class="token comment">// 输出q需要在always块中赋值</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li></ul> <hr> <h2 id="_4-模块的实例化-调用-积木"><a href="#_4-模块的实例化-调用-积木" class="header-anchor">#</a> <strong>4. 模块的实例化：调用“积木”</strong></h2> <p><strong>场景</strong>：在顶层模块中调用子模块（如用两个D触发器构建移位寄存器）。</p> <h5 id="方法1-顺序连接-按位置对应"><a href="#方法1-顺序连接-按位置对应" class="header-anchor">#</a> <strong>方法1：顺序连接（按位置对应）</strong></h5> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> top<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span> data_in<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> stage1<span class="token punctuation">,</span> stage2<span class="token punctuation">;</span>
  
  <span class="token comment">// 实例化第一个D触发器（端口顺序必须与模块定义一致！）</span>
  dff dff1 <span class="token punctuation">(</span>clk<span class="token punctuation">,</span> data_in<span class="token punctuation">,</span> stage1<span class="token punctuation">)</span><span class="token punctuation">;</span> 
  
  <span class="token comment">// 实例化第二个D触发器</span>
  dff dff2 <span class="token punctuation">(</span>clk<span class="token punctuation">,</span> stage1<span class="token punctuation">,</span> stage2<span class="token punctuation">)</span><span class="token punctuation">;</span>  
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br></div></div><p><strong>风险</strong>：若模块端口顺序变更，所有实例化需同步修改！</p> <h5 id="方法2-命名连接-推荐"><a href="#方法2-命名连接-推荐" class="header-anchor">#</a> <strong>方法2：命名连接（推荐！）</strong></h5> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> top<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span> data_in<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> stage1<span class="token punctuation">,</span> stage2<span class="token punctuation">;</span>
  
  <span class="token comment">// 通过.端口名(信号名)明确对应关系</span>
  dff dff1 <span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span><span class="token function">din</span><span class="token punctuation">(</span>data_in<span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span><span class="token function">q</span><span class="token punctuation">(</span>stage1<span class="token punctuation">)</span>
  <span class="token punctuation">)</span><span class="token punctuation">;</span>
  
  dff dff2 <span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span><span class="token function">din</span><span class="token punctuation">(</span>stage1<span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span><span class="token function">q</span><span class="token punctuation">(</span>stage2<span class="token punctuation">)</span>
  <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br></div></div><p><strong>优势</strong>：</p> <ul><li>顺序无关，可读性强。</li> <li>避免因模块定义修改导致错误。</li></ul> <hr> <h2 id="_5-模块的层次化设计"><a href="#_5-模块的层次化设计" class="header-anchor">#</a> <strong>5. 模块的层次化设计</strong></h2> <p><strong>关键思想</strong>：自顶向下拆分功能，逐步细化。</p> <p><strong>示例</strong>：构建一个4位加法器</p> <ol><li><p><strong>顶层模块</strong>：定义输入输出</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> adder_4bit <span class="token punctuation">(</span>
  <span class="token keyword">input</span>  <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span>
  <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">,</span>
  <span class="token keyword">output</span> carry
<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token comment">// 调用子模块（全加器）</span>
  full_adder fa0 <span class="token punctuation">(</span>a<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> <span class="token number">1'b0</span><span class="token punctuation">,</span> sum<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> c1<span class="token punctuation">)</span><span class="token punctuation">;</span>
  full_adder fa1 <span class="token punctuation">(</span>a<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> c1<span class="token punctuation">,</span>  sum<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> c2<span class="token punctuation">)</span><span class="token punctuation">;</span>
  full_adder fa2 <span class="token punctuation">(</span>a<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> c2<span class="token punctuation">,</span>  sum<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> c3<span class="token punctuation">)</span><span class="token punctuation">;</span>
  full_adder fa3 <span class="token punctuation">(</span>a<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> c3<span class="token punctuation">,</span>  sum<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> carry<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br></div></div></li> <li><p><strong>子模块</strong>：实现全加器</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> full_adder <span class="token punctuation">(</span>
  <span class="token keyword">input</span>  a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">,</span>
  <span class="token keyword">output</span> sum<span class="token punctuation">,</span> cout
<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">assign</span> sum  <span class="token operator">=</span> a <span class="token operator">^</span> b <span class="token operator">^</span> cin<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> cout <span class="token operator">=</span> <span class="token punctuation">(</span>a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>cin <span class="token operator">&amp;</span> <span class="token punctuation">(</span>a <span class="token operator">^</span> b<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br></div></div></li></ol> <hr> <h2 id="_6-模块的测试-testbench"><a href="#_6-模块的测试-testbench" class="header-anchor">#</a> <strong>6. 模块的测试：Testbench</strong></h2> <p><strong>作用</strong>：模拟输入信号，验证模块功能。</p> <p><strong>示例</strong>：测试D触发器</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> testbench<span class="token punctuation">;</span>
  <span class="token keyword">reg</span>  clk<span class="token punctuation">,</span> din<span class="token punctuation">;</span>  <span class="token comment">// 测试输入（用reg驱动）</span>
  <span class="token keyword">wire</span> q<span class="token punctuation">;</span>         <span class="token comment">// 测试输出</span>
  
  <span class="token comment">// 1. 实例化被测模块</span>
  dff uut <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">din</span><span class="token punctuation">(</span>din<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">q</span><span class="token punctuation">(</span>q<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  
  <span class="token comment">// 2. 生成时钟（周期=10ns）</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">forever</span> <span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span> <span class="token comment">// 每5ns翻转一次</span>
  <span class="token keyword">end</span>
  
  <span class="token comment">// 3. 提供测试激励</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    din <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> din <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>  <span class="token comment">// 10ns后输入变1</span>
    <span class="token number">#10</span> din <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token number">#20</span> <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>  <span class="token comment">// 40ns后结束仿真</span>
  <span class="token keyword">end</span>
  
  <span class="token comment">// 4. 打印结果</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">&quot;Time=%t, din=%b, q=%b&quot;</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> din<span class="token punctuation">,</span> q<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br></div></div><p><strong>输出结果</strong>：</p> <div class="language-text line-numbers-mode"><pre class="language-text"><code>Time=0, din=0, q=x  
Time=5, din=0, q=0  // 第一个时钟上升沿  
Time=15, din=1, q=1  // 第二个时钟上升沿  
Time=25, din=0, q=0  // 第三个时钟上升沿  
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br></div></div><hr> <h3 id="总结-模块设计要点"><a href="#总结-模块设计要点" class="header-anchor">#</a> <strong>总结：模块设计要点</strong></h3> <ol><li><strong>模块声明</strong>：<code>module 模块名(端口列表);</code></li> <li><strong>端口方向</strong>：<code>input</code>/<code>output</code>/<code>inout</code>，输出可声明为 <code>reg</code>。</li> <li><strong>实例化</strong>：推荐用命名连接（<code>.端口名(信号名)</code>）。</li> <li><strong>测试方法</strong>：
<ul><li>用Testbench生成时钟和激励。</li> <li>通过 <code>$monitor</code> 或波形图观察输出。</li></ul></li></ol> <p><strong>常见错误</strong>：</p> <ul><li>错误1：在 <code>always</code> 块中对 <code>wire</code> 赋值 → 应改用 <code>reg</code>。</li> <li>错误2：模块实例化时端口顺序不匹配 → 用命名连接避免。</li></ul></div></div> <!----> <div class="page-edit"><div class="edit-link"><a href="https://github.com/liehuf/liehuf-notes/edit/main/docs/01.Verilog/01.VerilogHDL的坤本素养.md" target="_blank" rel="noopener noreferrer">帮助我们改善此页面</a> <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></div> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/08/02, 07:08:29</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><!----> <a href="/liehuf-notes/pages/Verilog_02/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">02.VerilogHDL程序设计和描述方式</div></a></div> <div class="page-nav"><p class="inner"><!----> <span class="next"><a href="/liehuf-notes/pages/Verilog_02/">02.VerilogHDL程序设计和描述方式</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/liehuf-notes/assets/js/app.2a1e4f9d.js" defer></script><script src="/liehuf-notes/assets/js/2.2ada9c0c.js" defer></script><script src="/liehuf-notes/assets/js/8.e9286aab.js" defer></script>
  </body>
</html>
