Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Feb  6 15:24:50 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.345       -4.665                     16                 4426        1.287        0.000                       0                  4984  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.563}        3.125           320.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.345       -4.665                     16                 4426        1.287        0.000                       0                  4683  
clk_wrapper                                                                             498.562        0.000                       0                   301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           16  Failing Endpoints,  Worst Slack       -0.345ns,  Total Violation       -4.665ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.345ns  (required time - arrival time)
  Source:                 muon_cand_4.pt_fast[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.831ns (24.305%)  route 2.588ns (75.695%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 5.928 - 3.125 ) 
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.237ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.973ns (routing 1.130ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4682, routed)        2.161     3.302    clk_c
    SLICE_X93Y437        FDRE                                         r  muon_cand_4.pt_fast[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y437        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.398 f  muon_cand_4.pt_fast[1]/Q
                         net (fo=11, routed)          0.292     3.690    muon_sorter_1/pt_fast_0[1]
    SLICE_X93Y437        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     3.772 f  muon_sorter_1/muon_cand_RNIRIIL_lut6_2_o5_lut6_2_o5[170]/O
                         net (fo=1, routed)           0.264     4.036    muon_sorter_1/N_6_1_0
    SLICE_X93Y435        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     4.099 f  muon_sorter_1/muon_cand_RNILARB3[72]/O
                         net (fo=4, routed)           0.510     4.609    muon_sorter_1/un2551_pt_compare
    SLICE_X98Y434        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.709 r  muon_sorter_1/max_pt_0_N_6L10/O
                         net (fo=1, routed)           0.102     4.811    muon_sorter_1/max_pt_0_N_6L10
    SLICE_X98Y433        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     4.850 r  muon_sorter_1/max_pt_0[10]/O
                         net (fo=35, routed)          0.301     5.151    muon_sorter_1/max_pt_0[10]
    SLICE_X99Y432        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.249 r  muon_sorter_1/pt_compare_1_10_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=2, routed)           0.421     5.670    muon_sorter_1/N_16
    SLICE_X95Y427        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     5.768 r  muon_sorter_1/max_pt_1_1[1]/O
                         net (fo=16, routed)          0.491     6.259    muon_sorter_1/max_pt_1_1[1]
    SLICE_X100Y429       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.116     6.375 r  muon_sorter_1/top_cand_comb_1.roi_2_0[3]/O
                         net (fo=1, routed)           0.100     6.475    muon_sorter_1/roi_2_0_0[3]
    SLICE_X101Y429       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     6.514 f  muon_sorter_1/top_cand_comb_1.roi_N_8L16/O
                         net (fo=1, routed)           0.047     6.561    muon_sorter_1/roi_N_8L16
    SLICE_X101Y429       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     6.661 r  muon_sorter_1/top_cand_comb_1.roi[3]/O
                         net (fo=1, routed)           0.060     6.721    shift_reg_tap_o/roi[3]
    SLICE_X101Y429       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4682, routed)        1.973     5.928    shift_reg_tap_o/clk_c
    SLICE_X101Y429       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[27]/C
                         clock pessimism              0.457     6.385    
                         clock uncertainty           -0.035     6.349    
    SLICE_X101Y429       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.376    shift_reg_tap_o/sr_p.sr_1[27]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (required time - arrival time)
  Source:                 muon_cand_4.pt_fast[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.831ns (24.305%)  route 2.588ns (75.695%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 5.928 - 3.125 ) 
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.237ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.973ns (routing 1.130ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4682, routed)        2.161     3.302    clk_c
    SLICE_X93Y437        FDRE                                         r  muon_cand_4.pt_fast[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y437        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.398 r  muon_cand_4.pt_fast[1]/Q
                         net (fo=11, routed)          0.292     3.690    muon_sorter_1/pt_fast_0[1]
    SLICE_X93Y437        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     3.772 r  muon_sorter_1/muon_cand_RNIRIIL_lut6_2_o5_lut6_2_o5[170]/O
                         net (fo=1, routed)           0.264     4.036    muon_sorter_1/N_6_1_0
    SLICE_X93Y435        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     4.099 r  muon_sorter_1/muon_cand_RNILARB3[72]/O
                         net (fo=4, routed)           0.510     4.609    muon_sorter_1/un2551_pt_compare
    SLICE_X98Y434        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.709 f  muon_sorter_1/max_pt_0_N_6L10/O
                         net (fo=1, routed)           0.102     4.811    muon_sorter_1/max_pt_0_N_6L10
    SLICE_X98Y433        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     4.850 f  muon_sorter_1/max_pt_0[10]/O
                         net (fo=35, routed)          0.301     5.151    muon_sorter_1/max_pt_0[10]
    SLICE_X99Y432        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.249 r  muon_sorter_1/pt_compare_1_10_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=2, routed)           0.421     5.670    muon_sorter_1/N_16
    SLICE_X95Y427        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     5.768 r  muon_sorter_1/max_pt_1_1[1]/O
                         net (fo=16, routed)          0.491     6.259    muon_sorter_1/max_pt_1_1[1]
    SLICE_X100Y429       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.116     6.375 r  muon_sorter_1/top_cand_comb_1.roi_2_0[3]/O
                         net (fo=1, routed)           0.100     6.475    muon_sorter_1/roi_2_0_0[3]
    SLICE_X101Y429       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     6.514 f  muon_sorter_1/top_cand_comb_1.roi_N_8L16/O
                         net (fo=1, routed)           0.047     6.561    muon_sorter_1/roi_N_8L16
    SLICE_X101Y429       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     6.661 r  muon_sorter_1/top_cand_comb_1.roi[3]/O
                         net (fo=1, routed)           0.060     6.721    shift_reg_tap_o/roi[3]
    SLICE_X101Y429       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4682, routed)        1.973     5.928    shift_reg_tap_o/clk_c
    SLICE_X101Y429       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[27]/C
                         clock pessimism              0.457     6.385    
                         clock uncertainty           -0.035     6.349    
    SLICE_X101Y429       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.376    shift_reg_tap_o/sr_p.sr_1[27]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (required time - arrival time)
  Source:                 muon_cand_4.pt_fast[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.831ns (24.305%)  route 2.588ns (75.695%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 5.928 - 3.125 ) 
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.237ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.973ns (routing 1.130ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4682, routed)        2.161     3.302    clk_c
    SLICE_X93Y437        FDRE                                         r  muon_cand_4.pt_fast[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y437        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.398 f  muon_cand_4.pt_fast[1]/Q
                         net (fo=11, routed)          0.292     3.690    muon_sorter_1/pt_fast_0[1]
    SLICE_X93Y437        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     3.772 f  muon_sorter_1/muon_cand_RNIRIIL_lut6_2_o5_lut6_2_o5[170]/O
                         net (fo=1, routed)           0.264     4.036    muon_sorter_1/N_6_1_0
    SLICE_X93Y435        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     4.099 f  muon_sorter_1/muon_cand_RNILARB3[72]/O
                         net (fo=4, routed)           0.510     4.609    muon_sorter_1/un2551_pt_compare
    SLICE_X98Y434        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.709 r  muon_sorter_1/max_pt_0_N_6L10/O
                         net (fo=1, routed)           0.102     4.811    muon_sorter_1/max_pt_0_N_6L10
    SLICE_X98Y433        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     4.850 r  muon_sorter_1/max_pt_0[10]/O
                         net (fo=35, routed)          0.301     5.151    muon_sorter_1/max_pt_0[10]
    SLICE_X99Y432        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.249 f  muon_sorter_1/pt_compare_1_10_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=2, routed)           0.421     5.670    muon_sorter_1/N_16
    SLICE_X95Y427        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     5.768 f  muon_sorter_1/max_pt_1_1[1]/O
                         net (fo=16, routed)          0.491     6.259    muon_sorter_1/max_pt_1_1[1]
    SLICE_X100Y429       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.116     6.375 f  muon_sorter_1/top_cand_comb_1.roi_2_0[3]/O
                         net (fo=1, routed)           0.100     6.475    muon_sorter_1/roi_2_0_0[3]
    SLICE_X101Y429       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     6.514 r  muon_sorter_1/top_cand_comb_1.roi_N_8L16/O
                         net (fo=1, routed)           0.047     6.561    muon_sorter_1/roi_N_8L16
    SLICE_X101Y429       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     6.661 f  muon_sorter_1/top_cand_comb_1.roi[3]/O
                         net (fo=1, routed)           0.060     6.721    shift_reg_tap_o/roi[3]
    SLICE_X101Y429       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4682, routed)        1.973     5.928    shift_reg_tap_o/clk_c
    SLICE_X101Y429       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[27]/C
                         clock pessimism              0.457     6.385    
                         clock uncertainty           -0.035     6.349    
    SLICE_X101Y429       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.376    shift_reg_tap_o/sr_p.sr_1[27]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (required time - arrival time)
  Source:                 muon_cand_4.pt_fast[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.831ns (24.305%)  route 2.588ns (75.695%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 5.928 - 3.125 ) 
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 1.237ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.973ns (routing 1.130ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4682, routed)        2.161     3.302    clk_c
    SLICE_X93Y437        FDRE                                         r  muon_cand_4.pt_fast[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y437        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     3.398 r  muon_cand_4.pt_fast[1]/Q
                         net (fo=11, routed)          0.292     3.690    muon_sorter_1/pt_fast_0[1]
    SLICE_X93Y437        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.082     3.772 r  muon_sorter_1/muon_cand_RNIRIIL_lut6_2_o5_lut6_2_o5[170]/O
                         net (fo=1, routed)           0.264     4.036    muon_sorter_1/N_6_1_0
    SLICE_X93Y435        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.063     4.099 r  muon_sorter_1/muon_cand_RNILARB3[72]/O
                         net (fo=4, routed)           0.510     4.609    muon_sorter_1/un2551_pt_compare
    SLICE_X98Y434        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.709 f  muon_sorter_1/max_pt_0_N_6L10/O
                         net (fo=1, routed)           0.102     4.811    muon_sorter_1/max_pt_0_N_6L10
    SLICE_X98Y433        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     4.850 f  muon_sorter_1/max_pt_0[10]/O
                         net (fo=35, routed)          0.301     5.151    muon_sorter_1/max_pt_0[10]
    SLICE_X99Y432        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     5.249 f  muon_sorter_1/pt_compare_1_10_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=2, routed)           0.421     5.670    muon_sorter_1/N_16
    SLICE_X95Y427        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     5.768 f  muon_sorter_1/max_pt_1_1[1]/O
                         net (fo=16, routed)          0.491     6.259    muon_sorter_1/max_pt_1_1[1]
    SLICE_X100Y429       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.116     6.375 f  muon_sorter_1/top_cand_comb_1.roi_2_0[3]/O
                         net (fo=1, routed)           0.100     6.475    muon_sorter_1/roi_2_0_0[3]
    SLICE_X101Y429       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.039     6.514 r  muon_sorter_1/top_cand_comb_1.roi_N_8L16/O
                         net (fo=1, routed)           0.047     6.561    muon_sorter_1/roi_N_8L16
    SLICE_X101Y429       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     6.661 f  muon_sorter_1/top_cand_comb_1.roi[3]/O
                         net (fo=1, routed)           0.060     6.721    shift_reg_tap_o/roi[3]
    SLICE_X101Y429       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4682, routed)        1.973     5.928    shift_reg_tap_o/clk_c
    SLICE_X101Y429       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[27]/C
                         clock pessimism              0.457     6.385    
                         clock uncertainty           -0.035     6.349    
    SLICE_X101Y429       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.376    shift_reg_tap_o/sr_p.sr_1[27]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.327ns  (required time - arrival time)
  Source:                 muon_cand_8.pt_fast[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.048ns (30.625%)  route 2.374ns (69.375%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 5.928 - 3.125 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.140ns (routing 1.237ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.973ns (routing 1.130ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4682, routed)        2.140     3.281    clk_c
    SLICE_X95Y435        FDRE                                         r  muon_cand_8.pt_fast[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y435        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     3.378 f  muon_cand_8.pt_fast[1]/Q
                         net (fo=6, routed)           0.300     3.678    muon_sorter_1/pt_fast_1[1]
    SLICE_X94Y434        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.064     3.742 r  muon_sorter_1/compare_p.8.0.compare_pt.op_qge.op_qge.un1673_pt_compare_c2/O
                         net (fo=1, routed)           0.067     3.809    muon_sorter_1/un1673_pt_compare_c2
    SLICE_X94Y434        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     3.986 r  muon_sorter_1/compare_p.8.0.compare_pt.op_qge.op_qge.un1673_pt_compare_c4/O
                         net (fo=5, routed)           0.499     4.485    muon_sorter_1/un1673_pt_compare
    SLICE_X98Y433        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     4.585 r  muon_sorter_1/max_pt_0_1[0]/O
                         net (fo=1, routed)           0.099     4.684    muon_sorter_1/max_pt_0_1[0]
    SLICE_X97Y433        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     4.784 r  muon_sorter_1/max_pt_0[0]/O
                         net (fo=36, routed)          0.478     5.262    muon_sorter_1/max_pt_0[0]
    SLICE_X95Y430        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     5.325 r  muon_sorter_1/max_pt_1_0_2[14]/O
                         net (fo=1, routed)           0.115     5.440    muon_sorter_1/max_pt_1_0_2[14]
    SLICE_X95Y430        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     5.588 f  muon_sorter_1/max_pt_1_3_N_2L1/O
                         net (fo=1, routed)           0.053     5.641    muon_sorter_1/max_pt_1_3_N_2L1
    SLICE_X95Y430        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     5.739 r  muon_sorter_1/max_pt_1_3[14]/O
                         net (fo=16, routed)          0.488     6.227    muon_sorter_1/max_pt_1_3[14]
    SLICE_X99Y425        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     6.290 r  muon_sorter_1/top_cand_comb_1.pt_4_0[0]/O
                         net (fo=1, routed)           0.159     6.449    muon_sorter_1/pt_4_0[0]
    SLICE_X99Y428        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.038     6.487 r  muon_sorter_1/top_cand_comb_1.pt_2_1[0]/O
                         net (fo=1, routed)           0.046     6.533    muon_sorter_1/pt_2_1_0[0]
    SLICE_X99Y428        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.100     6.633 r  muon_sorter_1/top_cand_comb_1.pt[0]/O
                         net (fo=1, routed)           0.070     6.703    shift_reg_tap_o/pt[0]
    SLICE_X99Y428        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=4682, routed)        1.973     5.928    shift_reg_tap_o/clk_c
    SLICE_X99Y428        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[20]/C
                         clock pessimism              0.457     6.385    
                         clock uncertainty           -0.035     6.349    
    SLICE_X99Y428        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     6.376    shift_reg_tap_o/sr_p.sr_1[20]
  -------------------------------------------------------------------
                         required time                          6.376    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                 -0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.125       1.626      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X93Y426   muon_cand_11.roi[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X95Y429   muon_cand_11.roi[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X100Y427  muon_cand_11.roi[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X94Y439   muon_cand_11.roi[4]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X96Y440   muon_cand_11.sector[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X94Y434   muon_cand_12.pt_2_rep1/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X97Y433   muon_cand_12.pt_fast[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X101Y446  shift_reg_tap_i/sr_p.sr_10[254]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X102Y438  shift_reg_tap_i/sr_p.sr_10[255]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X100Y427  muon_cand_11.roi[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X94Y425   muon_cand_11.roi[5]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X94Y426   muon_cand_11.roi[7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X97Y437   muon_cand_11.sector[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X95Y435   muon_cand_12.pt[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X105Y445         lsfr_1/output_vector_1[255]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X106Y447         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X95Y455          lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X94Y448          lsfr_1/shiftreg_vector[104]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X99Y445          lsfr_1/shiftreg_vector[108]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X99Y445          lsfr_1/shiftreg_vector[109]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X106Y447         lsfr_1/shiftreg_vector[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X95Y455          lsfr_1/shiftreg_vector[100]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X96Y446          lsfr_1/shiftreg_vector[105]/C



