# Multicycle-Datapath
Verilog: 16-Bit Byte Addressable Multi-Cycle Datapath

This module will be tested and implemented in ISE Design Studio 
Project Assignment for Computer Organization: California State University of Los Angeles

Datapath will not execute instructions due to a delay in the load registers. 

Stay tuned for updates. All individual modules have been tested. 
