<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Apr 10 03:16:33 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     alu_fetch
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets clk_0]
            72 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.228ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             temp_control_FSM_i5  (from clk_0 +)
   Destination:    FD1P3AX    D              display_i0_i7  (to clk_0 +)

   Delay:                   4.626ns  (25.8% logic, 74.2% route), 3 logic levels.

 Constraint Details:

      4.626ns data_path temp_control_FSM_i5 to display_i0_i7 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.228ns

 Path Details: temp_control_FSM_i5 to display_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              temp_control_FSM_i5 (from clk_0)
Route        10   e 1.388                                  temp_control[3]
LUT4        ---     0.448              A to Z              i8515_2_lut
Route         7   e 1.255                                  n10145
MOFX0       ---     0.344             C0 to Z              i1844
Route         1   e 0.788                                  n3534
                  --------
                    4.626  (25.8% logic, 74.2% route), 3 logic levels.


Passed:  The following path meets requirements by 0.228ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             temp_control_FSM_i5  (from clk_0 +)
   Destination:    FD1P3AX    D              display_i0_i6  (to clk_0 +)

   Delay:                   4.626ns  (25.8% logic, 74.2% route), 3 logic levels.

 Constraint Details:

      4.626ns data_path temp_control_FSM_i5 to display_i0_i6 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.228ns

 Path Details: temp_control_FSM_i5 to display_i0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              temp_control_FSM_i5 (from clk_0)
Route        10   e 1.388                                  temp_control[3]
LUT4        ---     0.448              A to Z              i8515_2_lut
Route         7   e 1.255                                  n10145
MOFX0       ---     0.344             C0 to Z              i1842
Route         1   e 0.788                                  n3532
                  --------
                    4.626  (25.8% logic, 74.2% route), 3 logic levels.


Passed:  The following path meets requirements by 0.228ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             temp_control_FSM_i5  (from clk_0 +)
   Destination:    FD1P3AX    D              display_i0_i5  (to clk_0 +)

   Delay:                   4.626ns  (25.8% logic, 74.2% route), 3 logic levels.

 Constraint Details:

      4.626ns data_path temp_control_FSM_i5 to display_i0_i5 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.228ns

 Path Details: temp_control_FSM_i5 to display_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              temp_control_FSM_i5 (from clk_0)
Route        10   e 1.388                                  temp_control[3]
LUT4        ---     0.448              A to Z              i8515_2_lut
Route         7   e 1.255                                  n10145
MOFX0       ---     0.344             C0 to Z              i1840
Route         1   e 0.788                                  n3530
                  --------
                    4.626  (25.8% logic, 74.2% route), 3 logic levels.

Report: 4.772 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk]
            1059 items scored, 513 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.876ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count1_585__i8  (from clk +)
   Destination:    FD1P3IX    CD             count1_585__i13  (to clk +)

   Delay:                   9.730ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

      9.730ns data_path count1_585__i8 to count1_585__i13 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.876ns

 Path Details: count1_585__i8 to count1_585__i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count1_585__i8 (from clk)
Route         2   e 1.002                                  count1[8]
LUT4        ---     0.448              A to Z              i2_3_lut
Route         1   e 0.788                                  n9782
LUT4        ---     0.448              B to Z              i3_4_lut_adj_61
Route         1   e 0.788                                  n8_adj_650
LUT4        ---     0.448              C to Z              i5638_4_lut
Route         1   e 0.788                                  n7366
LUT4        ---     0.448              B to Z              i3_4_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              D to Z              i2_4_lut_adj_58
Route         2   e 0.954                                  n9784
LUT4        ---     0.448              B to Z              i8442_2_lut
Route        22   e 1.531                                  n3865
                  --------
                    9.730  (31.8% logic, 68.2% route), 7 logic levels.


Error:  The following path violates requirements by 4.876ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count1_585__i8  (from clk +)
   Destination:    FD1P3IX    CD             count1_585__i12  (to clk +)

   Delay:                   9.730ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

      9.730ns data_path count1_585__i8 to count1_585__i12 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.876ns

 Path Details: count1_585__i8 to count1_585__i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count1_585__i8 (from clk)
Route         2   e 1.002                                  count1[8]
LUT4        ---     0.448              A to Z              i2_3_lut
Route         1   e 0.788                                  n9782
LUT4        ---     0.448              B to Z              i3_4_lut_adj_61
Route         1   e 0.788                                  n8_adj_650
LUT4        ---     0.448              C to Z              i5638_4_lut
Route         1   e 0.788                                  n7366
LUT4        ---     0.448              B to Z              i3_4_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              D to Z              i2_4_lut_adj_58
Route         2   e 0.954                                  n9784
LUT4        ---     0.448              B to Z              i8442_2_lut
Route        22   e 1.531                                  n3865
                  --------
                    9.730  (31.8% logic, 68.2% route), 7 logic levels.


Error:  The following path violates requirements by 4.876ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count1_585__i8  (from clk +)
   Destination:    FD1P3IX    CD             count1_585__i11  (to clk +)

   Delay:                   9.730ns  (31.8% logic, 68.2% route), 7 logic levels.

 Constraint Details:

      9.730ns data_path count1_585__i8 to count1_585__i11 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.876ns

 Path Details: count1_585__i8 to count1_585__i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count1_585__i8 (from clk)
Route         2   e 1.002                                  count1[8]
LUT4        ---     0.448              A to Z              i2_3_lut
Route         1   e 0.788                                  n9782
LUT4        ---     0.448              B to Z              i3_4_lut_adj_61
Route         1   e 0.788                                  n8_adj_650
LUT4        ---     0.448              C to Z              i5638_4_lut
Route         1   e 0.788                                  n7366
LUT4        ---     0.448              B to Z              i3_4_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              D to Z              i2_4_lut_adj_58
Route         2   e 0.954                                  n9784
LUT4        ---     0.448              B to Z              i8442_2_lut
Route        22   e 1.531                                  n3865
                  --------
                    9.730  (31.8% logic, 68.2% route), 7 logic levels.

Warning: 9.876 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_1]
            284 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.143ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             instruction__i1  (from clk_1 +)
   Destination:    FD1P3AX    SP             Rdisplay__i1  (to clk_1 +)

   Delay:                   4.598ns  (28.3% logic, 71.7% route), 3 logic levels.

 Constraint Details:

      4.598ns data_path instruction__i1 to Rdisplay__i1 meets
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 0.143ns

 Path Details: instruction__i1 to Rdisplay__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              instruction__i1 (from clk_1)
Route         2   e 1.002                                  instruction[1]
LUT4        ---     0.448              C to Z              i1_2_lut_3_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route        14   e 1.509                                  clk_1_enable_76
                  --------
                    4.598  (28.3% logic, 71.7% route), 3 logic levels.


Passed:  The following path meets requirements by 0.143ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             instruction__i1  (from clk_1 +)
   Destination:    FD1P3AX    SP             Rdisplay__i2  (to clk_1 +)

   Delay:                   4.598ns  (28.3% logic, 71.7% route), 3 logic levels.

 Constraint Details:

      4.598ns data_path instruction__i1 to Rdisplay__i2 meets
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 0.143ns

 Path Details: instruction__i1 to Rdisplay__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              instruction__i1 (from clk_1)
Route         2   e 1.002                                  instruction[1]
LUT4        ---     0.448              C to Z              i1_2_lut_3_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route        14   e 1.509                                  clk_1_enable_76
                  --------
                    4.598  (28.3% logic, 71.7% route), 3 logic levels.


Passed:  The following path meets requirements by 0.143ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             instruction__i1  (from clk_1 +)
   Destination:    FD1P3AX    SP             Rdisplay__i3  (to clk_1 +)

   Delay:                   4.598ns  (28.3% logic, 71.7% route), 3 logic levels.

 Constraint Details:

      4.598ns data_path instruction__i1 to Rdisplay__i3 meets
      5.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 4.741ns) by 0.143ns

 Path Details: instruction__i1 to Rdisplay__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              instruction__i1 (from clk_1)
Route         2   e 1.002                                  instruction[1]
LUT4        ---     0.448              C to Z              i1_2_lut_3_lut
Route         1   e 0.788                                  n6
LUT4        ---     0.448              D to Z              i4_4_lut
Route        14   e 1.509                                  clk_1_enable_76
                  --------
                    4.598  (28.3% logic, 71.7% route), 3 logic levels.

Report: 4.857 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_0]                   |     5.000 ns|     4.772 ns|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk]                     |     5.000 ns|     9.876 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_1]                   |     5.000 ns|     4.857 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n9784                                   |       2|     322|     62.77%
                                        |        |        |
n3865                                   |      22|     308|     60.04%
                                        |        |        |
n8                                      |       1|     276|     53.80%
                                        |        |        |
n7366                                   |       1|     207|     40.35%
                                        |        |        |
n7374                                   |       2|     190|     37.04%
                                        |        |        |
n9785                                   |       1|     190|     37.04%
                                        |        |        |
n3888                                   |      18|     180|     35.09%
                                        |        |        |
n8_adj_650                              |       1|     138|     26.90%
                                        |        |        |
n6_adj_649                              |       1|     133|     25.93%
                                        |        |        |
n7294                                   |       1|      76|     14.81%
                                        |        |        |
n9782                                   |       1|      69|     13.45%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 513  Score: 1348483

Constraints cover  1426 paths, 262 nets, and 640 connections (34.8% coverage)


Peak memory: 103821312 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
