{"Source Block": ["hdl/library/axi_dmac/dest_fifo_inf.v@130:150@HdlStmProcess", "  .m_axi_valid(data_valid),\n  .m_axi_data(dout_s),\n  .m_axi_last()\n);\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    valid <= 1'b0;\n    underflow <= 1'b0;\n    xfer_req <= 1'b0;\n  end else begin\n    valid <= valid_s;\n    underflow <= underflow_s;\n    xfer_req <= xfer_req_s;\n  end\nend\n\nalways @(posedge clk) begin\n  if ((resetn == 1'b0) || (valid_s == 1'b0)) begin\n    dout <= {DATA_WIDTH{1'b0}};\n  end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[136, "  if (resetn == 1'b0) begin\n"], [137, "    valid <= 1'b0;\n"], [138, "    underflow <= 1'b0;\n"], [139, "    xfer_req <= 1'b0;\n"], [140, "  end else begin\n"], [141, "    valid <= valid_s;\n"], [142, "    underflow <= underflow_s;\n"], [143, "    xfer_req <= xfer_req_s;\n"], [144, "  end\n"], [145, "end\n"]], "Add": []}}