arch	circuit	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	total_power	routing_power_perc	clock_power_perc	tile_power_perc	error	
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	success	50	3.89852	0.814152	0.469698	0.737515	0.065594	765	895	415	36	99	130	1	0	0.006979	0.2799	0.07431	0.6458		
k6_frac_N10_mem32K_40nm.xml	diffeq1.v	success	52	21.8809	0.438173	0.879913	6.48039	0.577997	1004	941	698	37	162	96	0	5	0.008518	0.3722	0.0291	0.5987		
