<: source_ipfile xgui/ps_pmc_v1_0.tcl :>
<: setFileName ps_pmc_v1_0_0 :>
<: setFileExtension .v :>
<: setOutputDirectory hdl/ :>
<: set PLATFORM [getProjectDevice] :>
<: set iopad_data [iopadreport_generate IpView [current_outdir ] ] :>
<: set sysmon_data [generate_sysmon_data IpView [current_outdir ] ] :>
<: send_msg "INFO" 1 "device = $PLATFORM" :>


<=: sysmon_data :>
<=: iopad_data :>

module ps_pmc_v1_0_0_ps_pmc #(
parameter    C_M_AXI_GP0_DATA_WIDTH = 128,
parameter    C_M_AXI_GP2_DATA_WIDTH = 128,
parameter    C_S_AXI_GP0_DATA_WIDTH = 128,
parameter    C_S_AXI_GP2_DATA_WIDTH = 128,
parameter    C_S_AXI_GP4_DATA_WIDTH = 128,
parameter    C_S_AXI_ACP_DATA_WIDTH = 128,
parameter    C_S_AXI_ACE_DATA_WIDTH = 128,
parameter    C_PS_NOC_CCI_DATA_WIDTH = 128,
parameter    C_PS_NOC_NCI_DATA_WIDTH = 128,
parameter    C_NOC_PS_CCI_DATA_WIDTH = 128,
parameter    C_PS_NOC_PCI_DATA_WIDTH = 128,
parameter    C_NOC_PS_PCI_DATA_WIDTH = 128,
parameter    C_PS_NOC_PMC_DATA_WIDTH = 128,
parameter    C_NOC_PS_PMC_DATA_WIDTH = 128,
parameter    C_PS_NOC_RPU_DATA_WIDTH = 128,
parameter    C_DIFF_RW_CLK_S_AXI_GP0 = 0,
parameter    C_DIFF_RW_CLK_S_AXI_GP2 = 0,
parameter    C_DIFF_RW_CLK_S_AXI_GP4 = 0,
parameter    C_PS_EMIO_GPIO_WIDTH = 32,
parameter    C_PMC_EMIO_GPIO_WIDTH = 64,
parameter    C_PMC_NOC_ADDR_WIDTH = 64,
parameter    C_PMC_NOC_DATA_WIDTH = 128,
parameter    C_NOC_PMC_ADDR_WIDTH = 64,
parameter    C_NOC_PMC_DATA_WIDTH = 128,
parameter    C_NUM_F2P0_INTR_INPUTS = 1,
parameter    C_NUM_F2P1_INTR_INPUTS = 1 ,
parameter    C_ACE_LITE = 0,
parameter    C_AXI4_EXT_USER_BITS = 0,
parameter    C_CPM_USE_MODES = 0,
parameter    C_CPM_PCIE0_USER_CLK_FREQ = "500_MHz",
parameter    C_CPM_PCIE1_USER_CLK_FREQ = "500_MHz",
parameter    C_CPM_PCIE0_AXISTEN_IF_WIDTH = 256,
parameter    C_CPM_PCIE1_AXISTEN_IF_WIDTH = 256,

parameter    C_XDEVICE = "everest1",
parameter    C_SPP_PSPMC_TO_CORE_WIDTH = 20000,
parameter    C_SPP_PSPMC_FROM_CORE_WIDTH = 20000,

parameter    C_CPM_PERIPHERAL_EN = 0,
parameter    C_CPM_PCIE0_CONTROLLER_ENABLE = 0,
parameter    C_CPM_PCIE1_CONTROLLER_ENABLE = 0,
parameter    C_PS_ENABLE_HSDP = 0,
parameter    C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH = 8,
parameter    C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH = 8,

parameter [31:0] C_XPIPE_0_CLKDLY_CFG = 32'h00000000,
parameter [31:0] C_XPIPE_0_CLK_CFG = 32'h00000000,
parameter [0:0]  C_XPIPE_0_INSTANTIATED = 1'b1,
parameter        C_XPIPE_0_LINK0_CFG = "DISABLE",
parameter        C_XPIPE_0_LINK1_CFG = "DISABLE",
parameter        C_XPIPE_0_LOC = "QUAD0",
parameter [1:0]  C_XPIPE_0_MODE = 2'b00,
parameter [15:0] C_XPIPE_0_REG_CFG = 16'h0000,
parameter [31:0] C_XPIPE_0_RSVD = 32'h00000000,
parameter [31:0] C_XPIPE_1_CLKDLY_CFG = 32'h00000000,
parameter [31:0] C_XPIPE_1_CLK_CFG = 32'h00000000,
parameter [0:0]  C_XPIPE_1_INSTANTIATED = 1'b1,
parameter        C_XPIPE_1_LINK0_CFG = "DISABLE",
parameter        C_XPIPE_1_LINK1_CFG = "DISABLE",
parameter        C_XPIPE_1_LOC = "QUAD0",
parameter [1:0]  C_XPIPE_1_MODE = 2'b00,
parameter [15:0] C_XPIPE_1_REG_CFG = 16'h0000,
parameter [31:0] C_XPIPE_1_RSVD = 32'h00000000,

parameter [31:0] C_XPIPE_2_CLKDLY_CFG = 32'h00000000,
parameter [31:0] C_XPIPE_2_CLK_CFG = 32'h00000000,
parameter [0:0]  C_XPIPE_2_INSTANTIATED = 1'b1,
parameter        C_XPIPE_2_LINK0_CFG = "DISABLE",
parameter        C_XPIPE_2_LINK1_CFG = "DISABLE",
parameter        C_XPIPE_2_LOC = "QUAD0",
parameter [1:0]  C_XPIPE_2_MODE = 2'b00,
parameter [15:0] C_XPIPE_2_REG_CFG = 16'h0000,
parameter [31:0] C_XPIPE_2_RSVD = 32'h00000000,

parameter [31:0] C_XPIPE_3_CLKDLY_CFG = 32'h00000000,
parameter [31:0] C_XPIPE_3_CLK_CFG = 32'h00000000,
parameter [0:0]  C_XPIPE_3_INSTANTIATED = 1'b1,
parameter        C_XPIPE_3_LINK0_CFG = "DISABLE",
parameter        C_XPIPE_3_LINK1_CFG = "DISABLE",
parameter        C_XPIPE_3_LOC = "QUAD0",
parameter [1:0]  C_XPIPE_3_MODE = 2'b00,
parameter [15:0] C_XPIPE_3_REG_CFG = 16'h0000,
parameter [31:0] C_XPIPE_3_RSVD = 32'h00000000,
parameter        C_PMCPL_CLK0_BUF = "true",
parameter        C_PMCPL_CLK1_BUF = "true",
parameter        C_PMCPL_CLK2_BUF = "true",
parameter        C_PMCPL_CLK3_BUF = "true"

//#<: if {$PLATFORM == "xcvu440"} { :>
//#,
//#//#### SPP - start additional parameters
//#parameter    C_SPP_PSPMC_TO_CORE_WIDTH = 20000,
//#parameter    C_SPP_PSPMC_FROM_CORE_WIDTH = 20000
//#//#### SPP - end additional parameters
//#<: } :>


 ) 

(
  output wire  [7:0] adma_2_pl_cack,
  output wire  [7:0] adma_2_pl_tvld,
//  output wire  dp_audio_ref_clk,
//  output wire  dp_video_ref_clk,
  output wire  emio_can0_phy_tx,
  output wire  emio_can1_phy_tx,
  output wire  [1:0] emio_enet0_dma_bus_width,
  output wire  emio_enet0_dma_tx_end_tog,
  output wire  [93:0] emio_enet0_gem_tsu_timer_cnt,
  output wire  [7:0] emio_enet0_gmii_txd,
  output wire  emio_enet0_gmii_tx_en,
  output wire  emio_enet0_gmii_tx_er,
  output wire  emio_enet0_mdio_mdc,
  output wire  emio_enet0_mdio_o,
  output wire  emio_enet0_mdio_t_n,
  output wire  [7:0] emio_enet0_rx_w_data,
  output wire  emio_enet0_rx_w_eop,
  output wire  emio_enet0_rx_w_err,
  output wire  emio_enet0_rx_w_flush,
  output wire  emio_enet0_rx_w_sop,
  output wire  [44:0] emio_enet0_rx_w_status,
  output wire  emio_enet0_rx_w_wr,
  output wire  [3:0] emio_enet0_speed_mode,
  output wire  [1:0]emio_enet0_tx_r_rd,
  output wire  [3:0] emio_enet0_tx_r_status,
  output wire  [1:0] emio_enet1_dma_bus_width,
  output wire  emio_enet1_dma_tx_end_tog,
  output wire  [7:0] emio_enet1_gmii_txd,
  output wire  emio_enet1_gmii_tx_en,
  output wire  emio_enet1_gmii_tx_er,
  output wire  emio_enet1_mdio_mdc,
  output wire  emio_enet1_mdio_o,
  output wire  emio_enet1_mdio_t_n,
  output wire  [7:0] emio_enet1_rx_w_data,
  output wire  emio_enet1_rx_w_eop,
  output wire  emio_enet1_rx_w_err,
  output wire  emio_enet1_rx_w_flush,
  output wire  emio_enet1_rx_w_sop,
  output wire  [44:0] emio_enet1_rx_w_status,
  output wire  emio_enet1_rx_w_wr,
  output wire  [3:0] emio_enet1_speed_mode,
  output wire  [1:0] emio_enet1_tx_r_rd,
  output wire  [3:0] emio_enet1_tx_r_status,
  output wire  emio_gem0_delay_req_rx,
  output wire  emio_gem0_delay_req_tx,
  output wire  emio_gem0_pdelay_req_rx,
  output wire  emio_gem0_pdelay_req_tx,
  output wire  emio_gem0_pdelay_resp_rx,
  output wire  emio_gem0_pdelay_resp_tx,
  output wire  emio_gem0_rx_sof,
  output wire  emio_gem0_sync_frame_rx,
  output wire  emio_gem0_sync_frame_tx,
  output wire  emio_gem0_tsu_timer_cmp_val,
  output wire  emio_gem0_tx_r_fixed_lat,
  output wire  emio_gem0_tx_sof,
  output wire  emio_gem1_delay_req_rx,
  output wire  emio_gem1_delay_req_tx,
  output wire  emio_gem1_pdelay_req_rx,
  output wire  emio_gem1_pdelay_req_tx,
  output wire  emio_gem1_pdelay_resp_rx,
  output wire  emio_gem1_pdelay_resp_tx,
  output wire  emio_gem1_rx_sof,
  output wire  emio_gem1_sync_frame_rx,
  output wire  emio_gem1_sync_frame_tx,
  output wire  emio_gem1_tsu_timer_cmp_val,
  output wire  emio_gem1_tx_r_fixed_lat,
  output wire  emio_gem1_tx_sof,
  output wire  emio_i2c0_scl_o,
  output wire  emio_i2c0_scl_t,
  output wire  emio_i2c0_sda_o,
  output wire  emio_i2c0_sda_tn,
  output wire  emio_i2c1_scl_o,
  output wire  emio_i2c1_scl_t,
  output wire  emio_i2c1_sda_o,
  output wire  emio_i2c1_sda_tn,
  output wire  emio_spi0_m_o,
  output wire  emio_spi0_m_o_t_n,
  output wire  emio_spi0_sclk_o,
  output wire  emio_spi0_sclk_t_n,
  output wire  emio_spi0_s_o,
  output wire  emio_spi0_ss_n_t_n,
  output wire  [2:0] emio_spi0_ss_o_n,
  output wire  emio_spi0_s_t_n,
  output wire  emio_spi1_m_o,
  output wire  emio_spi1_m_o_t_n,
  output wire  emio_spi1_sclk_o,
  output wire  emio_spi1_sclk_t_n,
  output wire  emio_spi1_s_o,
  output wire  emio_spi1_ss_n_t_n,
  output wire  [2:0] emio_spi1_ss_o_n,
  output wire  emio_spi1_s_t_n,
  output wire  [2:0] emio_ttc0_waveo,
  output wire  [2:0] emio_ttc1_waveo,
  output wire  [2:0] emio_ttc2_waveo,
  output wire  [2:0] emio_ttc3_waveo,
  output wire  emio_u2dsport_vbus_ctrl_usb3_0,
  output wire  emio_u2dsport_vbus_ctrl_usb3_1,
  output wire  emio_u3dsport_vbus_ctrl_usb3_0,
  output wire  emio_u3dsport_vbus_ctrl_usb3_1,
  output fmio_uart0_n_sir_out,
  output fmio_uart0_n_uart_dtr,
  output fmio_uart0_n_uart_out1,
  output fmio_uart0_n_uart_out2,
  output fmio_uart0_n_uart_rts,
  output fmio_uart0_txd,

  input fmio_uart0_n_uart_cts,
  input fmio_uart0_n_uart_dcd,
  input fmio_uart0_n_uart_dsr,
  input fmio_uart0_n_uart_ri,
  input fmio_uart0_rxd,
  input fmio_uart0_sir_in,

  output fmio_uart1_n_sir_out,
  output fmio_uart1_n_uart_dtr,
  output fmio_uart1_n_uart_out1,
  output fmio_uart1_n_uart_out2,
  output fmio_uart1_n_uart_rts,
  output fmio_uart1_txd,

  input fmio_uart1_n_uart_cts,
  input fmio_uart1_n_uart_dcd,
  input fmio_uart1_n_uart_dsr,
  input fmio_uart1_n_uart_ri,
  input fmio_uart1_rxd,
  input fmio_uart1_sir_in,

  output wire  emio_wdt0rsto,
  output wire  emio_wdt1rsto,

  output wire [(C_PS_EMIO_GPIO_WIDTH-1):0] emio_ps_gpio_2o,
  output wire [(C_PS_EMIO_GPIO_WIDTH-1):0] emio_ps_gpio_2tn,
  input  wire [(C_PS_EMIO_GPIO_WIDTH-1):0]  emio_ps_gpio_2i,
  output wire [(C_PMC_EMIO_GPIO_WIDTH-1):0] emio_pmc_gpio_oen,
  output wire [(C_PMC_EMIO_GPIO_WIDTH-1):0] emio_pmc_gpio_out,
  input  wire [(C_PMC_EMIO_GPIO_WIDTH-1):0]  emio_pmc_gpio_in,

//  output wire  fmiogem0fiforxclktoplbufg,
//  output wire  fmiogem0fifotxclktoplbufg,
//  output wire  fmiogem1fiforxclktoplbufg,
//  output wire  fmiogem1fifotxclktoplbufg,
//  output wire  fmiogem2fiforxclktoplbufg,
//  output wire  fmiogem2fifotxclktoplbufg,
//  output wire  fmiogem3fiforxclktoplbufg,
//  output wire  fmiogem3fifotxclktoplbufg,
//  output wire  fmiogemtsuclktoplbufg,
//  output wire  [63:0] fmio_gpio_o_en,
//  output wire  [63:0] fmio_gpio_out,
//  output wire  fmioi2cscloen,
//  output wire  fmioi2csclout,
//  output wire  fmioi2csdaoen,
//  output wire  fmioi2csdaout,
//  output wire  fmiosd0buspowerout,
//  output wire  [2:0] fmiosd0busvoltageout,
//  output wire  [7:0] fmiosd0dlltestout,
//  output wire  fmiosd0ledcontrolout,
//  output wire  fmiosd0sdifclkout,
//  output wire  fmiosd0sdifcmdoe,
//  output wire  fmiosd0sdifcmdout,
//  output wire  [7:0] fmiosd0sdifdatoe,
//  output wire  [7:0] fmiosd0sdifdatout,
//  output wire  fmiosd1buspowerout,
//  output wire  [2:0] fmiosd1busvoltageout,
//  output wire  [7:0] fmiosd1dlltestout,
//  output wire  fmiosd1ledcontrolout,
//  output wire  fmiosd1sdifclkout,
//  output wire  fmiosd1sdifcmdoe,
//  output wire  fmiosd1sdifcmdout,
//  output wire  [7:0] fmiosd1sdifdatoe,
//  output wire  [7:0] fmiosd1sdifdatout,
  output wire  if_noc_ps_cci_axi0_arready,
  output wire  if_noc_ps_cci_axi0_awready,
  output wire  [1:0] if_noc_ps_cci_axi0_bresp,
  output wire  [15:0] if_noc_ps_cci_axi0_buser,
  output wire  if_noc_ps_cci_axi0_bvalid,
  output wire  [127:0] if_noc_ps_cci_axi0_rdata,
  output wire  if_noc_ps_cci_axi0_rlast,
  output wire  [1:0] if_noc_ps_cci_axi0_rresp,
  output wire  [16:0] if_noc_ps_cci_axi0_ruser,
  output wire  if_noc_ps_cci_axi0_rvalid,
  output wire  if_noc_ps_cci_axi0_wready,
  output [1:0] if_noc_ps_cci_axi0_bid,
  output [1:0] if_noc_ps_cci_axi0_rid,
  output wire  if_noc_ps_cci_axi1_arready,
  output wire  if_noc_ps_cci_axi1_awready,
  output wire  [1:0] if_noc_ps_cci_axi1_bresp,
  output wire  [15:0] if_noc_ps_cci_axi1_buser,
  output wire  if_noc_ps_cci_axi1_bvalid,
  output wire  [127:0] if_noc_ps_cci_axi1_rdata,
  output wire  if_noc_ps_cci_axi1_rlast,
  output wire  [1:0] if_noc_ps_cci_axi1_rresp,
  output wire  [16:0] if_noc_ps_cci_axi1_ruser,
  output wire  if_noc_ps_cci_axi1_rvalid,
  output wire  if_noc_ps_cci_axi1_wready,
  output wire [1:0] if_noc_ps_cci_axi1_bid,
  output wire [1:0] if_noc_ps_cci_axi1_rid,
  output wire  if_noc_ps_nci_axi0_arready,
  output wire  if_noc_ps_nci_axi0_awready,
  output wire  [1:0] if_noc_ps_nci_axi0_bid,
  output wire  [1:0] if_noc_ps_nci_axi0_bresp,
  output wire  [15:0] if_noc_ps_nci_axi0_buser,
  output wire  if_noc_ps_nci_axi0_bvalid,
  output wire  [127:0] if_noc_ps_nci_axi0_rdata,
  output wire  [1:0] if_noc_ps_nci_axi0_rid,
  output wire  if_noc_ps_nci_axi0_rlast,
  output wire  [1:0] if_noc_ps_nci_axi0_rresp,
  output wire  [16:0] if_noc_ps_nci_axi0_ruser,
  output wire  if_noc_ps_nci_axi0_rvalid,
  output wire  if_noc_ps_nci_axi0_wready,
  output wire  if_noc_ps_nci_axi1_arready,
  output wire  if_noc_ps_nci_axi1_awready,
  output wire  [1:0] if_noc_ps_nci_axi1_bid,
  output wire  [1:0] if_noc_ps_nci_axi1_bresp,
  output wire  [15:0] if_noc_ps_nci_axi1_buser,
  output wire  if_noc_ps_nci_axi1_bvalid,
  output wire  [127:0] if_noc_ps_nci_axi1_rdata,
  output wire  [1:0] if_noc_ps_nci_axi1_rid,
  output wire  if_noc_ps_nci_axi1_rlast,
  output wire  [1:0] if_noc_ps_nci_axi1_rresp,
  output wire  [16:0] if_noc_ps_nci_axi1_ruser,
  output wire  if_noc_ps_nci_axi1_rvalid,
  output wire  if_noc_ps_nci_axi1_wready,
  output wire  if_noc_ps_pci_axi0_arready,
  output wire  if_noc_ps_pci_axi0_awready,
  output wire  [1:0] if_noc_ps_pci_axi0_bresp,
  output wire  [15:0] if_noc_ps_pci_axi0_buser,
  output wire  if_noc_ps_pci_axi0_bvalid,
  output wire  [127:0] if_noc_ps_pci_axi0_rdata,
  output wire  if_noc_ps_pci_axi0_rlast,
  output wire  [1:0] if_noc_ps_pci_axi0_rresp,
  output wire  [16:0] if_noc_ps_pci_axi0_ruser,
  output wire  if_noc_ps_pci_axi0_rvalid,
  output wire  if_noc_ps_pci_axi0_wready,
  output wire [1:0] if_noc_ps_pci_axi0_bid,
  output wire [1:0] if_noc_ps_pci_axi0_rid,
  output wire  [63:0] if_ps_noc_cci_axi0_araddr,
  output wire  [1:0] if_ps_noc_cci_axi0_arburst,
  output wire  [3:0] if_ps_noc_cci_axi0_arcache,
  output wire  [15:0] if_ps_noc_cci_axi0_arid,
  output wire  [7:0] if_ps_noc_cci_axi0_arlen,
  output wire  if_ps_noc_cci_axi0_arlock,
  output wire  [2:0] if_ps_noc_cci_axi0_arprot,
  output wire  [3:0] if_ps_noc_cci_axi0_arqos,
  output wire  [3:0] if_ps_noc_cci_axi0_arregion,
  output wire  [2:0] if_ps_noc_cci_axi0_arsize,
  output wire  [17:0] if_ps_noc_cci_axi0_aruser,
  output wire  if_ps_noc_cci_axi0_arvalid,
  output wire  [63:0] if_ps_noc_cci_axi0_awaddr,
  output wire  [1:0] if_ps_noc_cci_axi0_awburst,
  output wire  [3:0] if_ps_noc_cci_axi0_awcache,
  output wire  [15:0] if_ps_noc_cci_axi0_awid,
  output wire  [7:0] if_ps_noc_cci_axi0_awlen,
  output wire  if_ps_noc_cci_axi0_awlock,
  output wire  [2:0] if_ps_noc_cci_axi0_awprot,
  output wire  [3:0] if_ps_noc_cci_axi0_awqos,
  output wire  [3:0] if_ps_noc_cci_axi0_awregion,
  output wire  [2:0] if_ps_noc_cci_axi0_awsize,
  output wire  [17:0] if_ps_noc_cci_axi0_awuser,
  output wire  if_ps_noc_cci_axi0_awvalid,
  output wire  if_ps_noc_cci_axi0_bready,
  output wire  if_ps_noc_cci_axi0_rready,
  output wire  [127:0] if_ps_noc_cci_axi0_wdata,
  output wire  [15:0] if_ps_noc_cci_axi0_wid,
  output wire  if_ps_noc_cci_axi0_wlast,
  output wire  [15:0] if_ps_noc_cci_axi0_wstrb,
  output wire  [16:0] if_ps_noc_cci_axi0_wuser,
  output wire  if_ps_noc_cci_axi0_wvalid,
  output wire  [63:0] if_ps_noc_cci_axi1_araddr,
  output wire  [1:0] if_ps_noc_cci_axi1_arburst,
  output wire  [3:0] if_ps_noc_cci_axi1_arcache,
  output wire  [15:0] if_ps_noc_cci_axi1_arid,
  output wire  [7:0] if_ps_noc_cci_axi1_arlen,
  output wire  if_ps_noc_cci_axi1_arlock,
  output wire  [2:0] if_ps_noc_cci_axi1_arprot,
  output wire  [3:0] if_ps_noc_cci_axi1_arqos,
  output wire  [3:0] if_ps_noc_cci_axi1_arregion,
  output wire  [2:0] if_ps_noc_cci_axi1_arsize,
  output wire  [17:0] if_ps_noc_cci_axi1_aruser,
  output wire  if_ps_noc_cci_axi1_arvalid,
  output wire  [63:0] if_ps_noc_cci_axi1_awaddr,
  output wire  [1:0] if_ps_noc_cci_axi1_awburst,
  output wire  [3:0] if_ps_noc_cci_axi1_awcache,
  output wire  [15:0] if_ps_noc_cci_axi1_awid,
  output wire  [7:0] if_ps_noc_cci_axi1_awlen,
  output wire  if_ps_noc_cci_axi1_awlock,
  output wire  [2:0] if_ps_noc_cci_axi1_awprot,
  output wire  [3:0] if_ps_noc_cci_axi1_awqos,
  output wire  [3:0] if_ps_noc_cci_axi1_awregion,
  output wire  [2:0] if_ps_noc_cci_axi1_awsize,
  output wire  [17:0] if_ps_noc_cci_axi1_awuser,
  output wire  if_ps_noc_cci_axi1_awvalid,
  output wire  if_ps_noc_cci_axi1_bready,
  output wire  if_ps_noc_cci_axi1_rready,
  output wire  [127:0] if_ps_noc_cci_axi1_wdata,
  output wire  [15:0] if_ps_noc_cci_axi1_wid,
  output wire  if_ps_noc_cci_axi1_wlast,
  output wire  [15:0] if_ps_noc_cci_axi1_wstrb,
  output wire  [16:0] if_ps_noc_cci_axi1_wuser,
  output wire  if_ps_noc_cci_axi1_wvalid,
  output wire  [63:0] if_ps_noc_cci_axi2_araddr,
  output wire  [1:0] if_ps_noc_cci_axi2_arburst,
  output wire  [3:0] if_ps_noc_cci_axi2_arcache,
  output wire  [15:0] if_ps_noc_cci_axi2_arid,
  output wire  [7:0] if_ps_noc_cci_axi2_arlen,
  output wire  if_ps_noc_cci_axi2_arlock,
  output wire  [2:0] if_ps_noc_cci_axi2_arprot,
  output wire  [3:0] if_ps_noc_cci_axi2_arqos,
  output wire  [3:0] if_ps_noc_cci_axi2_arregion,
  output wire  [2:0] if_ps_noc_cci_axi2_arsize,
  output wire  [17:0] if_ps_noc_cci_axi2_aruser,
  output wire  if_ps_noc_cci_axi2_arvalid,
  output wire  [63:0] if_ps_noc_cci_axi2_awaddr,
  output wire  [1:0] if_ps_noc_cci_axi2_awburst,
  output wire  [3:0] if_ps_noc_cci_axi2_awcache,
  output wire  [15:0] if_ps_noc_cci_axi2_awid,
  output wire  [7:0] if_ps_noc_cci_axi2_awlen,
  output wire  if_ps_noc_cci_axi2_awlock,
  output wire  [2:0] if_ps_noc_cci_axi2_awprot,
  output wire  [3:0] if_ps_noc_cci_axi2_awqos,
  output wire  [3:0] if_ps_noc_cci_axi2_awregion,
  output wire  [2:0] if_ps_noc_cci_axi2_awsize,
  output wire  [17:0] if_ps_noc_cci_axi2_awuser,
  output wire  if_ps_noc_cci_axi2_awvalid,
  output wire  if_ps_noc_cci_axi2_bready,
  output wire  if_ps_noc_cci_axi2_rready,
  output wire  [127:0] if_ps_noc_cci_axi2_wdata,
  output wire  [15:0] if_ps_noc_cci_axi2_wid,
  output wire  if_ps_noc_cci_axi2_wlast,
  output wire  [15:0] if_ps_noc_cci_axi2_wstrb,
  output wire  [16:0] if_ps_noc_cci_axi2_wuser,
  output wire  if_ps_noc_cci_axi2_wvalid,
  output wire  [63:0] if_ps_noc_cci_axi3_araddr,
  output wire  [1:0] if_ps_noc_cci_axi3_arburst,
  output wire  [3:0] if_ps_noc_cci_axi3_arcache,
  output wire  [15:0] if_ps_noc_cci_axi3_arid,
  output wire  [7:0] if_ps_noc_cci_axi3_arlen,
  output wire  if_ps_noc_cci_axi3_arlock,
  output wire  [2:0] if_ps_noc_cci_axi3_arprot,
  output wire  [3:0] if_ps_noc_cci_axi3_arqos,
  output wire  [3:0] if_ps_noc_cci_axi3_arregion,
  output wire  [2:0] if_ps_noc_cci_axi3_arsize,
  output wire  [17:0] if_ps_noc_cci_axi3_aruser,
  output wire  if_ps_noc_cci_axi3_arvalid,
  output wire  [63:0] if_ps_noc_cci_axi3_awaddr,
  output wire  [1:0] if_ps_noc_cci_axi3_awburst,
  output wire  [3:0] if_ps_noc_cci_axi3_awcache,
  output wire  [15:0] if_ps_noc_cci_axi3_awid,
  output wire  [7:0] if_ps_noc_cci_axi3_awlen,
  output wire  if_ps_noc_cci_axi3_awlock,
  output wire  [2:0] if_ps_noc_cci_axi3_awprot,
  output wire  [3:0] if_ps_noc_cci_axi3_awqos,
  output wire  [3:0] if_ps_noc_cci_axi3_awregion,
  output wire  [2:0] if_ps_noc_cci_axi3_awsize,
  output wire  [17:0] if_ps_noc_cci_axi3_awuser,
  output wire  if_ps_noc_cci_axi3_awvalid,
  output wire  if_ps_noc_cci_axi3_bready,
  output wire  if_ps_noc_cci_axi3_rready,
  output wire  [127:0] if_ps_noc_cci_axi3_wdata,
  output wire  [15:0] if_ps_noc_cci_axi3_wid,
  output wire  if_ps_noc_cci_axi3_wlast,
  output wire  [15:0] if_ps_noc_cci_axi3_wstrb,
  output wire  [16:0] if_ps_noc_cci_axi3_wuser,
  output wire  if_ps_noc_cci_axi3_wvalid,
  output wire  [63:0] if_ps_noc_nci_axi0_araddr,
  output wire  [1:0] if_ps_noc_nci_axi0_arburst,
  output wire  [3:0] if_ps_noc_nci_axi0_arcache,
  output wire  [15:0] if_ps_noc_nci_axi0_arid,
  output wire  [7:0] if_ps_noc_nci_axi0_arlen,
  output wire  if_ps_noc_nci_axi0_arlock,
  output wire  [2:0] if_ps_noc_nci_axi0_arprot,
  output wire  [3:0] if_ps_noc_nci_axi0_arqos,
  output wire  [3:0] if_ps_noc_nci_axi0_arregion,
  output wire  [2:0] if_ps_noc_nci_axi0_arsize,
  output wire  [17:0] if_ps_noc_nci_axi0_aruser,
  output wire  if_ps_noc_nci_axi0_arvalid,
  output wire  [63:0] if_ps_noc_nci_axi0_awaddr,
  output wire  [1:0] if_ps_noc_nci_axi0_awburst,
  output wire  [3:0] if_ps_noc_nci_axi0_awcache,
  output wire  [15:0] if_ps_noc_nci_axi0_awid,
  output wire  [7:0] if_ps_noc_nci_axi0_awlen,
  output wire  if_ps_noc_nci_axi0_awlock,
  output wire  [2:0] if_ps_noc_nci_axi0_awprot,
  output wire  [3:0] if_ps_noc_nci_axi0_awqos,
  output wire  [3:0] if_ps_noc_nci_axi0_awregion,
  output wire  [2:0] if_ps_noc_nci_axi0_awsize,
  output wire  [17:0] if_ps_noc_nci_axi0_awuser,
  output wire  if_ps_noc_nci_axi0_awvalid,
  output wire  if_ps_noc_nci_axi0_bready,
  output wire  if_ps_noc_nci_axi0_rready,
  output wire  [127:0] if_ps_noc_nci_axi0_wdata,
  output wire  [15:0] if_ps_noc_nci_axi0_wid,
  output wire  if_ps_noc_nci_axi0_wlast,
  output wire  [15:0] if_ps_noc_nci_axi0_wstrb,
  output wire  [16:0] if_ps_noc_nci_axi0_wuser,
  output wire  if_ps_noc_nci_axi0_wvalid,
  output wire  [63:0] if_ps_noc_nci_axi1_araddr,
  output wire  [1:0] if_ps_noc_nci_axi1_arburst,
  output wire  [3:0] if_ps_noc_nci_axi1_arcache,
  output wire  [15:0] if_ps_noc_nci_axi1_arid,
  output wire  [7:0] if_ps_noc_nci_axi1_arlen,
  output wire  if_ps_noc_nci_axi1_arlock,
  output wire  [2:0] if_ps_noc_nci_axi1_arprot,
  output wire  [3:0] if_ps_noc_nci_axi1_arqos,
  output wire  [3:0] if_ps_noc_nci_axi1_arregion,
  output wire  [2:0] if_ps_noc_nci_axi1_arsize,
  output wire  [17:0] if_ps_noc_nci_axi1_aruser,
  output wire  if_ps_noc_nci_axi1_arvalid,
  output wire  [63:0] if_ps_noc_nci_axi1_awaddr,
  output wire  [1:0] if_ps_noc_nci_axi1_awburst,
  output wire  [3:0] if_ps_noc_nci_axi1_awcache,
  output wire  [15:0] if_ps_noc_nci_axi1_awid,
  output wire  [7:0] if_ps_noc_nci_axi1_awlen,
  output wire  if_ps_noc_nci_axi1_awlock,
  output wire  [2:0] if_ps_noc_nci_axi1_awprot,
  output wire  [3:0] if_ps_noc_nci_axi1_awqos,
  output wire  [3:0] if_ps_noc_nci_axi1_awregion,
  output wire  [2:0] if_ps_noc_nci_axi1_awsize,
  output wire  [17:0] if_ps_noc_nci_axi1_awuser,
  output wire  if_ps_noc_nci_axi1_awvalid,
  output wire  if_ps_noc_nci_axi1_bready,
  output wire  if_ps_noc_nci_axi1_rready,
  output wire  [127:0] if_ps_noc_nci_axi1_wdata,
  output wire  [15:0] if_ps_noc_nci_axi1_wid,
  output wire  if_ps_noc_nci_axi1_wlast,
  output wire  [15:0] if_ps_noc_nci_axi1_wstrb,
  output wire  [16:0] if_ps_noc_nci_axi1_wuser,
  output wire  if_ps_noc_nci_axi1_wvalid,
  output wire  [63:0] if_ps_noc_pci_axi0_araddr,
  output wire  [1:0] if_ps_noc_pci_axi0_arburst,
  output wire  [3:0] if_ps_noc_pci_axi0_arcache,
  output wire  [15:0] if_ps_noc_pci_axi0_arid,
  output wire  [7:0] if_ps_noc_pci_axi0_arlen,
  output wire  if_ps_noc_pci_axi0_arlock,
  output wire  [2:0] if_ps_noc_pci_axi0_arprot,
  output wire  [3:0] if_ps_noc_pci_axi0_arqos,
  output wire  [3:0] if_ps_noc_pci_axi0_arregion,
  output wire  [2:0] if_ps_noc_pci_axi0_arsize,
  output wire  [17:0] if_ps_noc_pci_axi0_aruser,
  output wire  if_ps_noc_pci_axi0_arvalid,
  output wire  [63:0] if_ps_noc_pci_axi0_awaddr,
  output wire  [1:0] if_ps_noc_pci_axi0_awburst,
  output wire  [3:0] if_ps_noc_pci_axi0_awcache,
  output wire  [15:0] if_ps_noc_pci_axi0_awid,
  output wire  [7:0] if_ps_noc_pci_axi0_awlen,
  output wire  if_ps_noc_pci_axi0_awlock,
  output wire  [2:0] if_ps_noc_pci_axi0_awprot,
  output wire  [3:0] if_ps_noc_pci_axi0_awqos,
  output wire  [3:0] if_ps_noc_pci_axi0_awregion,
  output wire  [2:0] if_ps_noc_pci_axi0_awsize,
  output wire  [17:0] if_ps_noc_pci_axi0_awuser,
  output wire  if_ps_noc_pci_axi0_awvalid,
  output wire  if_ps_noc_pci_axi0_bready,
  output wire  if_ps_noc_pci_axi0_rready,
  output wire  [127:0] if_ps_noc_pci_axi0_wdata,
  output wire  [15:0] if_ps_noc_pci_axi0_wid,
  output wire  if_ps_noc_pci_axi0_wlast,
  output wire  [15:0] if_ps_noc_pci_axi0_wstrb,
  output wire  [16:0] if_ps_noc_pci_axi0_wuser,
  output wire  if_ps_noc_pci_axi0_wvalid,
  output wire  [63:0] if_ps_noc_pci_axi1_araddr,
  output wire  [1:0] if_ps_noc_pci_axi1_arburst,
  output wire  [3:0] if_ps_noc_pci_axi1_arcache,
  output wire  [15:0] if_ps_noc_pci_axi1_arid,
  output wire  [7:0] if_ps_noc_pci_axi1_arlen,
  output wire  if_ps_noc_pci_axi1_arlock,
  output wire  [2:0] if_ps_noc_pci_axi1_arprot,
  output wire  [3:0] if_ps_noc_pci_axi1_arqos,
  output wire  [3:0] if_ps_noc_pci_axi1_arregion,
  output wire  [2:0] if_ps_noc_pci_axi1_arsize,
  output wire  [17:0] if_ps_noc_pci_axi1_aruser,
  output wire  if_ps_noc_pci_axi1_arvalid,
  output wire  [63:0] if_ps_noc_pci_axi1_awaddr,
  output wire  [1:0] if_ps_noc_pci_axi1_awburst,
  output wire  [3:0] if_ps_noc_pci_axi1_awcache,
  output wire  [15:0] if_ps_noc_pci_axi1_awid,
  output wire  [7:0] if_ps_noc_pci_axi1_awlen,
  output wire  if_ps_noc_pci_axi1_awlock,
  output wire  [2:0] if_ps_noc_pci_axi1_awprot,
  output wire  [3:0] if_ps_noc_pci_axi1_awqos,
  output wire  [3:0] if_ps_noc_pci_axi1_awregion,
  output wire  [2:0] if_ps_noc_pci_axi1_awsize,
  output wire  [17:0] if_ps_noc_pci_axi1_awuser,
  output wire  if_ps_noc_pci_axi1_awvalid,
  output wire  if_ps_noc_pci_axi1_bready,
  output wire  if_ps_noc_pci_axi1_rready,
  output wire  [127:0] if_ps_noc_pci_axi1_wdata,
  output wire  [15:0] if_ps_noc_pci_axi1_wid,
  output wire  if_ps_noc_pci_axi1_wlast,
  output wire  [15:0] if_ps_noc_pci_axi1_wstrb,
  output wire  [16:0] if_ps_noc_pci_axi1_wuser,
  output wire  if_ps_noc_pci_axi1_wvalid,
  output wire  [63:0] if_ps_noc_rpu_axi0_araddr,
  output wire  [1:0] if_ps_noc_rpu_axi0_arburst,
  output wire  [3:0] if_ps_noc_rpu_axi0_arcache,
  output wire  [15:0] if_ps_noc_rpu_axi0_arid,
  output wire  [7:0] if_ps_noc_rpu_axi0_arlen,
  output wire  if_ps_noc_rpu_axi0_arlock,
  output wire  [2:0] if_ps_noc_rpu_axi0_arprot,
  output wire  [3:0] if_ps_noc_rpu_axi0_arqos,
  output wire  [3:0] if_ps_noc_rpu_axi0_arregion,
  output wire  [2:0] if_ps_noc_rpu_axi0_arsize,
  output wire  [17:0] if_ps_noc_rpu_axi0_aruser,
  output wire  if_ps_noc_rpu_axi0_arvalid,
  output wire  [63:0] if_ps_noc_rpu_axi0_awaddr,
  output wire  [1:0] if_ps_noc_rpu_axi0_awburst,
  output wire  [3:0] if_ps_noc_rpu_axi0_awcache,
  output wire  [15:0] if_ps_noc_rpu_axi0_awid,
  output wire  [7:0] if_ps_noc_rpu_axi0_awlen,
  output wire  if_ps_noc_rpu_axi0_awlock,
  output wire  [2:0] if_ps_noc_rpu_axi0_awprot,
  output wire  [3:0] if_ps_noc_rpu_axi0_awqos,
  output wire  [3:0] if_ps_noc_rpu_axi0_awregion,
  output wire  [2:0] if_ps_noc_rpu_axi0_awsize,
  output wire  [17:0] if_ps_noc_rpu_axi0_awuser,
  output wire  if_ps_noc_rpu_axi0_awvalid,
  output wire  if_ps_noc_rpu_axi0_bready,
  output wire  if_ps_noc_rpu_axi0_rready,
  output wire  [127:0] if_ps_noc_rpu_axi0_wdata,
  output wire  [15:0] if_ps_noc_rpu_axi0_wid,
  output wire  if_ps_noc_rpu_axi0_wlast,
  output wire  [15:0] if_ps_noc_rpu_axi0_wstrb,
  output wire  [16:0] if_ps_noc_rpu_axi0_wuser,
  output wire  if_ps_noc_rpu_axi0_wvalid,
  output wire  [43:0] m_axi_gp0_araddr,
  output wire  [1:0] m_axi_gp0_arburst,
  output wire  [3:0] m_axi_gp0_arcache,
  output wire  [15:0] m_axi_gp0_arid,
  output wire  [7:0] m_axi_gp0_arlen,
  output wire  m_axi_gp0_arlock,
  output wire  [2:0] m_axi_gp0_arprot,
  output wire  [3:0] m_axi_gp0_arqos,
  output wire  [2:0] m_axi_gp0_arsize,
  output wire  [15:0] m_axi_gp0_aruser,
  output wire  m_axi_gp0_arvalid,
  output wire  [43:0] m_axi_gp0_awaddr,
  output wire  [1:0] m_axi_gp0_awburst,
  output wire  [3:0] m_axi_gp0_awcache,
  output wire  [15:0] m_axi_gp0_awid,
  output wire  [7:0] m_axi_gp0_awlen,
  output wire  m_axi_gp0_awlock,
  output wire  [2:0] m_axi_gp0_awprot,
  output wire  [3:0] m_axi_gp0_awqos,
  output wire  [2:0] m_axi_gp0_awsize,
  output wire  [15:0] m_axi_gp0_awuser,
  output wire  m_axi_gp0_awvalid,
  output wire  m_axi_gp0_bready,
  output wire  m_axi_gp0_rready,
  output wire  [C_M_AXI_GP0_DATA_WIDTH-1:0] m_axi_gp0_wdata,
  output wire  m_axi_gp0_wlast,
  output wire  [((C_M_AXI_GP0_DATA_WIDTH/8)-1):0] m_axi_gp0_wstrb,
  output wire  m_axi_gp0_wvalid,
  output wire  [43:0] m_axi_gp2_araddr,
  output wire  [1:0] m_axi_gp2_arburst,
  output wire  [3:0] m_axi_gp2_arcache,
  output wire  [15:0] m_axi_gp2_arid,
  output wire  [7:0] m_axi_gp2_arlen,
  output wire  m_axi_gp2_arlock,
  output wire  [2:0] m_axi_gp2_arprot,
  output wire  [3:0] m_axi_gp2_arqos,
  output wire  [2:0] m_axi_gp2_arsize,
  output wire  [15:0] m_axi_gp2_aruser,
  output wire  m_axi_gp2_arvalid,
  output wire  [43:0] m_axi_gp2_awaddr,
  output wire  [1:0] m_axi_gp2_awburst,
  output wire  [3:0] m_axi_gp2_awcache,
  output wire  [15:0] m_axi_gp2_awid,
  output wire  [7:0] m_axi_gp2_awlen,
  output wire  m_axi_gp2_awlock,
  output wire  [2:0] m_axi_gp2_awprot,
  output wire  [3:0] m_axi_gp2_awqos,
  output wire  [2:0] m_axi_gp2_awsize,
  output wire  [15:0] m_axi_gp2_awuser,
  output wire  m_axi_gp2_awvalid,
  output wire  m_axi_gp2_bready,
  output wire  m_axi_gp2_rready,
  output wire  [C_M_AXI_GP2_DATA_WIDTH-1:0] m_axi_gp2_wdata,
  output wire  m_axi_gp2_wlast,
  output wire  [((C_M_AXI_GP2_DATA_WIDTH/8)-1):0] m_axi_gp2_wstrb,
  output wire  m_axi_gp2_wvalid,
//  output wire  noc_clk,
//  output wire  noc_rstn,
//  output wire  npi_clk,
//  output wire  npi_rstn,
  output wire  osc_rtc_clk,
  output wire   pl_clk0,
  output wire   pl_clk1,
  output wire   pl_clk2,
  output wire   pl_clk3,

  output wire  pmu_aib_afi_fm_fpd_req,
  output wire  pmu_aib_afi_fm_lpd_req,
  output wire  [46:0] pmu_error_to_pl,
  output wire  ps_noc_ps_cci_axi0_clk,
  output wire  ps_noc_ps_cci_axi1_clk,
  output wire  ps_noc_ps_nci_axi0_clk,
  output wire  ps_noc_ps_nci_axi1_clk,
  output wire  ps_noc_ps_pci_axi0_clk,
  output wire  ps_pl_event_o,
  output wire  [31:0] ps_pl_irq_fpd,
  output wire  [99:0] ps_pl_irq_lpd,
  output wire  [63:0] ps_pl_irq_pmc,
  output wire  [1:0] ps_pl_standby_wfe,
  output wire  [1:0] ps_pl_standby_wfi,
  output wire  ps_pl_trace_ctl,
  output wire  [31:0] ps_pl_trace_data,
  output wire  [3:0] ps_pl_trigack,
  output wire  [3:0] ps_pl_trigger,
  output wire  ps_ps_noc_cci_axi0_clk,
  output wire  ps_ps_noc_cci_axi1_clk,
  output wire  ps_ps_noc_cci_axi2_clk,
  output wire  ps_ps_noc_cci_axi3_clk,
  output wire  ps_ps_noc_nci_axi0_clk,
  output wire  ps_ps_noc_nci_axi1_clk,
  output wire  ps_ps_noc_nci_axi2_clk,
  output wire  ps_ps_noc_pci_axi0_clk,
  output wire  ps_ps_noc_pci_axi1_clk,
  output wire  ps_ps_noc_rpu_axi0_clk,
  output wire  rpu_event_o0,
  output wire  rpu_event_o1,
  output wire  [43:0] s_ace_fpd_acaddr,
  output wire  [2:0] s_ace_fpd_acprot,
  output wire  [3:0] s_ace_fpd_acsnoop,
  output wire  s_ace_fpd_acvalid,
  output wire  s_ace_fpd_arready,
  output wire  s_ace_fpd_awready,
  output wire  [5:0] s_ace_fpd_bid,
  output wire  [1:0] s_ace_fpd_bresp,
  output wire  s_ace_fpd_buser,
  output wire  s_ace_fpd_bvalid,
  output wire  s_ace_fpd_cdready,
  output wire  s_ace_fpd_crready,
  output wire  [C_S_AXI_ACE_DATA_WIDTH-1:0] s_ace_fpd_rdata,
  output wire  [5:0] s_ace_fpd_rid,
  output wire  s_ace_fpd_rlast,
  output wire  [3:0] s_ace_fpd_rresp,
  output wire  s_ace_fpd_ruser,
  output wire  s_ace_fpd_rvalid,
  output wire  s_ace_fpd_wready,
  output wire  s_axi_acp_arready,
  output wire  s_axi_acp_awready,
  output wire  [4:0] s_axi_acp_bid,
  output wire  [1:0] s_axi_acp_bresp,
  output wire  s_axi_acp_bvalid,
  output wire  [C_S_AXI_ACP_DATA_WIDTH-1:0] s_axi_acp_rdata,
  output wire  [4:0] s_axi_acp_rid,
  output wire  s_axi_acp_rlast,
  output wire  [1:0] s_axi_acp_rresp,
  output wire  s_axi_acp_rvalid,
  output wire  s_axi_acp_wready,
  output wire  s_axi_gp0_arready,
  output wire  s_axi_gp0_awready,
  output wire  [5:0] s_axi_gp0_bid,
  output wire  [1:0] s_axi_gp0_bresp,
  output wire  s_axi_gp0_bvalid,
  output wire  [3:0] s_axi_gp0_racount,
  output wire  [7:0] s_axi_gp0_rcount,
  output wire  [C_S_AXI_GP0_DATA_WIDTH-1:0] s_axi_gp0_rdata,
  output wire  [5:0] s_axi_gp0_rid,
  output wire  s_axi_gp0_rlast,
  output wire  [1:0] s_axi_gp0_rresp,
  output wire  s_axi_gp0_rvalid,
  output wire  [3:0] s_axi_gp0_wacount,
  output wire  [7:0] s_axi_gp0_wcount,
  output wire  s_axi_gp0_wready,

  output wire  s_axi_gp2_arready,
  output wire  s_axi_gp2_awready,
  output wire  [5:0] s_axi_gp2_bid,
  output wire  [1:0] s_axi_gp2_bresp,
  output wire  s_axi_gp2_bvalid,
  output wire  [3:0] s_axi_gp2_racount,
  output wire  [7:0] s_axi_gp2_rcount,
  output wire  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_axi_gp2_rdata,
  output wire  [5:0] s_axi_gp2_rid,
  output wire  s_axi_gp2_rlast,
  output wire  [1:0] s_axi_gp2_rresp,
  output wire  s_axi_gp2_rvalid,
  output wire  [3:0] s_axi_gp2_wacount,
  output wire  [7:0] s_axi_gp2_wcount,
  output wire  s_axi_gp2_wready,
  output wire  s_axi_gp4_arready,
  output wire  s_axi_gp4_awready,
  output wire  [5:0] s_axi_gp4_bid,
  output wire  [1:0] s_axi_gp4_bresp,
  output wire  s_axi_gp4_bvalid,
  output wire  [3:0] s_axi_gp4_racount,
  output wire  [7:0] s_axi_gp4_rcount,
  output wire  [C_S_AXI_GP4_DATA_WIDTH-1:0] s_axi_gp4_rdata,
  output wire  [5:0] s_axi_gp4_rid,
  output wire  s_axi_gp4_rlast,
  output wire  [1:0] s_axi_gp4_rresp,
  output wire  s_axi_gp4_rvalid,
  output wire  [3:0] s_axi_gp4_wacount,
  output wire  [7:0] s_axi_gp4_wcount,
  output wire  s_axi_gp4_wready,
  inout wire  [25:0] pss_pad_lpdmio,
  input wire  [7:0] adma_fci_clk,
  input wire  aib_pmu_afi_fm_fpd_ack,
  input wire  aib_pmu_afi_fm_lpd_ack,
  input wire  emio_can0_phy_rx,
  input wire  emio_can1_phy_rx,
  input wire  emio_enet0_dma_tx_status_tog,
  input wire  emio_enet0_ext_int_in,
  input wire  emio_enet0_gmii_col,
  input wire  emio_enet0_gmii_crs,
  input wire  emio_enet0_gmii_rx_clk,
  input wire  [7:0] emio_enet0_gmii_rxd,
  input wire  emio_enet0_gmii_rx_dv,
  input wire  emio_enet0_gmii_rx_er,
  input wire  emio_enet0_gmii_tx_clk,
  input wire  emio_enet0_mdio_i,
  input wire  emio_enet0_rx_w_overflow,
  input wire  emio_enet0_tx_r_control,
  input wire  [7:0] emio_enet0_tx_r_data,
  input wire  [1:0]emio_enet0_tx_r_data_rdy,
  input wire  emio_enet0_tx_r_eop,
  input wire  emio_enet0_tx_r_err,
  input wire  emio_enet0_tx_r_flushed,
  input wire  emio_enet0_tx_r_sop,
  input wire  emio_enet0_tx_r_underflow,
  input wire  emio_enet0_tx_r_valid,
  input wire  emio_enet1_dma_tx_status_tog,
  input wire  emio_enet1_ext_int_in,
  input wire  emio_enet1_gmii_col,
  input wire  emio_enet1_gmii_crs,
  input wire  emio_enet1_gmii_rx_clk,
  input wire  [7:0] emio_enet1_gmii_rxd,
  input wire  emio_enet1_gmii_rx_dv,
  input wire  emio_enet1_gmii_rx_er,
  input wire  emio_enet1_gmii_tx_clk,
  input wire  emio_enet1_mdio_i,
  input wire  emio_enet1_rx_w_overflow,
  input wire  emio_enet1_tx_r_control,
  input wire  [7:0] emio_enet1_tx_r_data,
  input wire  [1:0] emio_enet1_tx_r_data_rdy,
  input wire  emio_enet1_tx_r_eop,
  input wire  emio_enet1_tx_r_err,
  input wire  emio_enet1_tx_r_flushed,
  input wire  emio_enet1_tx_r_sop,
  input wire  emio_enet1_tx_r_underflow,
  input wire  emio_enet1_tx_r_valid,
  input wire  emio_enet_tsu_clk,
  input wire  [1:0] emio_gem0_tsu_inc_ctrl,
  input wire  [1:0] emio_gem1_tsu_inc_ctrl,
  input wire  emio_hub_port_overcrnt_usb2_0,
  input wire  emio_hub_port_overcrnt_usb2_1,
  input wire  emio_hub_port_overcrnt_usb3_0,
  input wire  emio_hub_port_overcrnt_usb3_1,
  input wire  emio_i2c0_scl_i,
  input wire  emio_i2c0_sda_i,
  input wire  emio_i2c1_scl_i,
  input wire  emio_i2c1_sda_i,
  input wire  emio_spi0_m_i,
  input wire  emio_spi0_sclk_i,
  input wire  emio_spi0_s_i,
  input wire  emio_spi0_ss_i_n,
  input wire  emio_spi1_m_i,
  input wire  emio_spi1_sclk_i,
  input wire  emio_spi1_s_i,
  input wire  emio_spi1_ss_i_n,
  input wire  [2:0] emio_ttc0_clk_i,
  input wire  [2:0] emio_ttc1_clk_i,
  input wire  [2:0] emio_ttc2_clk_i,
  input wire  [2:0] emio_ttc3_clk_i,
//  input wire  emio_uart0_ctsn,
//  input wire  emio_uart0_dcdn,
//  input wire  emio_uart0_dsrn,
//  input wire  emio_uart0_rin,
//  input wire  emio_uart0_rx,
//  input wire  emio_uart1_ctsn,
//  input wire  emio_uart1_dcdn,
//  input wire  emio_uart1_dsrn,
//  input wire  emio_uart1_rin,
//  input wire  emio_uart1_rx,
//  input wire  emio_uart2_ctsn,
//  input wire  emio_uart2_dcdn,
//  input wire  emio_uart2_dsrn,
//  input wire  emio_uart2_rin,
//  input wire  emio_uart2_rx,
  input wire  emio_wdt0_clk_i,
  input wire  emio_wdt1_clk_i,
  input wire  fmiogem0fiforxclkfrompl,
  input wire  fmiogem0fifotxclkfrompl,
  input wire  fmio_gem0_signal_detect,
  input wire  fmio_gem1_fifo_rx_clk_from_pl,
  input wire  fmio_gem1_fifo_tx_clk_from_pl,
  input wire  fmio_gem1_signal_detect,
  input wire  fmio_gemtsuclkfrompl,
//  input wire  [63:0] fmio_gpio_in,
  input wire  fmioi2csclin,
  input wire  fmioi2csdain,
  input wire  [3:0] fmiosd0dlltestin,
  input wire  fmiosd0sdifcdnin,
  input wire  fmiosd0sdifcmdin,
  input wire  [7:0] fmiosd0sdifdatin,
  input wire  fmiosd0sdifwpin,
  input wire  [3:0] fmiosd1dlltestin,
  input wire  fmiosd1sdifcdnin,
  input wire  fmiosd1sdifcmdin,
  input wire  [7:0] fmiosd1sdifdatin,
  input wire  fmiosd1sdifwpin,
//  input wire  fmiosdio0rxclkin,
//  input wire  fmiosdio1rxclkin,
  input wire  [31:0] ftm_gpi,

  input wire  [63:0] if_noc_ps_cci_axi0_araddr,
  input wire  [1:0] if_noc_ps_cci_axi0_arburst,
  input wire  [3:0] if_noc_ps_cci_axi0_arcache,
  input wire  [7:0] if_noc_ps_cci_axi0_arlen,
  input wire  if_noc_ps_cci_axi0_arlock,
  input wire  [2:0] if_noc_ps_cci_axi0_arprot,
  input wire  [3:0] if_noc_ps_cci_axi0_arqos,
  input wire  [3:0] if_noc_ps_cci_axi0_arregion,
  input wire  [2:0] if_noc_ps_cci_axi0_arsize,
  input wire  [17:0] if_noc_ps_cci_axi0_aruser,
  input wire  if_noc_ps_cci_axi0_arvalid,
  input wire  [63:0] if_noc_ps_cci_axi0_awaddr,
  input wire  [1:0] if_noc_ps_cci_axi0_awburst,
  input wire  [3:0] if_noc_ps_cci_axi0_awcache,
  input wire  [7:0] if_noc_ps_cci_axi0_awlen,
  input wire  if_noc_ps_cci_axi0_awlock,
  input wire  [2:0] if_noc_ps_cci_axi0_awprot,
  input wire  [3:0] if_noc_ps_cci_axi0_awqos,
  input wire  [3:0] if_noc_ps_cci_axi0_awregion,
  input wire  [2:0] if_noc_ps_cci_axi0_awsize,
  input wire  [17:0] if_noc_ps_cci_axi0_awuser,
  input wire  if_noc_ps_cci_axi0_awvalid,
  input wire  if_noc_ps_cci_axi0_bready,
  input wire  if_noc_ps_cci_axi0_rready,
  input wire  [127:0] if_noc_ps_cci_axi0_wdata,
  input wire  if_noc_ps_cci_axi0_wlast,
  input wire  [15:0] if_noc_ps_cci_axi0_wstrb,
  input wire  [16:0] if_noc_ps_cci_axi0_wuser,
  input wire  if_noc_ps_cci_axi0_wvalid,
  input wire  [1:0] if_noc_ps_cci_axi0_arid,
  input wire  [1:0] if_noc_ps_cci_axi0_awid,
  input wire  [3:0] if_noc_ps_cci_axi0_wid,
  input wire  [1:0] if_noc_ps_cci_axi1_arid,
  input wire  [1:0] if_noc_ps_cci_axi1_awid,
  input wire  [3:0] if_noc_ps_cci_axi1_wid,

  input wire  [63:0] if_noc_ps_cci_axi1_araddr,
  input wire  [1:0] if_noc_ps_cci_axi1_arburst,
  input wire  [3:0] if_noc_ps_cci_axi1_arcache,
  input wire  [7:0] if_noc_ps_cci_axi1_arlen,
  input wire  if_noc_ps_cci_axi1_arlock,
  input wire  [2:0] if_noc_ps_cci_axi1_arprot,
  input wire  [3:0] if_noc_ps_cci_axi1_arqos,
  input wire  [3:0] if_noc_ps_cci_axi1_arregion,
  input wire  [2:0] if_noc_ps_cci_axi1_arsize,
  input wire  [17:0] if_noc_ps_cci_axi1_aruser,
  input wire  if_noc_ps_cci_axi1_arvalid,
  input wire  [63:0] if_noc_ps_cci_axi1_awaddr,
  input wire  [1:0] if_noc_ps_cci_axi1_awburst,
  input wire  [3:0] if_noc_ps_cci_axi1_awcache,
  input wire  [7:0] if_noc_ps_cci_axi1_awlen,
  input wire  if_noc_ps_cci_axi1_awlock,
  input wire  [2:0] if_noc_ps_cci_axi1_awprot,
  input wire  [3:0] if_noc_ps_cci_axi1_awqos,
  input wire  [3:0] if_noc_ps_cci_axi1_awregion,
  input wire  [2:0] if_noc_ps_cci_axi1_awsize,
  input wire  [17:0] if_noc_ps_cci_axi1_awuser,
  input wire  if_noc_ps_cci_axi1_awvalid,
  input wire  if_noc_ps_cci_axi1_bready,
  input wire  if_noc_ps_cci_axi1_rready,
  input wire  [127:0] if_noc_ps_cci_axi1_wdata,
  input wire  if_noc_ps_cci_axi1_wlast,
  input wire  [15:0] if_noc_ps_cci_axi1_wstrb,
  input wire  [16:0] if_noc_ps_cci_axi1_wuser,
  input wire  if_noc_ps_cci_axi1_wvalid,
  input wire  [63:0] if_noc_ps_nci_axi0_araddr,
  input wire  [1:0] if_noc_ps_nci_axi0_arburst,
  input wire  [3:0] if_noc_ps_nci_axi0_arcache,
  input wire  [1:0] if_noc_ps_nci_axi0_arid,
  input wire  [7:0] if_noc_ps_nci_axi0_arlen,
  input wire  if_noc_ps_nci_axi0_arlock,
  input wire  [2:0] if_noc_ps_nci_axi0_arprot,
  input wire  [3:0] if_noc_ps_nci_axi0_arqos,
  input wire  [3:0] if_noc_ps_nci_axi0_arregion,
  input wire  [2:0] if_noc_ps_nci_axi0_arsize,
  input wire  [17:0] if_noc_ps_nci_axi0_aruser,
  input wire  if_noc_ps_nci_axi0_arvalid,
  input wire  [63:0] if_noc_ps_nci_axi0_awaddr,
  input wire  [1:0] if_noc_ps_nci_axi0_awburst,
  input wire  [3:0] if_noc_ps_nci_axi0_awcache,
  input wire  [1:0] if_noc_ps_nci_axi0_awid,
  input wire  [7:0] if_noc_ps_nci_axi0_awlen,
  input wire  if_noc_ps_nci_axi0_awlock,
  input wire  [2:0] if_noc_ps_nci_axi0_awprot,
  input wire  [3:0] if_noc_ps_nci_axi0_awqos,
  input wire  [3:0] if_noc_ps_nci_axi0_awregion,
  input wire  [2:0] if_noc_ps_nci_axi0_awsize,
  input wire  [17:0] if_noc_ps_nci_axi0_awuser,
  input wire  if_noc_ps_nci_axi0_awvalid,
  input wire  if_noc_ps_nci_axi0_bready,
  input wire  if_noc_ps_nci_axi0_rready,
  input wire  [127:0] if_noc_ps_nci_axi0_wdata,
  input wire  [3:0] if_noc_ps_nci_axi0_wid,
  input wire  if_noc_ps_nci_axi0_wlast,
  input wire  [15:0] if_noc_ps_nci_axi0_wstrb,
  input wire  [16:0] if_noc_ps_nci_axi0_wuser,
  input wire  if_noc_ps_nci_axi0_wvalid,
  input wire  [63:0] if_noc_ps_nci_axi1_araddr,
  input wire  [1:0] if_noc_ps_nci_axi1_arburst,
  input wire  [3:0] if_noc_ps_nci_axi1_arcache,
  input wire  [1:0] if_noc_ps_nci_axi1_arid,
  input wire  [7:0] if_noc_ps_nci_axi1_arlen,
  input wire  if_noc_ps_nci_axi1_arlock,
  input wire  [2:0] if_noc_ps_nci_axi1_arprot,
  input wire  [3:0] if_noc_ps_nci_axi1_arqos,
  input wire  [3:0] if_noc_ps_nci_axi1_arregion,
  input wire  [2:0] if_noc_ps_nci_axi1_arsize,
  input wire  [17:0] if_noc_ps_nci_axi1_aruser,
  input wire  if_noc_ps_nci_axi1_arvalid,
  input wire  [63:0] if_noc_ps_nci_axi1_awaddr,
  input wire  [1:0] if_noc_ps_nci_axi1_awburst,
  input wire  [3:0] if_noc_ps_nci_axi1_awcache,
  input wire  [1:0] if_noc_ps_nci_axi1_awid,
  input wire  [7:0] if_noc_ps_nci_axi1_awlen,
  input wire  if_noc_ps_nci_axi1_awlock,
  input wire  [2:0] if_noc_ps_nci_axi1_awprot,
  input wire  [3:0] if_noc_ps_nci_axi1_awqos,
  input wire  [3:0] if_noc_ps_nci_axi1_awregion,
  input wire  [2:0] if_noc_ps_nci_axi1_awsize,
  input wire  [17:0] if_noc_ps_nci_axi1_awuser,
  input wire  if_noc_ps_nci_axi1_awvalid,
  input wire  if_noc_ps_nci_axi1_bready,
  input wire  if_noc_ps_nci_axi1_rready,
  input wire  [127:0] if_noc_ps_nci_axi1_wdata,
  input wire  if_noc_ps_nci_axi1_wlast,
  input wire  [15:0] if_noc_ps_nci_axi1_wstrb,
  input wire  [16:0] if_noc_ps_nci_axi1_wuser,
  input wire  [3:0] if_noc_ps_nci_axi1_wid,
  input wire  if_noc_ps_nci_axi1_wvalid,
  input wire  [63:0] if_noc_ps_pci_axi0_araddr,
  input wire  [1:0] if_noc_ps_pci_axi0_arburst,
  input wire  [3:0] if_noc_ps_pci_axi0_arcache,
  input wire  [1:0] if_noc_ps_pci_axi0_arid,
  input wire  [7:0] if_noc_ps_pci_axi0_arlen,
  input wire  if_noc_ps_pci_axi0_arlock,
  input wire  [2:0] if_noc_ps_pci_axi0_arprot,
  input wire  [3:0] if_noc_ps_pci_axi0_arqos,
  input wire  [3:0] if_noc_ps_pci_axi0_arregion,
  input wire  [2:0] if_noc_ps_pci_axi0_arsize,
  input wire  [17:0] if_noc_ps_pci_axi0_aruser,
  input wire  if_noc_ps_pci_axi0_arvalid,
  input wire  [63:0] if_noc_ps_pci_axi0_awaddr,
  input wire  [1:0] if_noc_ps_pci_axi0_awburst,
  input wire  [3:0] if_noc_ps_pci_axi0_awcache,
  input wire  [1:0] if_noc_ps_pci_axi0_awid,
  input wire  [7:0] if_noc_ps_pci_axi0_awlen,
  input wire  if_noc_ps_pci_axi0_awlock,
  input wire  [2:0] if_noc_ps_pci_axi0_awprot,
  input wire  [3:0] if_noc_ps_pci_axi0_awqos,
  input wire  [3:0] if_noc_ps_pci_axi0_awregion,
  input wire  [2:0] if_noc_ps_pci_axi0_awsize,
  input wire  [17:0] if_noc_ps_pci_axi0_awuser,
  input wire  if_noc_ps_pci_axi0_awvalid,
  input wire  if_noc_ps_pci_axi0_bready,
  input wire  if_noc_ps_pci_axi0_rready,
  input wire  [127:0] if_noc_ps_pci_axi0_wdata,
  input wire  [3:0] if_noc_ps_pci_axi0_wid,
  input wire  if_noc_ps_pci_axi0_wlast,
  input wire  [15:0] if_noc_ps_pci_axi0_wstrb,
  input wire  [16:0] if_noc_ps_pci_axi0_wuser,
  input wire  if_noc_ps_pci_axi0_wvalid,

  input wire  if_ps_noc_cci_axi0_arready,
  input wire  if_ps_noc_cci_axi0_awready,
  input wire  [15:0] if_ps_noc_cci_axi0_bid,
  input wire  [1:0] if_ps_noc_cci_axi0_bresp,
  input wire  [15:0] if_ps_noc_cci_axi0_buser,
  input wire  if_ps_noc_cci_axi0_bvalid,
  input wire  [127:0] if_ps_noc_cci_axi0_rdata,
  input wire  [15:0] if_ps_noc_cci_axi0_rid,
  input wire  if_ps_noc_cci_axi0_rlast,
  input wire  [1:0] if_ps_noc_cci_axi0_rresp,
  input wire  [16:0] if_ps_noc_cci_axi0_ruser,
  input wire  if_ps_noc_cci_axi0_rvalid,
  input wire  if_ps_noc_cci_axi0_wready,
  input wire  if_ps_noc_cci_axi1_arready,
  input wire  if_ps_noc_cci_axi1_awready,
  input wire  [15:0] if_ps_noc_cci_axi1_bid,
  input wire  [1:0] if_ps_noc_cci_axi1_bresp,
  input wire  [15:0] if_ps_noc_cci_axi1_buser,
  input wire  if_ps_noc_cci_axi1_bvalid,
  input wire  [127:0] if_ps_noc_cci_axi1_rdata,
  input wire  [15:0] if_ps_noc_cci_axi1_rid,
  input wire  if_ps_noc_cci_axi1_rlast,
  input wire  [1:0] if_ps_noc_cci_axi1_rresp,
  input wire  [16:0] if_ps_noc_cci_axi1_ruser,
  input wire  if_ps_noc_cci_axi1_rvalid,
  input wire  if_ps_noc_cci_axi1_wready,
  input wire  if_ps_noc_cci_axi2_arready,
  input wire  if_ps_noc_cci_axi2_awready,
  input wire  [15:0] if_ps_noc_cci_axi2_bid,
  input wire  [1:0] if_ps_noc_cci_axi2_bresp,
  input wire  [15:0] if_ps_noc_cci_axi2_buser,
  input wire  if_ps_noc_cci_axi2_bvalid,
  input wire  [127:0] if_ps_noc_cci_axi2_rdata,
  input wire  [15:0] if_ps_noc_cci_axi2_rid,
  input wire  if_ps_noc_cci_axi2_rlast,
  input wire  [1:0] if_ps_noc_cci_axi2_rresp,
  input wire  [16:0] if_ps_noc_cci_axi2_ruser,
  input wire  if_ps_noc_cci_axi2_rvalid,
  input wire  if_ps_noc_cci_axi2_wready,
  input wire  if_ps_noc_cci_axi3_arready,
  input wire  if_ps_noc_cci_axi3_awready,
  input wire  [15:0] if_ps_noc_cci_axi3_bid,
  input wire  [1:0] if_ps_noc_cci_axi3_bresp,
  input wire  [15:0] if_ps_noc_cci_axi3_buser,
  input wire  if_ps_noc_cci_axi3_bvalid,
  input wire  [127:0] if_ps_noc_cci_axi3_rdata,
  input wire  [15:0] if_ps_noc_cci_axi3_rid,
  input wire  if_ps_noc_cci_axi3_rlast,
  input wire  [1:0] if_ps_noc_cci_axi3_rresp,
  input wire  [16:0] if_ps_noc_cci_axi3_ruser,
  input wire  if_ps_noc_cci_axi3_rvalid,
  input wire  if_ps_noc_cci_axi3_wready,
  input wire  if_ps_noc_nci_axi0_arready,
  input wire  if_ps_noc_nci_axi0_awready,
  input wire  [15:0] if_ps_noc_nci_axi0_bid,
  input wire  [1:0] if_ps_noc_nci_axi0_bresp,
  input wire  [15:0] if_ps_noc_nci_axi0_buser,
  input wire  if_ps_noc_nci_axi0_bvalid,
  input wire  [127:0] if_ps_noc_nci_axi0_rdata,
  input wire  [15:0] if_ps_noc_nci_axi0_rid,
  input wire  if_ps_noc_nci_axi0_rlast,
  input wire  [1:0] if_ps_noc_nci_axi0_rresp,
  input wire  [16:0] if_ps_noc_nci_axi0_ruser,
  input wire  if_ps_noc_nci_axi0_rvalid,
  input wire  if_ps_noc_nci_axi0_wready,
  input wire  if_ps_noc_nci_axi1_arready,
  input wire  if_ps_noc_nci_axi1_awready,
  input wire  [15:0] if_ps_noc_nci_axi1_bid,
  input wire  [1:0] if_ps_noc_nci_axi1_bresp,
  input wire  [15:0] if_ps_noc_nci_axi1_buser,
  input wire  if_ps_noc_nci_axi1_bvalid,
  input wire  [127:0] if_ps_noc_nci_axi1_rdata,
  input wire  [15:0] if_ps_noc_nci_axi1_rid,
  input wire  if_ps_noc_nci_axi1_rlast,
  input wire  [1:0] if_ps_noc_nci_axi1_rresp,
  input wire  [16:0] if_ps_noc_nci_axi1_ruser,
  input wire  if_ps_noc_nci_axi1_rvalid,
  input wire  if_ps_noc_nci_axi1_wready,
  input wire  if_ps_noc_pci_axi0_arready,
  input wire  if_ps_noc_pci_axi0_awready,
  input wire  [15:0] if_ps_noc_pci_axi0_bid,
  input wire  [1:0] if_ps_noc_pci_axi0_bresp,
  input wire  [15:0] if_ps_noc_pci_axi0_buser,
  input wire  if_ps_noc_pci_axi0_bvalid,
  input wire  [127:0] if_ps_noc_pci_axi0_rdata,
  input wire  [15:0] if_ps_noc_pci_axi0_rid,
  input wire  if_ps_noc_pci_axi0_rlast,
  input wire  [1:0] if_ps_noc_pci_axi0_rresp,
  input wire  [16:0] if_ps_noc_pci_axi0_ruser,
  input wire  if_ps_noc_pci_axi0_rvalid,
  input wire  if_ps_noc_pci_axi0_wready,
  input wire  if_ps_noc_pci_axi1_arready,
  input wire  if_ps_noc_pci_axi1_awready,
  input wire  [15:0] if_ps_noc_pci_axi1_bid,
  input wire  [1:0] if_ps_noc_pci_axi1_bresp,
  input wire  [15:0] if_ps_noc_pci_axi1_buser,
  input wire  if_ps_noc_pci_axi1_bvalid,
  input wire  [127:0] if_ps_noc_pci_axi1_rdata,
  input wire  [15:0] if_ps_noc_pci_axi1_rid,
  input wire  if_ps_noc_pci_axi1_rlast,
  input wire  [1:0] if_ps_noc_pci_axi1_rresp,
  input wire  [16:0] if_ps_noc_pci_axi1_ruser,
  input wire  if_ps_noc_pci_axi1_rvalid,
  input wire  if_ps_noc_pci_axi1_wready,
  input wire  if_ps_noc_rpu_axi0_arready,
  input wire  if_ps_noc_rpu_axi0_awready,
  input wire  [15:0] if_ps_noc_rpu_axi0_bid,
  input wire  [1:0] if_ps_noc_rpu_axi0_bresp,
  input wire  [15:0] if_ps_noc_rpu_axi0_buser,
  input wire  if_ps_noc_rpu_axi0_bvalid,
  input wire  [127:0] if_ps_noc_rpu_axi0_rdata,
  input wire  [15:0] if_ps_noc_rpu_axi0_rid,
  input wire  if_ps_noc_rpu_axi0_rlast,
  input wire  [1:0] if_ps_noc_rpu_axi0_rresp,
  input wire  [16:0] if_ps_noc_rpu_axi0_ruser,
  input wire  if_ps_noc_rpu_axi0_rvalid,
  input wire  if_ps_noc_rpu_axi0_wready,
  input wire  m_axi_gp0_aclk,
  input wire  m_axi_gp0_arready,
  input wire  m_axi_gp0_awready,
  input wire  [15:0] m_axi_gp0_bid,
  input wire  [1:0] m_axi_gp0_bresp,
  input wire  m_axi_gp0_bvalid,
  input wire  [C_M_AXI_GP0_DATA_WIDTH-1:0] m_axi_gp0_rdata,
  input wire  [15:0] m_axi_gp0_rid,
  input wire  m_axi_gp0_rlast,
  input wire  [1:0] m_axi_gp0_rresp,
  input wire  m_axi_gp0_rvalid,
  input wire  m_axi_gp0_wready,
  input wire  m_axi_gp2_aclk,
  input wire  m_axi_gp2_arready,
  input wire  m_axi_gp2_awready,
  input wire  [15:0] m_axi_gp2_bid,
  input wire  [1:0] m_axi_gp2_bresp,
  input wire  m_axi_gp2_bvalid,
  input wire  [C_M_AXI_GP2_DATA_WIDTH-1:0] m_axi_gp2_rdata,
  input wire  [15:0] m_axi_gp2_rid,
  input wire  m_axi_gp2_rlast,
  input wire  [1:0] m_axi_gp2_rresp,
  input wire  m_axi_gp2_rvalid,
  input wire  m_axi_gp2_wready,
  input wire  nfiq0_lpd_rpu,
  input wire  nfiq1_lpd_rpu,
  input wire  nirq0_lpd_rpu,
  input wire  nirq1_lpd_rpu,
  input wire  [7:0] pl_2_adma_cvld,
  input wire  [7:0] pl_2_adma_tack,
  input wire  s_ace_fpd_aclk,
  input wire  pl_config_done,
  input wire  [3:0] pl_fpga_stop,
  input wire  [2:0] pll_aux_ref_clk_fpd,
  input wire  [1:0] pll_aux_ref_clk_lpd,
  input wire  pl_pmc_aux_ref_clk,
  input wire  [1:0] pl_ps_apu_gic_fiq,
  input wire  [1:0] pl_ps_apu_gic_irq,
  input wire  pl_ps_event_i,
  input wire   pl_ps_irq0,
  input wire   pl_ps_irq1,
  input wire   pl_ps_irq2,
  input wire   pl_ps_irq3,
  input wire   pl_ps_irq4,
  input wire   pl_ps_irq5,
  input wire   pl_ps_irq6,
  input wire   pl_ps_irq7,
  input wire   pl_ps_irq8,
  input wire   pl_ps_irq9,
  input wire   pl_ps_irq10,
  input wire   pl_ps_irq11,
  input wire   pl_ps_irq12,
  input wire   pl_ps_irq13,
  input wire   pl_ps_irq14,
  input wire   pl_ps_irq15,  
  input wire  pl_ps_trace_clk,

  input  wire pl_ps_trigack_0,
  input  wire pl_ps_trigack_1,
  input  wire pl_ps_trigack_2,
  input  wire pl_ps_trigack_3,

  input  wire pl_ps_trigger_0,
  input  wire pl_ps_trigger_1,
  input  wire pl_ps_trigger_2,
  input  wire pl_ps_trigger_3,

  output wire ps_pl_trigack_0,
  output wire ps_pl_trigack_1,
  output wire ps_pl_trigack_2,
  output wire ps_pl_trigack_3,

  output wire ps_pl_trigger_0,
  output wire ps_pl_trigger_1,
  output wire ps_pl_trigger_2,
  output wire ps_pl_trigger_3,


  input wire  [3:0] pl_ps_trigack,
  input wire  [3:0] pl_ps_trigger,
  input wire  [3:0] pmu_error_from_pl,
  input wire  rpu_event_i0,
  input wire  rpu_event_i1,
  input wire  s_ace_fpd_acready,
  input wire  [43:0] s_ace_fpd_araddr,
  input wire  [1:0] s_ace_fpd_arbar,
  input wire  [1:0] s_ace_fpd_arburst,
  input wire  [3:0] s_ace_fpd_arcache,
  input wire  [1:0] s_ace_fpd_ardomain,
  input wire  [5:0] s_ace_fpd_arid,
  input wire  [7:0] s_ace_fpd_arlen,
  input wire  s_ace_fpd_arlock,
  input wire  [2:0] s_ace_fpd_arprot,
  input wire  [3:0] s_ace_fpd_arqos,
  input wire  [3:0] s_ace_fpd_arregion,
  input wire  [2:0] s_ace_fpd_arsize,
  input wire  [3:0] s_ace_fpd_arsnoop,
  input wire  [15:0] s_ace_fpd_aruser,
  input wire  s_ace_fpd_arvalid,
  input wire  [43:0] s_ace_fpd_awaddr,
  input wire  [1:0] s_ace_fpd_awbar,
  input wire  [1:0] s_ace_fpd_awburst,
  input wire  [3:0] s_ace_fpd_awcache,
  input wire  [1:0] s_ace_fpd_awdomain,
  input wire  [5:0] s_ace_fpd_awid,
  input wire  [7:0] s_ace_fpd_awlen,
  input wire  s_ace_fpd_awlock,
  input wire  [2:0] s_ace_fpd_awprot,
  input wire  [3:0] s_ace_fpd_awqos,
  input wire  [3:0] s_ace_fpd_awregion,
  input wire  [2:0] s_ace_fpd_awsize,
  input wire  [2:0] s_ace_fpd_awsnoop,
  input wire  [15:0] s_ace_fpd_awuser,
  input wire  s_ace_fpd_awvalid,
  input wire  s_ace_fpd_bready,
  input wire  [127:0] s_ace_fpd_cddata,
  input wire  s_ace_fpd_cdlast,
  input wire  s_ace_fpd_cdvalid,
  input wire  [4:0] s_ace_fpd_crresp,
  input wire  s_ace_fpd_crvalid,
  input wire  s_ace_fpd_rack,
  input wire  s_ace_fpd_rready,
  input wire  s_ace_fpd_wack,
  input wire  [C_S_AXI_ACE_DATA_WIDTH-1:0] s_ace_fpd_wdata,
  input wire  s_ace_fpd_wlast,
  input wire  [((C_S_AXI_ACE_DATA_WIDTH/8)-1):0] s_ace_fpd_wstrb,
  input wire  s_ace_fpd_wuser,
  input wire  s_ace_fpd_wvalid,
  input wire  s_axi_acp_aclk,
  input wire  [43:0] s_axi_acp_araddr,
//  input wire  [1:0] s_axi_acp_arburst,
  input wire  [3:0] s_axi_acp_arcache,
  input wire  [4:0] s_axi_acp_arid,
  input wire  [7:0] s_axi_acp_arlen,
//  input wire  s_axi_acp_arlock,
  input wire  [2:0] s_axi_acp_arprot,
//  input wire  [3:0] s_axi_acp_arqos,
//  input wire  [2:0] s_axi_acp_arsize,
  input wire  [1:0] s_axi_acp_aruser,
  input wire  s_axi_acp_arvalid,
  input wire  [43:0] s_axi_acp_awaddr,
//  input wire  [1:0] s_axi_acp_awburst,
  input wire  [3:0] s_axi_acp_awcache,
  input wire  [4:0] s_axi_acp_awid,
  input wire  [7:0] s_axi_acp_awlen,
//  input wire  s_axi_acp_awlock,
  input wire  [2:0] s_axi_acp_awprot,
//  input wire  [3:0] s_axi_acp_awqos,
//  input wire  [2:0] s_axi_acp_awsize,
  input wire  [1:0] s_axi_acp_awuser,
  input wire  s_axi_acp_awvalid,
  input wire  s_axi_acp_bready,
  input wire  s_axi_acp_rready,
  input wire  [C_S_AXI_ACP_DATA_WIDTH-1:0] s_axi_acp_wdata,
  input wire  s_axi_acp_wlast,
  input wire  [((C_S_AXI_ACP_DATA_WIDTH/8)-1):0] s_axi_acp_wstrb,
  input wire  s_axi_acp_wvalid,

  input wire  [48:0] s_axi_gp0_araddr,
  input wire  [1:0] s_axi_gp0_arburst,
  input wire  [3:0] s_axi_gp0_arcache,
  input wire  [5:0] s_axi_gp0_arid,
  input wire  [7:0] s_axi_gp0_arlen,
  input wire  s_axi_gp0_arlock,
  input wire  [2:0] s_axi_gp0_arprot,
  input wire  [3:0] s_axi_gp0_arqos,
  input wire  [2:0] s_axi_gp0_arsize,
  input wire  [9:0] s_axi_gp0_aruser,
  input wire  s_axi_gp0_arvalid,
  input wire  [48:0] s_axi_gp0_awaddr,
  input wire  [1:0] s_axi_gp0_awburst,
  input wire  [3:0] s_axi_gp0_awcache,
  input wire  [5:0] s_axi_gp0_awid,
  input wire  [7:0] s_axi_gp0_awlen,
  input wire  s_axi_gp0_awlock,
  input wire  [2:0] s_axi_gp0_awprot,
  input wire  [3:0] s_axi_gp0_awqos,
  input wire  [2:0] s_axi_gp0_awsize,
  input wire  [9:0] s_axi_gp0_awuser,
  input wire  s_axi_gp0_awvalid,
  input wire  s_axi_gp0_bready,
  input wire  s_axi_gp0_rclk,
  input wire  s_axi_gp0_rready,
  input wire  s_axi_gp0_wclk,
  input wire  [C_S_AXI_GP0_DATA_WIDTH-1:0] s_axi_gp0_wdata,
  input wire  s_axi_gp0_wlast,
  input wire  [((C_S_AXI_GP0_DATA_WIDTH/8)-1):0] s_axi_gp0_wstrb,
  input wire  s_axi_gp0_wvalid,
  input wire  s_axi_gp0_aclk,


  input wire  [48:0] s_axi_gp2_araddr,
  input wire  [1:0] s_axi_gp2_arburst,
  input wire  [3:0] s_axi_gp2_arcache,
  input wire  [5:0] s_axi_gp2_arid,
  input wire  [7:0] s_axi_gp2_arlen,
  input wire  s_axi_gp2_arlock,
  input wire  [2:0] s_axi_gp2_arprot,
  input wire  [3:0] s_axi_gp2_arqos,
  input wire  [2:0] s_axi_gp2_arsize,
  input wire  [17:0] s_axi_gp2_aruser,
  input wire  s_axi_gp2_arvalid,
  input wire  [48:0] s_axi_gp2_awaddr,
  input wire  [1:0] s_axi_gp2_awburst,
  input wire  [3:0] s_axi_gp2_awcache,
  input wire  [5:0] s_axi_gp2_awid,
  input wire  [7:0] s_axi_gp2_awlen,
  input wire  s_axi_gp2_awlock,
  input wire  [2:0] s_axi_gp2_awprot,
  input wire  [3:0] s_axi_gp2_awqos,
  input wire  [2:0] s_axi_gp2_awsize,
  input wire  [17:0] s_axi_gp2_awuser,
  input wire  s_axi_gp2_awvalid,
  input wire  s_axi_gp2_bready,
  input wire  s_axi_gp2_rclk,
  input wire  s_axi_gp2_rready,
  input wire  s_axi_gp2_wclk,
  input wire  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_axi_gp2_wdata,
  input wire  s_axi_gp2_wlast,
  input wire  [((C_S_AXI_GP2_DATA_WIDTH/8)-1):0] s_axi_gp2_wstrb,
  input wire  s_axi_gp2_wvalid,
  input wire  s_axi_gp2_aclk,


  output wire  s_ace_lite_gp2_arready,
  output wire  s_ace_lite_gp2_awready,
  output wire  [5:0] s_ace_lite_gp2_bid,
  output wire  [1:0] s_ace_lite_gp2_bresp,
  output wire  s_ace_lite_gp2_bvalid,
  output wire  [3:0] s_ace_lite_gp2_racount,
  output wire  [7:0] s_ace_lite_gp2_rcount,
  output wire  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_ace_lite_gp2_rdata,
  output wire  [5:0] s_ace_lite_gp2_rid,
  output wire  s_ace_lite_gp2_rlast,
  output wire  [1:0] s_ace_lite_gp2_rresp,
  output wire  s_ace_lite_gp2_rvalid,
  output wire  [3:0] s_ace_lite_gp2_wacount,
  output wire  [7:0] s_ace_lite_gp2_wcount,
  output wire  s_ace_lite_gp2_wready,



  input wire  [48:0] s_ace_lite_gp2_araddr,
  input wire  [1:0] s_ace_lite_gp2_arburst,
  input wire  [3:0] s_ace_lite_gp2_arcache,
  input wire  [5:0] s_ace_lite_gp2_arid,
  input wire  [7:0] s_ace_lite_gp2_arlen,
  input wire  s_ace_lite_gp2_arlock,
  input wire  [2:0] s_ace_lite_gp2_arprot,
  input wire  [3:0] s_ace_lite_gp2_arqos,
  input wire  [2:0] s_ace_lite_gp2_arsize,
  input wire  [17:0] s_ace_lite_gp2_aruser,
  input wire  s_ace_lite_gp2_arvalid,
  input wire  [48:0] s_ace_lite_gp2_awaddr,
  input wire  [1:0] s_ace_lite_gp2_awburst,
  input wire  [3:0] s_ace_lite_gp2_awcache,
  input wire  [5:0] s_ace_lite_gp2_awid,
  input wire  [7:0] s_ace_lite_gp2_awlen,
  input wire  s_ace_lite_gp2_awlock,
  input wire  [2:0] s_ace_lite_gp2_awprot,
  input wire  [3:0] s_ace_lite_gp2_awqos,
  input wire  [2:0] s_ace_lite_gp2_awsize,
  input wire  [17:0] s_ace_lite_gp2_awuser,
  input wire  s_ace_lite_gp2_awvalid,
  input wire  s_ace_lite_gp2_bready,
  input wire  s_ace_lite_gp2_rclk,
  input wire  s_ace_lite_gp2_rready,
  input wire  s_ace_lite_gp2_wclk,
  input wire  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_ace_lite_gp2_wdata,
  input wire  s_ace_lite_gp2_wlast,
  input wire  [((C_S_AXI_GP2_DATA_WIDTH/8)-1):0] s_ace_lite_gp2_wstrb,
  input wire  s_ace_lite_gp2_wvalid,
  input wire  s_ace_lite_gp2_aclk,
  input wire [1:0] s_ace_lite_gp2_ardomain,
  input wire [3:0] s_ace_lite_gp2_arsnoop,
  input wire [9:0] s_ace_lite_gp2_smid,
  input wire [1:0] s_ace_lite_gp2_awdomain,
  input wire [2:0 ] s_ace_lite_gp2_awsnoop,
  input wire  [48:0] s_axi_gp4_araddr,
  input wire  [1:0] s_axi_gp4_arburst,
  input wire  [3:0] s_axi_gp4_arcache,
  input wire  [5:0] s_axi_gp4_arid,
  input wire  [7:0] s_axi_gp4_arlen,
  input wire  s_axi_gp4_arlock,
  input wire  [2:0] s_axi_gp4_arprot,
  input wire  [3:0] s_axi_gp4_arqos,
  input wire  [2:0] s_axi_gp4_arsize,
  input wire  [10:0] s_axi_gp4_aruser,
  input wire  s_axi_gp4_arvalid,
  input wire  [48:0] s_axi_gp4_awaddr,
  input wire  [1:0] s_axi_gp4_awburst,
  input wire  [3:0] s_axi_gp4_awcache,
  input wire  [5:0] s_axi_gp4_awid,
  input wire  [7:0] s_axi_gp4_awlen,
  input wire  s_axi_gp4_awlock,
  input wire  [2:0] s_axi_gp4_awprot,
  input wire  [3:0] s_axi_gp4_awqos,
  input wire  [2:0] s_axi_gp4_awsize,
  input wire  [10:0] s_axi_gp4_awuser,
  input wire  s_axi_gp4_awvalid,
  input wire  s_axi_gp4_bready,
  input wire  s_axi_gp4_rclk,
  input wire  s_axi_gp4_rready,
  input wire  s_axi_gp4_wclk,
  input wire  [C_S_AXI_GP4_DATA_WIDTH-1:0] s_axi_gp4_wdata,
  input wire  s_axi_gp4_wlast,
  input wire  [((C_S_AXI_GP4_DATA_WIDTH/8)-1):0] s_axi_gp4_wstrb,
  input wire  s_axi_gp4_wvalid,
  input wire  s_axi_gp4_aclk,
//PMC_NOC ports below

  output [63:0] if_pmc_noc_axi0_araddr,
  output [1:0] if_pmc_noc_axi0_arburst,
  output [3:0] if_pmc_noc_axi0_arcache,
  output [15:0] if_pmc_noc_axi0_arid,
  output [7:0] if_pmc_noc_axi0_arlen,
  output [0:0] if_pmc_noc_axi0_arlock,
  output [2:0] if_pmc_noc_axi0_arprot,
  output [3:0] if_pmc_noc_axi0_arqos,
  output [3:0] if_pmc_noc_axi0_arregion,
  output [2:0] if_pmc_noc_axi0_arsize,
  output [17:0] if_pmc_noc_axi0_aruser,
  output if_pmc_noc_axi0_arvalid,
  output [63:0] if_pmc_noc_axi0_awaddr,
  output [1:0] if_pmc_noc_axi0_awburst,
  output [3:0] if_pmc_noc_axi0_awcache,
  output [15:0] if_pmc_noc_axi0_awid,
  output [7:0] if_pmc_noc_axi0_awlen,
  output [0:0] if_pmc_noc_axi0_awlock,
  output [2:0] if_pmc_noc_axi0_awprot,
  output [3:0] if_pmc_noc_axi0_awqos,
  output [3:0] if_pmc_noc_axi0_awregion,
  output [2:0] if_pmc_noc_axi0_awsize,
  output [17:0] if_pmc_noc_axi0_awuser,
  output if_pmc_noc_axi0_awvalid,
  output if_pmc_noc_axi0_bready,
  output if_pmc_noc_axi0_rready,
  output [127:0] if_pmc_noc_axi0_wdata,
  output [15:0] if_pmc_noc_axi0_wid,
  output [0:0] if_pmc_noc_axi0_wlast,
  output [15:0] if_pmc_noc_axi0_wstrb,
  output [16:0] if_pmc_noc_axi0_wuser,
  output if_pmc_noc_axi0_wvalid,
  output ps_pmc_noc_axi0_clk,
  input if_pmc_noc_axi0_arready,
  input if_pmc_noc_axi0_awready,
  input [15:0] if_pmc_noc_axi0_bid,
  input [1:0] if_pmc_noc_axi0_bresp,
  input [15:0] if_pmc_noc_axi0_buser,
  input if_pmc_noc_axi0_bvalid,
  input [127:0] if_pmc_noc_axi0_rdata,
  input [15:0] if_pmc_noc_axi0_rid,
  input [0:0] if_pmc_noc_axi0_rlast,
  input [1:0] if_pmc_noc_axi0_rresp,
  input [16:0] if_pmc_noc_axi0_ruser,
  input if_pmc_noc_axi0_rvalid,
  input if_pmc_noc_axi0_wready,
// PMC_NOC ports above
//NOC_pmc ports below
  output        if_noc_pmc_axi0_arready,
  output        if_noc_pmc_axi0_awready,
  output [1:0]  if_noc_pmc_axi0_bid,
  output [1:0]  if_noc_pmc_axi0_bresp,
  output [15:0] if_noc_pmc_axi0_buser,
  output        if_noc_pmc_axi0_bvalid,
  output [127:0] if_noc_pmc_axi0_rdata,
  output [1:0] if_noc_pmc_axi0_rid,
  output [0:0] if_noc_pmc_axi0_rlast,
  output [1:0] if_noc_pmc_axi0_rresp,
  output [16:0] if_noc_pmc_axi0_ruser,
  output if_noc_pmc_axi0_rvalid,
  output if_noc_pmc_axi0_wready,
  output ps_noc_pmc_axi0_clk,
  input [63:0] if_noc_pmc_axi0_araddr,
  input [1:0] if_noc_pmc_axi0_arburst,
  input [3:0] if_noc_pmc_axi0_arcache,
  input [1:0] if_noc_pmc_axi0_arid,
  input [7:0] if_noc_pmc_axi0_arlen,
  input [0:0] if_noc_pmc_axi0_arlock,
  input [2:0] if_noc_pmc_axi0_arprot,
  input [3:0] if_noc_pmc_axi0_arqos,
  input [3:0] if_noc_pmc_axi0_arregion,
  input [2:0] if_noc_pmc_axi0_arsize,
  input [17:0] if_noc_pmc_axi0_aruser,
  input if_noc_pmc_axi0_arvalid,
  input [63:0] if_noc_pmc_axi0_awaddr,
  input [1:0] if_noc_pmc_axi0_awburst,
  input [3:0] if_noc_pmc_axi0_awcache,
  input [1:0] if_noc_pmc_axi0_awid,
  input [7:0] if_noc_pmc_axi0_awlen,
  input [0:0] if_noc_pmc_axi0_awlock,
  input [2:0] if_noc_pmc_axi0_awprot,
  input [3:0] if_noc_pmc_axi0_awqos,
  input [3:0] if_noc_pmc_axi0_awregion,
  input [2:0] if_noc_pmc_axi0_awsize,
  input [17:0] if_noc_pmc_axi0_awuser,
  input if_noc_pmc_axi0_awvalid,
  input if_noc_pmc_axi0_bready,
  input if_noc_pmc_axi0_rready,
  input [127:0] if_noc_pmc_axi0_wdata,
  input [15:0] if_noc_pmc_axi0_wid,
  input [0:0] if_noc_pmc_axi0_wlast,
  input [15:0] if_noc_pmc_axi0_wstrb,
  input [16:0] if_noc_pmc_axi0_wuser,
  input if_noc_pmc_axi0_wvalid,
//NOC_PMC ports above
  input wire  [59:0] stm_event,

//BSCAN0 ports 
  output  usr_capture0,
  output  usr_drck0,
  output  usr_reset0,
  output  usr_runtest0,
  output  usr_sel0,
  output  usr_shift0,
  output  usr_tck0,
  output  usr_tdi0,
  output  usr_tms0,
  output  usr_update0,
  input   usr_tdo0,


//BSCAN1 ports 
  output  usr_capture1,
  output  usr_drck1,
  output  usr_reset1,
  output  usr_runtest1,
  output  usr_sel1,
  output  usr_shift1,
  output  usr_tck1,
  output  usr_tdi1,
  output  usr_tms1,
  output  usr_update1,
  input   usr_tdo1,

//BSCAN2 ports 
  output  usr_capture2,
  output  usr_drck2,
  output  usr_reset2,
  output  usr_runtest2,
  output  usr_sel2,
  output  usr_shift2,
  output  usr_tck2,
  output  usr_tdi2,
  output  usr_tms2,
  output  usr_update2,
  input   usr_tdo2,

//BSCAN3 ports 
  output  usr_capture3,
  output  usr_drck3,
  output  usr_reset3,
  output  usr_runtest3,
  output  usr_sel3,
  output  usr_shift3,
  output  usr_tck3,
  output  usr_tdi3,
  output  usr_tms3,
  output  usr_update3,
  input   usr_tdo3,
  output  [63:0] pl_hsdp_egress_tdata,
  output  [7:0]  pl_hsdp_egress_tkeep,
  output         pl_hsdp_egress_tlast,
  output  [11:0] pl_hsdp_egress_tuser,
  output         pl_hsdp_egress_tvalid,
  output         pl_hsdp_ingress_tready,
  input      pl_hsdp_clk,
  input      pl_hsdp_egress_tready,
  input   [63:0]   pl_hsdp_ingress_tdata,
  input   [7:0]   pl_hsdp_ingress_tkeep,
  input      pl_hsdp_ingress_tlast,
  input      pl_hsdp_ingress_tvalid,
  output wire pl_resetn0,
  output wire pl_resetn1,
  output wire pl_resetn2,
  output wire pl_resetn3,
  input wire  [C_SPP_PSPMC_FROM_CORE_WIDTH-1:0] ps_pmc_from_core,
  output wire [C_SPP_PSPMC_TO_CORE_WIDTH-1:0] ps_pmc_to_core,
  output [127:0] dbg0,
  output [15:0]  dbg0_ext,
  output [127:0] dbg1,
  output [15:0]  dbg1_ext,
  output [127:0] dbg2,
  output [15:0]  dbg2_ext,
  output [127:0] dbg3,
  output [15:0]  dbg3_ext,
  output [127:0] dbg4,
  output [15:0]  dbg4_ext,
  input  [31:0]  dbg_sel,
//SMMU ports

  input wire      pssmmu_pl_arready,
  input wire      pssmmu_pl_awready,
  input wire      pssmmu_pl_bready,
  input wire      pssmmu_pl_rready,
  output wire   [47:0]   pssmmu_pl_araddr,
  output wire   [3:0]   pssmmu_pl_arcache,
  output wire   [7:0]   pssmmu_pl_arid,
  output wire      pssmmu_pl_arvalid,
  output wire   [47:0]   pssmmu_pl_awaddr,
  output wire   [3:0]   pssmmu_pl_awcache,
  output wire   [7:0]   pssmmu_pl_awid,
  output wire      pssmmu_pl_awvalid,
  output wire   [7:0]   pssmmu_pl_bid,
  output wire   [1:0]   pssmmu_pl_bresp,
  output wire      pssmmu_pl_bvalid,
  output wire      pssmmu_pl_rerr,
  output wire   [7:0]   pssmmu_pl_rid,
  output wire      pssmmu_pl_rns,
  output wire   [1:0]   pssmmu_pl_rresp,
  output wire      pssmmu_pl_rvalid,
  output wire      pssmmu_pl_werr,
  output wire      pssmmu_pl_wns,
  
  output wire      pl_pssmmu_arready,
  output wire      pl_pssmmu_awready,
  output wire      pl_pssmmu_comprdready,
  output wire      pl_pssmmu_compwrready,
  input wire   [48:0]   pl_pssmmu_araddr,
  input wire   [3:0]   pl_pssmmu_arcache,
  input wire   [7:0]   pl_pssmmu_arid,
  input wire      pl_pssmmu_arvalid,
  input wire   [48:0]   pl_pssmmu_awaddr,
  input wire   [3:0]   pl_pssmmu_awcache,
  input wire   [7:0]   pl_pssmmu_awid,
  input wire      pl_pssmmu_awvalid,
  input wire      pl_pssmmu_clock,
  input wire   [7:0]   pl_pssmmu_comprdid,
  input wire      pl_pssmmu_comprdval,
  input wire   [7:0]   pl_pssmmu_compwrid,
  input wire      pl_pssmmu_compwrval,
  input wire      pl_pssmmu_rns,
  input wire   [9:0]   pl_pssmmu_rsmid,
  input wire      pl_pssmmu_wns,
  input wire   [9:0]   pl_pssmmu_wsmid,
  output      mjtag_tdo,
  input      mjtag_tck,
  input      mjtag_tdi,
  input      mjtag_tms,




// CPM ports
output      cpmdpllpcie0userclk,
output      cpmdpllpcie1userclk,
output      ifextplpcie0cfghpocfgccixedrdataratechangereq,
output   [1:0]   ifextplpcie0cfghpocfgcurrentspeed,
output      ifextplpcie0cfghpocfgedrenable,
output      ifextplpcie0cfghpocfgerrcorout,
output      ifextplpcie0cfghpocfgerrfatalout,
output      ifextplpcie0cfghpocfgerrnonfatalout,
output   [7:0]   ifextplpcie0cfghpocfgextfunctionnumber,
output      ifextplpcie0cfghpocfgextreadreceived,
output   [9:0]   ifextplpcie0cfghpocfgextregisternumber,
output   [3:0]   ifextplpcie0cfghpocfgextwritebyteenable,
output   [31:0]   ifextplpcie0cfghpocfgextwritedata,
output      ifextplpcie0cfghpocfgextwritereceived,
output   [11:0]   ifextplpcie0cfghpocfgfcnpd,
output   [1:0]   ifextplpcie0cfghpocfgfcnpdscale,
output   [7:0]   ifextplpcie0cfghpocfgfcnph,
output   [1:0]   ifextplpcie0cfghpocfgfcnphscale,
output   [11:0]   ifextplpcie0cfghpocfgfcpd,
output   [1:0]   ifextplpcie0cfghpocfgfcpdscale,
output   [7:0]   ifextplpcie0cfghpocfgfcph,
output   [1:0]   ifextplpcie0cfghpocfgfcphscale,
output      ifextplpcie0cfghpocfghotresetout,
output      ifextplpcie0cfghpocfginterruptsent,
output   [1:0]   ifextplpcie0cfghpocfglinkpowerstate,
output   [4:0]   ifextplpcie0cfghpocfglocalerrorout,
output      ifextplpcie0cfghpocfglocalerrorvalid,
output   [5:0]   ifextplpcie0cfghpocfgltssmstate,
output   [31:0]   ifextplpcie0cfghpocfgmgmtreaddata,
output      ifextplpcie0cfghpocfgmgmtreadwritedone,
output   [2:0]   ifextplpcie0cfghpocfgnegotiatedwidth,
output   [3:0]   ifextplpcie0cfghpocfgpasidenable,
output   [3:0]   ifextplpcie0cfghpocfgpasidexecpermissionenable,
output   [3:0]   ifextplpcie0cfghpocfgpasidprivilmodeenable,
output      ifextplpcie0cfghpocfgphylinkdown,
output   [1:0]   ifextplpcie0cfghpocfgphylinkstatus,
output      ifextplpcie0cfghpocfgplstatuschange,
output      ifextplpcie0cfghpocfgpowerstatechangeinterrupt,
output   [1:0]   ifextplpcie0cfghpocfgrxpmstate,
output   [1:0]   ifextplpcie0cfghpocfgtxpmstate,
output   [3:0]   ifextplpcie0cfglpocfg10btagrequesterenable,
output   [3:0]   ifextplpcie0cfglpocfgatomicrequesterenable,
output      ifextplpcie0cfglpocfgexttagenable,
output   [11:0]   ifextplpcie0cfglpocfgfccpld,
output   [1:0]   ifextplpcie0cfglpocfgfccpldscale,
output   [7:0]   ifextplpcie0cfglpocfgfccplh,
output   [1:0]   ifextplpcie0cfglpocfgfccplhscale,
output   [3:0]   ifextplpcie0cfglpocfgflrinprocess,
output   [11:0]   ifextplpcie0cfglpocfgfunctionpowerstate,
output   [15:0]   ifextplpcie0cfglpocfgfunctionstatus,
output   [31:0]   ifextplpcie0cfglpocfginterruptmsidata,
output   [3:0]   ifextplpcie0cfglpocfginterruptmsienable,
output      ifextplpcie0cfglpocfginterruptmsifail,
output      ifextplpcie0cfglpocfginterruptmsimaskupdate,
output   [11:0]   ifextplpcie0cfglpocfginterruptmsimmenable,
output      ifextplpcie0cfglpocfginterruptmsisent,
output   [3:0]   ifextplpcie0cfglpocfginterruptmsixenable,
output   [3:0]   ifextplpcie0cfglpocfginterruptmsixmask,
output      ifextplpcie0cfglpocfginterruptmsixvecpendingstatus,
output   [1:0]   ifextplpcie0cfglpocfgmaxpayload,
output   [2:0]   ifextplpcie0cfglpocfgmaxreadreq,
output      ifextplpcie0cfglpocfgmsgreceived,
output   [7:0]   ifextplpcie0cfglpocfgmsgreceiveddata,
output   [4:0]   ifextplpcie0cfglpocfgmsgreceivedtype,
output      ifextplpcie0cfglpocfgmsgtransmitdone,
output   [3:0]   ifextplpcie0cfglpocfgrcbstatus,
output   [3:0]   ifextplpcie0cfglpocfgtphrequesterenable,
output   [11:0]   ifextplpcie0cfglpocfgtphstmode,
output      ifextplpcie0cfglpocfgvc1enable,
output      ifextplpcie0cfglpocfgvc1negotiationpending,
output      ifcpmplisrcorrevent,
output      ifcpmplisrmiscevent,
output      ifcpmplisruncorrevent,
output      ifcpmpciea1cfglpocfgmsgtransmitdone,

output reg  [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]   ifpcie0plrcaxisaxisrctdata,
output reg  [15:0]   ifpcie0plrcaxisaxisrctkeep,
output reg  [136:0]   ifpcie0plrcaxisaxisrctuser,
output reg           ifpcie0plrcaxisaxisrctlast,
output reg           ifpcie0plrcaxisaxisrctvalid,
input             ifpcie0plrcaxisaxisrctready,
input             ifpcie0plrcaxisaxisrccredit,


output reg   [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]   ifpcie0plcqaxisaxiscqtdata,
output reg  [15:0]   ifpcie0plcqaxisaxiscqtkeep,
output reg  [80:0]   ifpcie0plcqaxisaxiscqtuser,
output reg           ifpcie0plcqaxisaxiscqtlast,
output reg           ifpcie0plcqaxisaxiscqtvalid,
input             ifpcie0plcqaxisaxiscqtready,
input             ifpcie0plcqaxisaxiscqcredit,

output reg  [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]   ifpcie1plrcaxisaxisrctdata,
output reg  [15:0]   ifpcie1plrcaxisaxisrctkeep,
output reg  [136:0]   ifpcie1plrcaxisaxisrctuser,
output reg           ifpcie1plrcaxisaxisrctlast,
output reg           ifpcie1plrcaxisaxisrctvalid,
input             ifpcie1plrcaxisaxisrctready,
input             ifpcie1plrcaxisaxisrccredit,

output reg  [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]   ifpcie1plcqaxisaxiscqtdata,
output reg  [15:0]   ifpcie1plcqaxisaxiscqtkeep,
output reg  [80:0]   ifpcie1plcqaxisaxiscqtuser,
output reg           ifpcie1plcqaxisaxiscqtlast,
output reg           ifpcie1plcqaxisaxiscqtvalid,
input             ifpcie1plcqaxisaxiscqtready,
input             ifpcie1plcqaxisaxiscqcredit,

input   [C_CPM_PCIE0_AXISTEN_IF_WIDTH-1:0]   ifpcie0plaxisc2htdata,  
input   [15:0]   ifpcie0plaxisc2htkeep,
input   [136:0]   ifpcie0plaxisc2htuser,  
input            ifpcie0plaxisc2htlast,
input            ifpcie0plaxisc2htvalid,
output reg            ifpcie0plaxisc2htready,

output reg  [511:0]   ifpcie0plaxish2ctdata,
output reg  [15:0]   ifpcie0plaxish2ctkeep,
output reg  [80:0]   ifpcie0plaxish2ctuser,
output reg           ifpcie0plaxish2ctlast,
output reg           ifpcie0plaxish2ctvalid,
input             ifpcie0plaxish2ctready,

output      ifextplpcie1cfghpocfgccixedrdataratechangereq,
output   [1:0]   ifextplpcie1cfghpocfgcurrentspeed,
output      ifextplpcie1cfghpocfgedrenable,
output      ifextplpcie1cfghpocfgerrcorout,
output      ifextplpcie1cfghpocfgerrfatalout,
output      ifextplpcie1cfghpocfgerrnonfatalout,
output   [7:0]   ifextplpcie1cfghpocfgextfunctionnumber,
output      ifextplpcie1cfghpocfgextreadreceived,
output   [9:0]   ifextplpcie1cfghpocfgextregisternumber,
output   [3:0]   ifextplpcie1cfghpocfgextwritebyteenable,
output   [31:0]   ifextplpcie1cfghpocfgextwritedata,
output      ifextplpcie1cfghpocfgextwritereceived,
output   [11:0]   ifextplpcie1cfghpocfgfcnpd,
output   [1:0]   ifextplpcie1cfghpocfgfcnpdscale,
output   [7:0]   ifextplpcie1cfghpocfgfcnph,
output   [1:0]   ifextplpcie1cfghpocfgfcnphscale,
output   [11:0]   ifextplpcie1cfghpocfgfcpd,
output   [1:0]   ifextplpcie1cfghpocfgfcpdscale,
output   [7:0]   ifextplpcie1cfghpocfgfcph,
output   [1:0]   ifextplpcie1cfghpocfgfcphscale,
output      ifextplpcie1cfghpocfghotresetout,
output      ifextplpcie1cfghpocfginterruptsent,
output   [1:0]   ifextplpcie1cfghpocfglinkpowerstate,
output   [4:0]   ifextplpcie1cfghpocfglocalerrorout,
output      ifextplpcie1cfghpocfglocalerrorvalid,
output   [5:0]   ifextplpcie1cfghpocfgltssmstate,
output   [31:0]   ifextplpcie1cfghpocfgmgmtreaddata,
output      ifextplpcie1cfghpocfgmgmtreadwritedone,
output   [2:0]   ifextplpcie1cfghpocfgnegotiatedwidth,
output   [3:0]   ifextplpcie1cfghpocfgpasidenable,
output   [3:0]   ifextplpcie1cfghpocfgpasidexecpermissionenable,
output   [3:0]   ifextplpcie1cfghpocfgpasidprivilmodeenable,
output      ifextplpcie1cfghpocfgphylinkdown,
output   [1:0]   ifextplpcie1cfghpocfgphylinkstatus,
output      ifextplpcie1cfghpocfgplstatuschange,
output      ifextplpcie1cfghpocfgpowerstatechangeinterrupt,
output   [1:0]   ifextplpcie1cfghpocfgrxpmstate,
output   [1:0]   ifextplpcie1cfghpocfgtxpmstate,

output   [3:0]   ifpcie0plccaxisaxiscctready,
output   [3:0]   ifpcie0plrqaxisaxisrqtready,
output   [3:0]   ifpcie1plccaxisaxiscctready,
output   [3:0]   ifpcie1plrqaxisaxisrqtready,
output   [50:0]   ifplcpmp0chicrspflit,
output      ifplcpmp0chicrspflitpend,
output      ifplcpmp0chicrspflitv,
output      ifplcpmp0chimlinkactiveack,
output   [704:0]   ifplcpmp0chirdatflit,
output      ifplcpmp0chirdatflitpend,
output      ifplcpmp0chirdatflitv,
output      ifplcpmp0chireqlcrdv,
output      ifplcpmp0chislinkactivereq,
output   [87:0]   ifplcpmp0chisnpflit,
output      ifplcpmp0chisnpflitpend,
output      ifplcpmp0chisnpflitv,
output      ifplcpmp0chisrsplcrdv,
output      ifplcpmp0chissactive,
output      ifplcpmp0chisyscoack,
output      ifplcpmp0chiwdatlcrdv,
output   [50:0]   ifplcpmp1chicrspflit,
output      ifplcpmp1chicrspflitpend,
output      ifplcpmp1chicrspflitv,
output      ifplcpmp1chimlinkactiveack,
output   [704:0]   ifplcpmp1chirdatflit,
output      ifplcpmp1chirdatflitpend,
output      ifplcpmp1chirdatflitv,
output      ifplcpmp1chireqlcrdv,
output      ifplcpmp1chislinkactivereq,
output   [87:0]   ifplcpmp1chisnpflit,
output      ifplcpmp1chisnpflitpend,
output      ifplcpmp1chisnpflitv,
output      ifplcpmp1chisrsplcrdv,
output      ifplcpmp1chissactive,
output      ifplcpmp1chisyscoack,
output      ifplcpmp1chiwdatlcrdv,
output   [5:0]   ifplextpcie0axipciecqnpreqcount,
output   [5:0]   ifplextpcie0axipcierqseqnum0,
output   [5:0]   ifplextpcie0axipcierqseqnum1,
output      ifplextpcie0axipcierqseqnumvld0,
output      ifplextpcie0axipcierqseqnumvld1,
output   [9:0]   ifplextpcie0axipcierqtag0,
output   [9:0]   ifplextpcie0axipcierqtag1,
output   [3:0]   ifplextpcie0axipcierqtagav,
output      ifplextpcie0axipcierqtagvld0,
output      ifplextpcie0axipcierqtagvld1,
output   [3:0]   ifplextpcie0axipcietfcnpdav,
output   [3:0]   ifplextpcie0axipcietfcnphav,
output   [5:0]   ifplextpcie1axipciecqnpreqcount,
output   [5:0]   ifplextpcie1axipcierqseqnum0,
output   [5:0]   ifplextpcie1axipcierqseqnum1,
output      ifplextpcie1axipcierqseqnumvld0,
output      ifplextpcie1axipcierqseqnumvld1,
output   [9:0]   ifplextpcie1axipcierqtag0,
output   [9:0]   ifplextpcie1axipcierqtag1,
output   [3:0]   ifplextpcie1axipcierqtagav,
output      ifplextpcie1axipcierqtagvld0,
output      ifplextpcie1axipcierqtagvld1,
output   [3:0]   ifplextpcie1axipcietfcnpdav,
output   [3:0]   ifplextpcie1axipcietfcnphav,
input      ifcpmpciea0cfghpicfgccixedrdataratechangeack,
input      ifcpmpciea0cfghpicfgerrcorin,
input      ifcpmpciea0cfghpicfgerruncorin,
input   [31:0]   ifcpmpciea0cfghpicfgextreaddata,
input      ifcpmpciea0cfghpicfgextreaddatavalid,
input   [2:0]   ifcpmpciea0cfghpicfgfcsel,
input      ifcpmpciea0cfghpicfgfcvcsel,
input   [3:0]   ifcpmpciea0cfghpicfgflrdone,
input      ifcpmpciea0cfghpicfghotresetin,
input   [3:0]   ifcpmpciea0cfghpicfginterruptint,
input   [2:0]   ifcpmpciea0cfghpicfginterruptmsiattr,
input   [7:0]   ifcpmpciea0cfghpicfginterruptmsifunctionnumber,
input   [31:0]   ifcpmpciea0cfghpicfginterruptmsiint,
input   [31:0]   ifcpmpciea0cfghpicfginterruptmsipendingstatus,
input      ifcpmpciea0cfghpicfginterruptmsipendingstatusdataenable,
input   [1:0]   ifcpmpciea0cfghpicfginterruptmsipendingstatusfunctionnum,
input   [1:0]   ifcpmpciea0cfghpicfginterruptmsiselect,
input      ifcpmpciea0cfghpicfginterruptmsitphpresent,
input   [7:0]   ifcpmpciea0cfghpicfginterruptmsitphsttag,
input   [1:0]   ifcpmpciea0cfghpicfginterruptmsitphtype,
input   [63:0]   ifcpmpciea0cfghpicfginterruptmsixaddress,
input   [31:0]   ifcpmpciea0cfghpicfginterruptmsixdata,
input      ifcpmpciea0cfghpicfginterruptmsixint,
input   [1:0]   ifcpmpciea0cfghpicfginterruptmsixvecpending,
input   [3:0]   ifcpmpciea0cfghpicfginterruptpending,
input   [9:0]   ifcpmpciea0cfghpicfgmgmtaddr,
input   [3:0]   ifcpmpciea0cfghpicfgmgmtbyteenable,
input      ifcpmpciea0cfghpicfgmgmtdebugaccess,
input   [7:0]   ifcpmpciea0cfghpicfgmgmtfunctionnumber,
input      ifcpmpciea0cfghpicfgmgmtread,
input      ifcpmpciea0cfghpicfgmgmtwrite,
input   [31:0]   ifcpmpciea0cfghpicfgmgmtwritedata,
input      ifcpmpciea0cfghpicfgmsgtransmit,
input   [31:0]   ifcpmpciea0cfghpicfgmsgtransmitdata,
input   [2:0]   ifcpmpciea0cfghpicfgmsgtransmittype,
input      ifcpmpciea0cfghpicfgpowerstatechangeack,
input      ifcpmpciea0cfghpicfgvfflrdone,
input   [7:0]   ifcpmpciea0cfghpicfgvfflrfuncnum,
input      ifcpmpciea1cfghpicfgccixedrdataratechangeack,
input      ifcpmpciea1cfghpicfgerrcorin,
input      ifcpmpciea1cfghpicfgerruncorin,
input   [31:0]   ifcpmpciea1cfghpicfgextreaddata,
input      ifcpmpciea1cfghpicfgextreaddatavalid,
input   [2:0]   ifcpmpciea1cfghpicfgfcsel,
input      ifcpmpciea1cfghpicfgfcvcsel,
input   [3:0]   ifcpmpciea1cfghpicfgflrdone,
input      ifcpmpciea1cfghpicfghotresetin,
input   [3:0]   ifcpmpciea1cfghpicfginterruptint,
input   [2:0]   ifcpmpciea1cfghpicfginterruptmsiattr,
input   [7:0]   ifcpmpciea1cfghpicfginterruptmsifunctionnumber,
input   [31:0]   ifcpmpciea1cfghpicfginterruptmsiint,
input   [31:0]   ifcpmpciea1cfghpicfginterruptmsipendingstatus,
input      ifcpmpciea1cfghpicfginterruptmsipendingstatusdataenable,
input   [1:0]   ifcpmpciea1cfghpicfginterruptmsipendingstatusfunctionnum,
input   [1:0]   ifcpmpciea1cfghpicfginterruptmsiselect,
input      ifcpmpciea1cfghpicfginterruptmsitphpresent,
input   [7:0]   ifcpmpciea1cfghpicfginterruptmsitphsttag,
input   [1:0]   ifcpmpciea1cfghpicfginterruptmsitphtype,
input   [63:0]   ifcpmpciea1cfghpicfginterruptmsixaddress,
input   [31:0]   ifcpmpciea1cfghpicfginterruptmsixdata,
input      ifcpmpciea1cfghpicfginterruptmsixint,
input   [1:0]   ifcpmpciea1cfghpicfginterruptmsixvecpending,
input   [3:0]   ifcpmpciea1cfghpicfginterruptpending,
input   [9:0]   ifcpmpciea1cfghpicfgmgmtaddr,
input   [3:0]   ifcpmpciea1cfghpicfgmgmtbyteenable,
input      ifcpmpciea1cfghpicfgmgmtdebugaccess,
input   [7:0]   ifcpmpciea1cfghpicfgmgmtfunctionnumber,
input      ifcpmpciea1cfghpicfgmgmtread,
input      ifcpmpciea1cfghpicfgmgmtwrite,
input   [31:0]   ifcpmpciea1cfghpicfgmgmtwritedata,
input      ifcpmpciea1cfghpicfgmsgtransmit,
input   [31:0]   ifcpmpciea1cfghpicfgmsgtransmitdata,
input   [2:0]   ifcpmpciea1cfghpicfgmsgtransmittype,
input      ifcpmpciea1cfghpicfgpowerstatechangeack,
input      ifcpmpciea1cfghpicfgvfflrdone,
input   [7:0]   ifcpmpciea1cfghpicfgvfflrfuncnum,

input   [511:0]   ifpcie0plccaxisaxiscctdata,
input   [15:0]   ifpcie0plccaxisaxiscctkeep,
input      ifpcie0plccaxisaxiscctlast,
input   [80:0]   ifpcie0plccaxisaxiscctuser,
input      ifpcie0plccaxisaxiscctvalid,
input   [511:0]   ifpcie0plrqaxisaxisrqtdata,
input   [15:0]   ifpcie0plrqaxisaxisrqtkeep,
input      ifpcie0plrqaxisaxisrqtlast,
input   [136:0]   ifpcie0plrqaxisaxisrqtuser,
input      ifpcie0plrqaxisaxisrqtvalid,
input   [511:0]   ifpcie1plccaxisaxiscctdata,
input   [15:0]   ifpcie1plccaxisaxiscctkeep,
input      ifpcie1plccaxisaxiscctlast,
input   [80:0]   ifpcie1plccaxisaxiscctuser,
input      ifpcie1plccaxisaxiscctvalid,
input   [511:0]   ifpcie1plrqaxisaxisrqtdata,
input   [15:0]   ifpcie1plrqaxisaxisrqtkeep,
input      ifpcie1plrqaxisaxisrqtlast,
input   [136:0]   ifpcie1plrqaxisaxisrqtuser,
input      ifpcie1plrqaxisaxisrqtvalid,
input      ifplcpmp0chicrsplcrdv,
input      ifplcpmp0chimlinkactivereq,
input      ifplcpmp0chimsactive,
input      ifplcpmp0chirdatlcrdv,
input   [120:0]   ifplcpmp0chireqflit,
input      ifplcpmp0chireqflitpend,
input      ifplcpmp0chireqflitv,
input      ifplcpmp0chislinkactiveack,
input      ifplcpmp0chisnplcrdv,
input   [50:0]   ifplcpmp0chisrspflit,
input      ifplcpmp0chisrspflitpend,
input      ifplcpmp0chisrspflitv,
input      ifplcpmp0chisyscoreq,
input   [704:0]   ifplcpmp0chiwdatflit,
input      ifplcpmp0chiwdatflitpend,
input      ifplcpmp0chiwdatflitv,
input      ifplcpmp1chicrsplcrdv,
input      ifplcpmp1chimlinkactivereq,
input      ifplcpmp1chimsactive,
input      ifplcpmp1chirdatlcrdv,
input   [120:0]   ifplcpmp1chireqflit,
input      ifplcpmp1chireqflitpend,
input      ifplcpmp1chireqflitv,
input      ifplcpmp1chislinkactiveack,
input      ifplcpmp1chisnplcrdv,
input   [50:0]   ifplcpmp1chisrspflit,
input      ifplcpmp1chisrspflitpend,
input      ifplcpmp1chisrspflitv,
input      ifplcpmp1chisyscoreq,
input   [704:0]   ifplcpmp1chiwdatflit,
input      ifplcpmp1chiwdatflitpend,
input      ifplcpmp1chiwdatflitv,
input   [1:0]   ifplextpcie0axipciecompldelivered,
input   [7:0]   ifplextpcie0axipciecompldeliveredtag0,
input   [7:0]   ifplextpcie0axipciecompldeliveredtag1,
input   [1:0]   ifplextpcie0axipciecqnpreq,
input      ifplextpcie0axipciecqnpusercreditrcvd,
input      ifplextpcie0axipciecqpipelineempty,
input      ifplextpcie0axipciepostedreqdelivered,
input      ifplextpcie0axitlrxcomplcreditreleased,
input   [1:0]   ifplextpcie0axitlrxcomplheadercreditreleasedvalue,
input   [6:0]   ifplextpcie0axitlrxcomplpayloadcreditreleasedvalue,
input      ifplextpcie0axitlrxnonpostedcreditreleased,
input   [1:0]   ifplextpcie0axitlrxnonpostedpayloadcreditreleasedvalue,
input      ifplextpcie0axitlrxpostedcreditreleased,
input   [6:0]   ifplextpcie0axitlrxpostedpayloadcreditreleasedvalue,
input   [1:0]   ifplextpcie1axipciecompldelivered,
input   [7:0]   ifplextpcie1axipciecompldeliveredtag0,
input   [7:0]   ifplextpcie1axipciecompldeliveredtag1,
input   [1:0]   ifplextpcie1axipciecqnpreq,
input      ifplextpcie1axipciecqnpusercreditrcvd,
input      ifplextpcie1axipciecqpipelineempty,
input      ifplextpcie1axipciepostedreqdelivered,
input      ifplextpcie1axitlrxcomplcreditreleased,
input   [1:0]   ifplextpcie1axitlrxcomplheadercreditreleasedvalue,
input   [6:0]   ifplextpcie1axitlrxcomplpayloadcreditreleasedvalue,
input      ifplextpcie1axitlrxnonpostedcreditreleased,
input   [1:0]   ifplextpcie1axitlrxnonpostedpayloadcreditreleasedvalue,
input      ifplextpcie1axitlrxpostedcreditreleased,
input   [6:0]   ifplextpcie1axitlrxpostedpayloadcreditreleasedvalue,
input      plchi0clk,
input      plchi1clk,
input      plcpmirq0,
input      plcpmirq1,
input      plrefclk,

// XPIPE Quad0 ports

output  altclk_m,
input [31:0] apb3prdata_m,
input  apb3pready_m,
input  apb3pslverr_m,
output [15:0] apb3paddr_m,
output  apb3clk_m,
output axisclk_m,
output  apb3penable_m,
output  apb3presetn_m,
output  apb3psel_m,
output [31:0] apb3pwdata_m,
output  apb3pwrite_m,
output  bgbypassb_m,
output  bgmonitorenb_m,
output  bgpdb_m,
output  bgrcalovrdenb_m,
output [4:0] bgrcalovrd_m,
output  scanclkb_m,
output  scancntrlin_m,
output  scanenb_m,
output [3:0] scanin_m,
output  scanrstb_m,
output  xpscanclk_m,
output  xpscanenb_m,
output [15:0] xpscanin_m,
output  xpscanmodeb_m,
output  xpscanrstb_m,
output  cssdrstb_m,
output  cssdstopclk_m,
output  edtupdateb_m,

input  ch0_rxoutclk_m,
input  ch0_txoutclk_m,
input  ch0_bufgtce_m,
input [3:0] ch0_bufgtcemask_m,
input [11:0] ch0_bufgtdiv_m,
input  ch0_bufgtrst_m,
input [3:0] ch0_bufgtrstmask_m,
input [31:0] ch0_dmonitorout_m,
input  ch0_eyescandataerror_m,
input  ch0_iloresetdone_m,
input [15:0] ch0_pcsrsvdout_m,
input [15:0] ch0_pinrsvdas_m,
input  ch0_phyready_m,
input  ch0_phystatus_m,
input  ch0_resetexception_m,
input [7:0] ch0_rx10gstat_m,
input [2:0] ch0_rxbufstatus_m,
input  ch0_rxbyteisaligned_m,
input  ch0_rxbyterealign_m,
input  ch0_rxcdrlock_m,
input  ch0_rxcdrphdone_m,
input  ch0_rxchanbondseq_m,
input  ch0_rxchanisaligned_m,
input  ch0_rxchanrealign_m,
input [4:0] ch0_rxchbondo_m,
input [1:0] ch0_rxclkcorcnt_m,
input  ch0_rxcominitdet_m,
input  ch0_rxcommadet_m,
input  ch0_rxcomsasdet_m,
input  ch0_rxcomwakedet_m,
input [15:0] ch0_rxctrl0_m,
input [15:0] ch0_rxctrl1_m,
input [7:0] ch0_rxctrl2_m,
input [7:0] ch0_rxctrl3_m,
input [127:0] ch0_rxdata_m,
input [7:0] ch0_rxdataextendrsvd_m,
input [1:0] ch0_rxdatavalid_m,
input  ch0_rxdccdone_m,
input  ch0_rxdlyalignerr_m,
input  ch0_rxdlyalignprog_m,
input  ch0_rxelecidle_m,
input  ch0_rxfinealigndone_m,
input [5:0] ch0_rxheader_m,
input [1:0] ch0_rxheadervalid_m,
input  ch0_rxosintdone_m,
input  ch0_rxosintstarted_m,
input  ch0_rxosintstrobedone_m,
input  ch0_rxosintstrobestarted_m,
input  ch0_rxphaligndone_m,
input  ch0_rxphalignerr_m,
input  ch0_rxphdlyresetdone_m,
input  ch0_rxphsetinitdone_m,
input  ch0_rxphshift180done_m,
input  ch0_rxpmaresetdone_m,
input  ch0_rxprbserr_m,
input  ch0_rxprbslocked_m,
input  ch0_rxresetdone_m,
input  ch0_rxsliderdy_m,
input [1:0] ch0_rxstartofseq_m,
input [2:0] ch0_rxstatus_m,
input  ch0_rxsyncdone_m,
input  ch0_rxvalid_m,
input  ch0_tx10gstat_m,
input [1:0] ch0_txbufstatus_m,
input  ch0_txcomfinish_m,
input  ch0_txdccdone_m,
input  ch0_txdlyalignerr_m,
input  ch0_txdlyalignprog_m,
input  ch0_txphaligndone_m,
input  ch0_txphalignerr_m,
input  ch0_txphalignoutrsvd_m,
input  ch0_txphdlyresetdone_m,
input  ch0_txphshift180done_m,
input  ch0_txpmaresetdone_m,
input  ch0_txresetdone_m,
input  ch0_txsyncdone_m,
output  ch0_cdrbmcdrreq_m,
output  ch0_cdrfreqos_m,
output  ch0_cdrincpctrl_m,
output  ch0_cdrstepdir_m,
output  ch0_cdrstepsq_m,
output  ch0_cdrstepsx_m,
output  ch0_clkrsvd0_m,
output  ch0_clkrsvd1_m,
output  ch0_cssdrstb_m,
output  ch0_cssdstopclk_m,
output  ch0_edtupdateb_m,
output  ch0_dmonfiforeset_m,
output  ch0_dmonitorclk_m,
output  ch0_eyescanreset_m,
output  ch0_eyescantrigger_m,
output [15:0] ch0_gtrsvd_m,
output  ch0_gtrxreset_m,
output  ch0_gttxreset_m,
output  ch0_hsdppcsreset_m,
output  ch0_iloreset_m,
output  ch0_iloresetmask_m,
output [2:0] ch0_loopback_m,
output  ch0_pcierstb_m,
output [15:0] ch0_pcsrsvdin_m,
output  ch0_phyesmadaptsave_m,
output  ch0_rxcdrhold_m,
output  ch0_rxcdrovrden_m,
output  ch0_rxcdrreset_m,
output [4:0] ch0_rxchbondi_m,
output  ch0_rxdapicodeovrden_m,
output  ch0_rxdapicodereset_m,
output  ch0_rxdlyalignreq_m,
output  ch0_rxeqtraining_m,
output  ch0_rxgearboxslip_m,
output  ch0_rxlatclk_m,
output  ch0_rxlpmen_m,
output  ch0_rxmldchaindone_m,
output  ch0_rxmldchainreq_m,
output  ch0_rxmlfinealignreq_m,
output  ch0_rxoobreset_m,
output [4:0] ch0_rxpcsresetmask_m,
output [1:0] ch0_rxpd_m,
output  ch0_rxphalignreq_m,
output [1:0] ch0_rxphalignresetmask_m,
output  ch0_rxphdlypd_m,
output  ch0_rxphdlyreset_m,
output  ch0_rxphsetinitreq_m,
output  ch0_rxphshift180_m,
output [6:0] ch0_rxpmaresetmask_m,
output  ch0_rxpolarity_m,
output  ch0_rxprbscntreset_m,
output [3:0] ch0_rxprbssel_m,
output  ch0_rxprogdivreset_m,
output [7:0] ch0_rxrate_m,
output [1:0] ch0_rxresetmode_m,
output  ch0_rxslide_m,
output  ch0_rxsyncallin_m,
output  ch0_rxtermination_m,
output  ch0_rxuserrdy_m,
output  ch0_rxusrclk_m,
output [19:0] ch0_tstin_m,
output  ch0_txcominit_m,
input ch0_txphsetinitdone_m,
input ch1_txphsetinitdone_m,
input ch2_txphsetinitdone_m,
input ch3_txphsetinitdone_m,
input ch4_txphsetinitdone_m,
input ch5_txphsetinitdone_m,
input ch6_txphsetinitdone_m,
input ch7_txphsetinitdone_m,
input ch8_txphsetinitdone_m,
input ch9_txphsetinitdone_m,
input ch10_txphsetinitdone_m,
input ch11_txphsetinitdone_m,
input ch12_txphsetinitdone_m,
input ch13_txphsetinitdone_m,
input ch14_txphsetinitdone_m,
input ch15_txphsetinitdone_m,

output ch0_cfokovrdfinish_m,
output ch1_cfokovrdfinish_m,
output ch2_cfokovrdfinish_m,
output ch3_cfokovrdfinish_m,
output ch4_cfokovrdfinish_m,
output ch5_cfokovrdfinish_m,
output ch6_cfokovrdfinish_m,
output ch7_cfokovrdfinish_m,
output ch8_cfokovrdfinish_m,
output ch9_cfokovrdfinish_m,
output ch10_cfokovrdfinish_m,
output ch11_cfokovrdfinish_m,
output ch12_cfokovrdfinish_m,
output ch13_cfokovrdfinish_m,
output ch14_cfokovrdfinish_m,
output ch15_cfokovrdfinish_m,

output ch0_cfokovrdstart_m,
output ch1_cfokovrdstart_m,
output ch2_cfokovrdstart_m,
output ch3_cfokovrdstart_m,
output ch4_cfokovrdstart_m,
output ch5_cfokovrdstart_m,
output ch6_cfokovrdstart_m,
output ch7_cfokovrdstart_m,
output ch8_cfokovrdstart_m,
output ch9_cfokovrdstart_m,
output ch10_cfokovrdstart_m,
output ch11_cfokovrdstart_m,
output ch12_cfokovrdstart_m,
output ch13_cfokovrdstart_m,
output ch14_cfokovrdstart_m,
output ch15_cfokovrdstart_m,

output ch0_cfokovrdpulse_m,
output ch1_cfokovrdpulse_m,
output ch2_cfokovrdpulse_m,
output ch3_cfokovrdpulse_m,
output ch4_cfokovrdpulse_m,
output ch5_cfokovrdpulse_m,
output ch6_cfokovrdpulse_m,
output ch7_cfokovrdpulse_m,
output ch8_cfokovrdpulse_m,
output ch9_cfokovrdpulse_m,
output ch10_cfokovrdpulse_m,
output ch11_cfokovrdpulse_m,
output ch12_cfokovrdpulse_m,
output ch13_cfokovrdpulse_m,
output ch14_cfokovrdpulse_m,
output ch15_cfokovrdpulse_m,

input ch0_cfokovrdrdy0_m,
input ch1_cfokovrdrdy0_m,
input ch2_cfokovrdrdy0_m,
input ch3_cfokovrdrdy0_m,
input ch4_cfokovrdrdy0_m,
input ch5_cfokovrdrdy0_m,
input ch6_cfokovrdrdy0_m,
input ch7_cfokovrdrdy0_m,
input ch8_cfokovrdrdy0_m,
input ch9_cfokovrdrdy0_m,
input ch10_cfokovrdrdy0_m,
input ch11_cfokovrdrdy0_m,
input ch12_cfokovrdrdy0_m,
input ch13_cfokovrdrdy0_m,
input ch14_cfokovrdrdy0_m,
input ch15_cfokovrdrdy0_m,

input ch0_cfokovrdrdy1_m,
input ch1_cfokovrdrdy1_m,
input ch2_cfokovrdrdy1_m,
input ch3_cfokovrdrdy1_m,
input ch4_cfokovrdrdy1_m,
input ch5_cfokovrdrdy1_m,
input ch6_cfokovrdrdy1_m,
input ch7_cfokovrdrdy1_m,
input ch8_cfokovrdrdy1_m,
input ch9_cfokovrdrdy1_m,
input ch10_cfokovrdrdy1_m,
input ch11_cfokovrdrdy1_m,
input ch12_cfokovrdrdy1_m,
input ch13_cfokovrdrdy1_m,
input ch14_cfokovrdrdy1_m,
input ch15_cfokovrdrdy1_m,
output  ch0_txcomsas_m,
output  ch0_txcomwake_m,
output [15:0] ch0_txctrl0_m,
output [15:0] ch0_txctrl1_m,
output [7:0] ch0_txctrl2_m,
output  ch0_txdapicodeovrden_m,
output  ch0_txdapicodereset_m,
output [127:0] ch0_txdata_m,
output [7:0] ch0_txdataextendrsvd_m,
output [1:0] ch0_txdeemph_m,
output  ch0_txdetectrx_m,
output [4:0] ch0_txdiffctrl_m,
output  ch0_txdlyalignreq_m,
output  ch0_txelecidle_m,
output [5:0] ch0_txheader_m,
output  ch0_txinhibit_m,
output  ch0_txlatclk_m,
output [6:0] ch0_txmaincursor_m,
output [2:0] ch0_txmargin_m,
output  ch0_txmldchaindone_m,
output  ch0_txmldchainreq_m,
output  ch0_txoneszeros_m,
output  ch0_txpausedelayalign_m,
output  ch0_txpcsresetmask_m,
output [1:0] ch0_txpd_m,
output  ch0_txphalignreq_m,
output [1:0] ch0_txphalignresetmask_m,
output  ch0_txphdlypd_m,
output  ch0_txphdlyreset_m,
output  ch0_txphdlytstclk_m,
output  ch0_txphsetinitreq_m,
output  ch0_txphshift180_m,
output  ch0_txpicodeovrden_m,
output  ch0_txpicodereset_m,
output  ch0_txpippmen_m,
output [4:0] ch0_txpippmstepsize_m,
output  ch0_txpisopd_m,
output [2:0] ch0_txpmaresetmask_m,
output  ch0_txpolarity_m,
output [4:0] ch0_txpostcursor_m,
output  ch0_txprbsforceerr_m,
output [3:0] ch0_txprbssel_m,
output [4:0] ch0_txprecursor_m,
output  ch0_txprogdivreset_m,
output [7:0] ch0_txrate_m,
output [1:0] ch0_txresetmode_m,
output [6:0] ch0_txsequence_m,
output  ch0_txswing_m,
output  ch0_txsyncallin_m,
output  ch0_txuserrdy_m,
output  ch0_txusrclk_m,
output  ch0_scanclkb_m,
output  ch0_scancntrlin_m,
output  ch0_scanenb_m,
output [3:0] ch0_scanin_m,
output  ch0_scanrstb_m,

input  ch1_bufgtce_m,
input [3:0] ch1_bufgtcemask_m,
input [11:0] ch1_bufgtdiv_m,
input  ch1_bufgtrst_m,
input [3:0] ch1_bufgtrstmask_m,
input [31:0] ch1_dmonitorout_m,
input  ch1_eyescandataerror_m,
input  ch1_iloresetdone_m,
input [15:0] ch1_pcsrsvdout_m,
input [15:0] ch1_pinrsvdas_m,
input  ch1_phyready_m,
input  ch1_phystatus_m,
input  ch1_resetexception_m,
input [7:0] ch1_rx10gstat_m,
input [2:0] ch1_rxbufstatus_m,
input  ch1_rxbyteisaligned_m,
input  ch1_rxbyterealign_m,
input  ch1_rxcdrlock_m,
input  ch1_rxcdrphdone_m,
input  ch1_rxchanbondseq_m,
input  ch1_rxchanisaligned_m,
input  ch1_rxchanrealign_m,
input [4:0] ch1_rxchbondo_m,
input [1:0] ch1_rxclkcorcnt_m,
input  ch1_rxcominitdet_m,
input  ch1_rxcommadet_m,
input  ch1_rxcomsasdet_m,
input  ch1_rxcomwakedet_m,
input [15:0] ch1_rxctrl0_m,
input [15:0] ch1_rxctrl1_m,
input [7:0] ch1_rxctrl2_m,
input [7:0] ch1_rxctrl3_m,
input [127:0] ch1_rxdata_m,
input [7:0] ch1_rxdataextendrsvd_m,
input [1:0] ch1_rxdatavalid_m,
input  ch1_rxdccdone_m,
input  ch1_rxdlyalignerr_m,
input  ch1_rxdlyalignprog_m,
input  ch1_rxelecidle_m,
input  ch1_rxfinealigndone_m,
input [5:0] ch1_rxheader_m,
input [1:0] ch1_rxheadervalid_m,
input  ch1_rxosintdone_m,
input  ch1_rxosintstarted_m,
input  ch1_rxosintstrobedone_m,
input  ch1_rxosintstrobestarted_m,
input  ch1_rxphaligndone_m,
input  ch1_rxphalignerr_m,
input  ch1_rxphdlyresetdone_m,
input  ch1_rxphsetinitdone_m,
input  ch1_rxphshift180done_m,
input  ch1_rxpmaresetdone_m,
input  ch1_rxprbserr_m,
input  ch1_rxprbslocked_m,
input  ch1_rxresetdone_m,
input  ch1_rxsliderdy_m,
input [1:0] ch1_rxstartofseq_m,
input [2:0] ch1_rxstatus_m,
input  ch1_rxsyncdone_m,
input  ch1_rxvalid_m,
input  ch1_tx10gstat_m,
input [1:0] ch1_txbufstatus_m,
input  ch1_txcomfinish_m,
input  ch1_txdccdone_m,
input  ch1_txdlyalignerr_m,
input  ch1_txdlyalignprog_m,
input  ch1_txphaligndone_m,
input  ch1_txphalignerr_m,
input  ch1_txphalignoutrsvd_m,
input  ch1_txphdlyresetdone_m,
input  ch1_txphshift180done_m,
input  ch1_txpmaresetdone_m,
input  ch1_txresetdone_m,
input  ch1_txsyncdone_m,
output  ch1_cdrbmcdrreq_m,
output  ch1_cdrfreqos_m,
output  ch1_cdrincpctrl_m,
output  ch1_cdrstepdir_m,
output  ch1_cdrstepsq_m,
output  ch1_cdrstepsx_m,
output  ch1_clkrsvd0_m,
output  ch1_clkrsvd1_m,
output  ch1_cssdrstb_m,
output  ch1_cssdstopclk_m,
output  ch1_edtupdateb_m,
output  ch1_dmonfiforeset_m,
output  ch1_dmonitorclk_m,
output  ch1_eyescanreset_m,
output  ch1_eyescantrigger_m,
output [15:0] ch1_gtrsvd_m,
output  ch1_gtrxreset_m,
output  ch1_gttxreset_m,
output  ch1_hsdppcsreset_m,
output  ch1_iloreset_m,
output  ch1_iloresetmask_m,
output [2:0] ch1_loopback_m,
output  ch1_pcierstb_m,
output [15:0] ch1_pcsrsvdin_m,
output  ch1_phyesmadaptsave_m,
output  ch1_rxcdrhold_m,
output  ch1_rxcdrovrden_m,
output  ch1_rxcdrreset_m,
output [4:0] ch1_rxchbondi_m,
output  ch1_rxdapicodeovrden_m,
output  ch1_rxdapicodereset_m,
output  ch1_rxdlyalignreq_m,
output  ch1_rxeqtraining_m,
output  ch1_rxgearboxslip_m,
output  ch1_rxlatclk_m,
output  ch1_rxlpmen_m,
output  ch1_rxmldchaindone_m,
output  ch1_rxmldchainreq_m,
output  ch1_rxmlfinealignreq_m,
output  ch1_rxoobreset_m,
output [4:0] ch1_rxpcsresetmask_m,
output [1:0] ch1_rxpd_m,
output  ch1_rxphalignreq_m,
output [1:0] ch1_rxphalignresetmask_m,
output  ch1_rxphdlypd_m,
output  ch1_rxphdlyreset_m,
output  ch1_rxphsetinitreq_m,
output  ch1_rxphshift180_m,
output [6:0] ch1_rxpmaresetmask_m,
output  ch1_rxpolarity_m,
output  ch1_rxprbscntreset_m,
output [3:0] ch1_rxprbssel_m,
output  ch1_rxprogdivreset_m,
output [7:0] ch1_rxrate_m,
output [1:0] ch1_rxresetmode_m,
output  ch1_rxslide_m,
output  ch1_rxsyncallin_m,
output  ch1_rxtermination_m,
output  ch1_rxuserrdy_m,
output  ch1_rxusrclk_m,
output [19:0] ch1_tstin_m,
output  ch1_txcominit_m,
output  ch1_txcomsas_m,
output  ch1_txcomwake_m,
output [15:0] ch1_txctrl0_m,
output [15:0] ch1_txctrl1_m,
output [7:0] ch1_txctrl2_m,
output  ch1_txdapicodeovrden_m,
output  ch1_txdapicodereset_m,
output [127:0] ch1_txdata_m,
output [7:0] ch1_txdataextendrsvd_m,
output [1:0] ch1_txdeemph_m,
output  ch1_txdetectrx_m,
output [4:0] ch1_txdiffctrl_m,
output  ch1_txdlyalignreq_m,
output  ch1_txelecidle_m,
output [5:0] ch1_txheader_m,
output  ch1_txinhibit_m,
output  ch1_txlatclk_m,
output [6:0] ch1_txmaincursor_m,
output [2:0] ch1_txmargin_m,
output  ch1_txmldchaindone_m,
output  ch1_txmldchainreq_m,
output  ch1_txoneszeros_m,
output  ch1_txpausedelayalign_m,
output  ch1_txpcsresetmask_m,
output [1:0] ch1_txpd_m,
output  ch1_txphalignreq_m,
output [1:0] ch1_txphalignresetmask_m,
output  ch1_txphdlypd_m,
output  ch1_txphdlyreset_m,
output  ch1_txphdlytstclk_m,
output  ch1_txphsetinitreq_m,
output  ch1_txphshift180_m,
output  ch1_txpicodeovrden_m,
output  ch1_txpicodereset_m,
output  ch1_txpippmen_m,
output [4:0] ch1_txpippmstepsize_m,
output  ch1_txpisopd_m,
output [2:0] ch1_txpmaresetmask_m,
output  ch1_txpolarity_m,
output [4:0] ch1_txpostcursor_m,
output  ch1_txprbsforceerr_m,
output [3:0] ch1_txprbssel_m,
output [4:0] ch1_txprecursor_m,
output  ch1_txprogdivreset_m,
output [7:0] ch1_txrate_m,
output [1:0] ch1_txresetmode_m,
output [6:0] ch1_txsequence_m,
output  ch1_txswing_m,
output  ch1_txsyncallin_m,
output  ch1_txuserrdy_m,
output  ch1_txusrclk_m,
output  ch1_scanclkb_m,
output  ch1_scancntrlin_m,
output  ch1_scanenb_m,
output [3:0] ch1_scanin_m,
output  ch1_scanrstb_m,

input  ch2_bufgtce_m,
input [3:0] ch2_bufgtcemask_m,
input [11:0] ch2_bufgtdiv_m,
input  ch2_bufgtrst_m,
input [3:0] ch2_bufgtrstmask_m,
input [31:0] ch2_dmonitorout_m,
input  ch2_eyescandataerror_m,
input  ch2_iloresetdone_m,
input [15:0] ch2_pcsrsvdout_m,
input [15:0] ch2_pinrsvdas_m,
input  ch2_phyready_m,
input  ch2_phystatus_m,
input  ch2_resetexception_m,
input [7:0] ch2_rx10gstat_m,
input [2:0] ch2_rxbufstatus_m,
input  ch2_rxbyteisaligned_m,
input  ch2_rxbyterealign_m,
input  ch2_rxcdrlock_m,
input  ch2_rxcdrphdone_m,
input  ch2_rxchanbondseq_m,
input  ch2_rxchanisaligned_m,
input  ch2_rxchanrealign_m,
input [4:0] ch2_rxchbondo_m,
input [1:0] ch2_rxclkcorcnt_m,
input  ch2_rxcominitdet_m,
input  ch2_rxcommadet_m,
input  ch2_rxcomsasdet_m,
input  ch2_rxcomwakedet_m,
input [15:0] ch2_rxctrl0_m,
input [15:0] ch2_rxctrl1_m,
input [7:0] ch2_rxctrl2_m,
input [7:0] ch2_rxctrl3_m,
input [127:0] ch2_rxdata_m,
input [7:0] ch2_rxdataextendrsvd_m,
input [1:0] ch2_rxdatavalid_m,
input  ch2_rxdccdone_m,
input  ch2_rxdlyalignerr_m,
input  ch2_rxdlyalignprog_m,
input  ch2_rxelecidle_m,
input  ch2_rxfinealigndone_m,
input [5:0] ch2_rxheader_m,
input [1:0] ch2_rxheadervalid_m,
input  ch2_rxosintdone_m,
input  ch2_rxosintstarted_m,
input  ch2_rxosintstrobedone_m,
input  ch2_rxosintstrobestarted_m,
input  ch2_rxphaligndone_m,
input  ch2_rxphalignerr_m,
input  ch2_rxphdlyresetdone_m,
input  ch2_rxphsetinitdone_m,
input  ch2_rxphshift180done_m,
input  ch2_rxpmaresetdone_m,
input  ch2_rxprbserr_m,
input  ch2_rxprbslocked_m,
input  ch2_rxresetdone_m,
input  ch2_rxsliderdy_m,
input [1:0] ch2_rxstartofseq_m,
input [2:0] ch2_rxstatus_m,
input  ch2_rxsyncdone_m,
input  ch2_rxvalid_m,
input  ch2_tx10gstat_m,
input [1:0] ch2_txbufstatus_m,
input  ch2_txcomfinish_m,
input  ch2_txdccdone_m,
input  ch2_txdlyalignerr_m,
input  ch2_txdlyalignprog_m,
input  ch2_txphaligndone_m,
input  ch2_txphalignerr_m,
input  ch2_txphalignoutrsvd_m,
input  ch2_txphdlyresetdone_m,
input  ch2_txphshift180done_m,
input  ch2_txpmaresetdone_m,
input  ch2_txresetdone_m,
input  ch2_txsyncdone_m,
output  ch2_cdrbmcdrreq_m,
output  ch2_cdrfreqos_m,
output  ch2_cdrincpctrl_m,
output  ch2_cdrstepdir_m,
output  ch2_cdrstepsq_m,
output  ch2_cdrstepsx_m,
output  ch2_clkrsvd0_m,
output  ch2_clkrsvd1_m,
output  ch2_cssdrstb_m,
output  ch2_cssdstopclk_m,
output  ch2_edtupdateb_m,
output  ch2_dmonfiforeset_m,
output  ch2_dmonitorclk_m,
output  ch2_eyescanreset_m,
output  ch2_eyescantrigger_m,
output [15:0] ch2_gtrsvd_m,
output  ch2_gtrxreset_m,
output  ch2_gttxreset_m,
output  ch2_hsdppcsreset_m,
output  ch2_iloreset_m,
output  ch2_iloresetmask_m,
output [2:0] ch2_loopback_m,
output  ch2_pcierstb_m,
output [15:0] ch2_pcsrsvdin_m,
output  ch2_phyesmadaptsave_m,
output  ch2_rxcdrhold_m,
output  ch2_rxcdrovrden_m,
output  ch2_rxcdrreset_m,
output [4:0] ch2_rxchbondi_m,
output  ch2_rxdapicodeovrden_m,
output  ch2_rxdapicodereset_m,
output  ch2_rxdlyalignreq_m,
output  ch2_rxeqtraining_m,
output  ch2_rxgearboxslip_m,
output  ch2_rxlatclk_m,
output  ch2_rxlpmen_m,
output  ch2_rxmldchaindone_m,
output  ch2_rxmldchainreq_m,
output  ch2_rxmlfinealignreq_m,
output  ch2_rxoobreset_m,
output [4:0] ch2_rxpcsresetmask_m,
output [1:0] ch2_rxpd_m,
output  ch2_rxphalignreq_m,
output [1:0] ch2_rxphalignresetmask_m,
output  ch2_rxphdlypd_m,
output  ch2_rxphdlyreset_m,
output  ch2_rxphsetinitreq_m,
output  ch2_rxphshift180_m,
output [6:0] ch2_rxpmaresetmask_m,
output  ch2_rxpolarity_m,
output  ch2_rxprbscntreset_m,
output [3:0] ch2_rxprbssel_m,
output  ch2_rxprogdivreset_m,
output [7:0] ch2_rxrate_m,
output [1:0] ch2_rxresetmode_m,
output  ch2_rxslide_m,
output  ch2_rxsyncallin_m,
output  ch2_rxtermination_m,
output  ch2_rxuserrdy_m,
output  ch2_rxusrclk_m,
output [19:0] ch2_tstin_m,
output  ch2_txcominit_m,
output  ch2_txcomsas_m,
output  ch2_txcomwake_m,
output [15:0] ch2_txctrl0_m,
output [15:0] ch2_txctrl1_m,
output [7:0] ch2_txctrl2_m,
output  ch2_txdapicodeovrden_m,
output  ch2_txdapicodereset_m,
output [127:0] ch2_txdata_m,
output [7:0] ch2_txdataextendrsvd_m,
output [1:0] ch2_txdeemph_m,
output  ch2_txdetectrx_m,
output [4:0] ch2_txdiffctrl_m,
output  ch2_txdlyalignreq_m,
output  ch2_txelecidle_m,
output [5:0] ch2_txheader_m,
output  ch2_txinhibit_m,
output  ch2_txlatclk_m,
output [6:0] ch2_txmaincursor_m,
output [2:0] ch2_txmargin_m,
output  ch2_txmldchaindone_m,
output  ch2_txmldchainreq_m,
output  ch2_txoneszeros_m,
output  ch2_txpausedelayalign_m,
output  ch2_txpcsresetmask_m,
output [1:0] ch2_txpd_m,
output  ch2_txphalignreq_m,
output [1:0] ch2_txphalignresetmask_m,
output  ch2_txphdlypd_m,
output  ch2_txphdlyreset_m,
output  ch2_txphdlytstclk_m,
output  ch2_txphsetinitreq_m,
output  ch2_txphshift180_m,
output  ch2_txpicodeovrden_m,
output  ch2_txpicodereset_m,
output  ch2_txpippmen_m,
output [4:0] ch2_txpippmstepsize_m,
output  ch2_txpisopd_m,
output [2:0] ch2_txpmaresetmask_m,
output  ch2_txpolarity_m,
output [4:0] ch2_txpostcursor_m,
output  ch2_txprbsforceerr_m,
output [3:0] ch2_txprbssel_m,
output [4:0] ch2_txprecursor_m,
output  ch2_txprogdivreset_m,
output [7:0] ch2_txrate_m,
output [1:0] ch2_txresetmode_m,
output [6:0] ch2_txsequence_m,
output  ch2_txswing_m,
output  ch2_txsyncallin_m,
output  ch2_txuserrdy_m,
output  ch2_txusrclk_m,
output  ch2_scanclkb_m,
output  ch2_scancntrlin_m,
output  ch2_scanenb_m,
output [3:0] ch2_scanin_m,
output  ch2_scanrstb_m,

input  ch3_bufgtce_m,
input [3:0] ch3_bufgtcemask_m,
input [11:0] ch3_bufgtdiv_m,
input  ch3_bufgtrst_m,
input [3:0] ch3_bufgtrstmask_m,
input [31:0] ch3_dmonitorout_m,
input  ch3_eyescandataerror_m,
input  ch3_iloresetdone_m,
input [15:0] ch3_pcsrsvdout_m,
input [15:0] ch3_pinrsvdas_m,
input  ch3_phyready_m,
input  ch3_phystatus_m,
input  ch3_resetexception_m,
input [7:0] ch3_rx10gstat_m,
input [2:0] ch3_rxbufstatus_m,
input  ch3_rxbyteisaligned_m,
input  ch3_rxbyterealign_m,
input  ch3_rxcdrlock_m,
input  ch3_rxcdrphdone_m,
input  ch3_rxchanbondseq_m,
input  ch3_rxchanisaligned_m,
input  ch3_rxchanrealign_m,
input [4:0] ch3_rxchbondo_m,
input [1:0] ch3_rxclkcorcnt_m,
input  ch3_rxcominitdet_m,
input  ch3_rxcommadet_m,
input  ch3_rxcomsasdet_m,
input  ch3_rxcomwakedet_m,
input [15:0] ch3_rxctrl0_m,
input [15:0] ch3_rxctrl1_m,
input [7:0] ch3_rxctrl2_m,
input [7:0] ch3_rxctrl3_m,
input [127:0] ch3_rxdata_m,
input [7:0] ch3_rxdataextendrsvd_m,
input [1:0] ch3_rxdatavalid_m,
input  ch3_rxdccdone_m,
input  ch3_rxdlyalignerr_m,
input  ch3_rxdlyalignprog_m,
input  ch3_rxelecidle_m,
input  ch3_rxfinealigndone_m,
input [5:0] ch3_rxheader_m,
input [1:0] ch3_rxheadervalid_m,
input  ch3_rxosintdone_m,
input  ch3_rxosintstarted_m,
input  ch3_rxosintstrobedone_m,
input  ch3_rxosintstrobestarted_m,
input  ch3_rxphaligndone_m,
input  ch3_rxphalignerr_m,
input  ch3_rxphdlyresetdone_m,
input  ch3_rxphsetinitdone_m,
input  ch3_rxphshift180done_m,
input  ch3_rxpmaresetdone_m,
input  ch3_rxprbserr_m,
input  ch3_rxprbslocked_m,
input  ch3_rxresetdone_m,
input  ch3_rxsliderdy_m,
input [1:0] ch3_rxstartofseq_m,
input [2:0] ch3_rxstatus_m,
input  ch3_rxsyncdone_m,
input  ch3_rxvalid_m,
input  ch3_tx10gstat_m,
input [1:0] ch3_txbufstatus_m,
input  ch3_txcomfinish_m,
input  ch3_txdccdone_m,
input  ch3_txdlyalignerr_m,
input  ch3_txdlyalignprog_m,
input  ch3_txphaligndone_m,
input  ch3_txphalignerr_m,
input  ch3_txphalignoutrsvd_m,
input  ch3_txphdlyresetdone_m,
input  ch3_txphshift180done_m,
input  ch3_txpmaresetdone_m,
input  ch3_txresetdone_m,
input  ch3_txsyncdone_m,
output  ch3_cdrbmcdrreq_m,
output  ch3_cdrfreqos_m,
output  ch3_cdrincpctrl_m,
output  ch3_cdrstepdir_m,
output  ch3_cdrstepsq_m,
output  ch3_cdrstepsx_m,
output  ch3_clkrsvd0_m,
output  ch3_clkrsvd1_m,
output  ch3_cssdrstb_m,
output  ch3_cssdstopclk_m,
output  ch3_edtupdateb_m,
output  ch3_dmonfiforeset_m,
output  ch3_dmonitorclk_m,
output  ch3_eyescanreset_m,
output  ch3_eyescantrigger_m,
output [15:0] ch3_gtrsvd_m,
output  ch3_gtrxreset_m,
output  ch3_gttxreset_m,
output  ch3_hsdppcsreset_m,
output  ch3_iloreset_m,
output  ch3_iloresetmask_m,
output [2:0] ch3_loopback_m,
output  ch3_pcierstb_m,
output [15:0] ch3_pcsrsvdin_m,
output  ch3_phyesmadaptsave_m,
output  ch3_rxcdrhold_m,
output  ch3_rxcdrovrden_m,
output  ch3_rxcdrreset_m,
output [4:0] ch3_rxchbondi_m,
output  ch3_rxdapicodeovrden_m,
output  ch3_rxdapicodereset_m,
output  ch3_rxdlyalignreq_m,
output  ch3_rxeqtraining_m,
output  ch3_rxgearboxslip_m,
output  ch3_rxlatclk_m,
output  ch3_rxlpmen_m,
output  ch3_rxmldchaindone_m,
output  ch3_rxmldchainreq_m,
output  ch3_rxmlfinealignreq_m,
output  ch3_rxoobreset_m,
output [4:0] ch3_rxpcsresetmask_m,
output [1:0] ch3_rxpd_m,
output  ch3_rxphalignreq_m,
output [1:0] ch3_rxphalignresetmask_m,
output  ch3_rxphdlypd_m,
output  ch3_rxphdlyreset_m,
output  ch3_rxphsetinitreq_m,
output  ch3_rxphshift180_m,
output [6:0] ch3_rxpmaresetmask_m,
output  ch3_rxpolarity_m,
output  ch3_rxprbscntreset_m,
output [3:0] ch3_rxprbssel_m,
output  ch3_rxprogdivreset_m,
output [7:0] ch3_rxrate_m,
output [1:0] ch3_rxresetmode_m,
output  ch3_rxslide_m,
output  ch3_rxsyncallin_m,
output  ch3_rxtermination_m,
output  ch3_rxuserrdy_m,
output  ch3_rxusrclk_m,
output [19:0] ch3_tstin_m,
output  ch3_txcominit_m,
output  ch3_txcomsas_m,
output  ch3_txcomwake_m,
output [15:0] ch3_txctrl0_m,
output [15:0] ch3_txctrl1_m,
output [7:0] ch3_txctrl2_m,
output  ch3_txdapicodeovrden_m,
output  ch3_txdapicodereset_m,
output [127:0] ch3_txdata_m,
output [7:0] ch3_txdataextendrsvd_m,
output [1:0] ch3_txdeemph_m,
output  ch3_txdetectrx_m,
output [4:0] ch3_txdiffctrl_m,
output  ch3_txdlyalignreq_m,
output  ch3_txelecidle_m,
output [5:0] ch3_txheader_m,
output  ch3_txinhibit_m,
output  ch3_txlatclk_m,
output [6:0] ch3_txmaincursor_m,
output [2:0] ch3_txmargin_m,
output  ch3_txmldchaindone_m,
output  ch3_txmldchainreq_m,
output  ch3_txoneszeros_m,
output  ch3_txpausedelayalign_m,
output  ch3_txpcsresetmask_m,
output [1:0] ch3_txpd_m,
output  ch3_txphalignreq_m,
output [1:0] ch3_txphalignresetmask_m,
output  ch3_txphdlypd_m,
output  ch3_txphdlyreset_m,
output  ch3_txphdlytstclk_m,
output  ch3_txphsetinitreq_m,
output  ch3_txphshift180_m,
output  ch3_txpicodeovrden_m,
output  ch3_txpicodereset_m,
output  ch3_txpippmen_m,
output [4:0] ch3_txpippmstepsize_m,
output  ch3_txpisopd_m,
output [2:0] ch3_txpmaresetmask_m,
output  ch3_txpolarity_m,
output [4:0] ch3_txpostcursor_m,
output  ch3_txprbsforceerr_m,
output [3:0] ch3_txprbssel_m,
output [4:0] ch3_txprecursor_m,
output  ch3_txprogdivreset_m,
output [7:0] ch3_txrate_m,
output [1:0] ch3_txresetmode_m,
output [6:0] ch3_txsequence_m,
output  ch3_txswing_m,
output  ch3_txsyncallin_m,
output  ch3_txuserrdy_m,
output  ch3_txusrclk_m,
output  ch3_scanclkb_m,
output  ch3_scancntrlin_m,
output  ch3_scanenb_m,
output [3:0] ch3_scanin_m,
output  ch3_scanrstb_m,

input  correcterr_m,
input [31:0] ctrlrsvdout_m,
input [15:0] debugtracetdata_m,
input  debugtracetvalid_m,
input  uncorrecterr_m,
//input  xpipe_bufgtce_m,
input [15:0] gpo_m,
input  gtpowergood_m,
input  hsclk0_lcpllfbclklost_m,
input  hsclk0_lcplllock_m,
input  hsclk0_lcpllrefclklost_m,
input  hsclk0_lcpllrefclkmonitor_m,
input [7:0] hsclk0_lcpllrsvdout_m,
input  hsclk0_rpllfbclklost_m,
input  hsclk0_rplllock_m,
input  hsclk0_rpllrefclklost_m,
input  hsclk0_rpllrefclkmonitor_m,
input [7:0] hsclk0_rpllrsvdout_m,
input  hsclk1_lcpllfbclklost_m,
input  hsclk1_lcplllock_m,
input  hsclk1_lcpllrefclklost_m,
input  hsclk1_lcpllrefclkmonitor_m,

input [7:0] hsclk1_lcpllrsvdout_m,
input  hsclk1_rpllfbclklost_m,
input  hsclk1_rplllock_m,
input  hsclk1_rpllrefclklost_m,
input  hsclk1_rpllrefclkmonitor_m,
input [7:0] hsclk1_rpllrsvdout_m,
output [15:0] ctrlrsvdin0_m,
output [13:0] ctrlrsvdin1_m,
output  debugtraceclk_m,
output  debugtracetready_m,
output [15:0] gpi_m,
output  hsclk0_lcpllclkrsvd0_m,
output  hsclk0_lcpllclkrsvd1_m,
output [7:0] hsclk0_lcpllfbdiv_m,
output  hsclk0_lcpllpd_m,
output [2:0] hsclk0_lcpllrefclksel_m,
output  hsclk0_lcpllreset_m,
output  hsclk0_lcpllresetbypassmode_m,
output [1:0] hsclk0_lcpllresetmask_m,
output [7:0] hsclk0_lcpllrsvd0_m,
output [7:0] hsclk0_lcpllrsvd1_m,
output [25:0] hsclk0_lcpllsdmdata_m,
output  hsclk0_lcpllsdmtoggle_m,
output  hsclk0_rpllclkrsvd0_m,
output  hsclk0_rpllclkrsvd1_m,
output [7:0] hsclk0_rpllfbdiv_m,
output  hsclk0_rpllpd_m,
output [2:0] hsclk0_rpllrefclksel_m,
output  hsclk0_rpllreset_m,
output  hsclk0_rpllresetbypassmode_m,
output [1:0] hsclk0_rpllresetmask_m,
output [7:0] hsclk0_rpllrsvd0_m,
output [7:0] hsclk0_rpllrsvd1_m,
output [25:0] hsclk0_rpllsdmdata_m,
output  hsclk0_rpllsdmtoggle_m,
output  hsclk1_lcpllclkrsvd0_m,
output  hsclk1_lcpllclkrsvd1_m,
output [7:0] hsclk1_lcpllfbdiv_m,
output  hsclk1_lcpllpd_m,
output [2:0] hsclk1_lcpllrefclksel_m,
output  hsclk1_lcpllreset_m,
output  hsclk1_lcpllresetbypassmode_m,
output [1:0] hsclk1_lcpllresetmask_m,
output [7:0] hsclk1_lcpllrsvd0_m,
output [7:0] hsclk1_lcpllrsvd1_m,
output [25:0] hsclk1_lcpllsdmdata_m,
output  hsclk1_lcpllsdmtoggle_m,
output  hsclk1_rpllclkrsvd0_m,
output  hsclk1_rpllclkrsvd1_m,
output [7:0] hsclk1_rpllfbdiv_m,
output  hsclk1_rpllpd_m,
output [2:0] hsclk1_rpllrefclksel_m,
output  hsclk1_rpllreset_m,
output  hsclk1_rpllresetbypassmode_m,
output [1:0] hsclk1_rpllresetmask_m,
output [7:0] hsclk1_rpllrsvd0_m,
output [7:0] hsclk1_rpllrsvd1_m,
output [25:0] hsclk1_rpllsdmdata_m,
output  hsclk1_rpllsdmtoggle_m,
output  s0_axis_tready_m,
input [31:0] s0_axis_tdata_m,
input  s0_axis_tlast_m,
input  s0_axis_tvalid_m,
output  s1_axis_tready_m,
input [31:0] s1_axis_tdata_m,
input  s1_axis_tlast_m,
input  s1_axis_tvalid_m,
output  s2_axis_tready_m,
input [31:0] s2_axis_tdata_m,
input  s2_axis_tlast_m,
input  s2_axis_tvalid_m,

input ch0_rxprogdivresetdone_m,
input ch1_rxprogdivresetdone_m,
input ch2_rxprogdivresetdone_m,
input ch3_rxprogdivresetdone_m,

input ch4_rxprogdivresetdone_m,
input ch5_rxprogdivresetdone_m,
input ch6_rxprogdivresetdone_m,
input ch7_rxprogdivresetdone_m,

input ch8_rxprogdivresetdone_m,
input ch9_rxprogdivresetdone_m,
input ch10_rxprogdivresetdone_m,
input ch11_rxprogdivresetdone_m,

input ch12_rxprogdivresetdone_m,
input ch13_rxprogdivresetdone_m,
input ch14_rxprogdivresetdone_m,
input ch15_rxprogdivresetdone_m,

input ch0_txprogdivresetdone_m,
input ch1_txprogdivresetdone_m,
input ch2_txprogdivresetdone_m,
input ch3_txprogdivresetdone_m,

input ch4_txprogdivresetdone_m,
input ch5_txprogdivresetdone_m,
input ch6_txprogdivresetdone_m,
input ch7_txprogdivresetdone_m,

input ch8_txprogdivresetdone_m,
input ch9_txprogdivresetdone_m,
input ch10_txprogdivresetdone_m,
input ch11_txprogdivresetdone_m,

input ch12_txprogdivresetdone_m,
input ch13_txprogdivresetdone_m,
input ch14_txprogdivresetdone_m,
input ch15_txprogdivresetdone_m,

input  rxmarginreqack_m,
input [3:0] rxmarginrescmd_m,
input [1:0] rxmarginreslanenum_m,
input [7:0] rxmarginrespayld_m,
input  rxmarginresreq_m,
input  m0_axis_tready_m,
input  m1_axis_tready_m,
input  m2_axis_tready_m,
input  trigackin0_m,
input  trigout0_m,
input  ubinterrupt_m,
input  ubtxuart_m,
output rxmarginclk_m,
output q1_rxmarginclk_m,
output q2_rxmarginclk_m,
output q3_rxmarginclk_m,
output  ch0_mstrxreset_m,
output  ch0_msttxreset_m,
output  ch1_mstrxreset_m,
output  ch1_msttxreset_m,
output  ch2_mstrxreset_m,
output  ch2_msttxreset_m,
output  ch3_mstrxreset_m,
output  ch3_msttxreset_m,

input  ch0_mstrxresetdone_m,
input  ch0_msttxresetdone_m,
input  ch1_mstrxresetdone_m,
input  ch1_msttxresetdone_m,
input  ch2_mstrxresetdone_m,
input  ch2_msttxresetdone_m,
input  ch3_mstrxresetdone_m,
input  ch3_msttxresetdone_m,
output  pcielinkreachtarget_m,
output [5:0] pcieltssm_m,
output  rcalenb_m,
output  refclk0_clktestsig_m,
output  refclk1_clktestsig_m,
output  refclk0_gtrefclkpd_m,
output  refclk1_gtrefclkpd_m,
output [3:0] rxmarginreqcmd_m,
output [1:0] rxmarginreqlanenum_m,
output [7:0] rxmarginreqpayld_m,
output  rxmarginreqreq_m,
output  rxmarginresack_m,
output [31:0] m0_axis_tdata_m,
output  m0_axis_tlast_m,
output  m0_axis_tvalid_m,
output [31:0] m1_axis_tdata_m,
output  m1_axis_tlast_m,
output  m1_axis_tvalid_m,
output [31:0] m2_axis_tdata_m,
output  m2_axis_tlast_m,
output  m2_axis_tvalid_m,
output  trigackout0_m,
output  trigin0_m,
output  ubenable_m,
output [11:0] ubintr_m,
output  ubiolmbrst_m,
output  ubmbrst_m,
output  ubrxuart_m,

// XPIPE Quad 1 Ports

output  q1_altclk_m,
input [31:0] q1_apb3prdata_m,
input  q1_apb3pready_m,
input  q1_apb3pslverr_m,
output [15:0] q1_apb3paddr_m,
output  q1_apb3clk_m,
output q1_axisclk_m,
output  q1_apb3penable_m,
output  q1_apb3presetn_m,
output  q1_apb3psel_m,
output [31:0] q1_apb3pwdata_m,
output  q1_apb3pwrite_m,
output  q1_bgbypassb_m,
output  q1_bgmonitorenb_m,
output  q1_bgpdb_m,
output  q1_bgrcalovrdenb_m,
output [4:0] q1_bgrcalovrd_m,
output  q1_scanclkb_m,
output  q1_scancntrlin_m,
output  q1_scanenb_m,
output [3:0] q1_scanin_m,
output  q1_scanrstb_m,
output  q1_xpscanclk_m,
output  q1_xpscanenb_m,
output [15:0] q1_xpscanin_m,
output  q1_xpscanmodeb_m,
output  q1_xpscanrstb_m,
output  q1_cssdrstb_m,
output  q1_cssdstopclk_m,
output  q1_edtupdateb_m,
input  ch4_txoutclk_m,
input  ch4_rxoutclk_m,
input  ch4_bufgtce_m,
input [3:0] ch4_bufgtcemask_m,
input [11:0] ch4_bufgtdiv_m,
input  ch4_bufgtrst_m,
input [3:0] ch4_bufgtrstmask_m,
input [31:0] ch4_dmonitorout_m,
input  ch4_eyescandataerror_m,
input  ch4_iloresetdone_m,
input [15:0] ch4_pcsrsvdout_m,
input [15:0] ch4_pinrsvdas_m,
input  ch4_phyready_m,
input  ch4_phystatus_m,
input  ch4_resetexception_m,
input [7:0] ch4_rx10gstat_m,
input [2:0] ch4_rxbufstatus_m,
input  ch4_rxbyteisaligned_m,
input  ch4_rxbyterealign_m,
input  ch4_rxcdrlock_m,
input  ch4_rxcdrphdone_m,
input  ch4_rxchanbondseq_m,
input  ch4_rxchanisaligned_m,
input  ch4_rxchanrealign_m,
input [4:0] ch4_rxchbondo_m,
input [1:0] ch4_rxclkcorcnt_m,
input  ch4_rxcominitdet_m,
input  ch4_rxcommadet_m,
input  ch4_rxcomsasdet_m,
input  ch4_rxcomwakedet_m,
input [15:0] ch4_rxctrl0_m,
input [15:0] ch4_rxctrl1_m,
input [7:0] ch4_rxctrl2_m,
input [7:0] ch4_rxctrl3_m,
input [127:0] ch4_rxdata_m,
input [7:0] ch4_rxdataextendrsvd_m,
input [1:0] ch4_rxdatavalid_m,
input  ch4_rxdccdone_m,
input  ch4_rxdlyalignerr_m,
input  ch4_rxdlyalignprog_m,
input  ch4_rxelecidle_m,
input  ch4_rxfinealigndone_m,
input [5:0] ch4_rxheader_m,
input [1:0] ch4_rxheadervalid_m,
input  ch4_rxosintdone_m,
input  ch4_rxosintstarted_m,
input  ch4_rxosintstrobedone_m,
input  ch4_rxosintstrobestarted_m,
input  ch4_rxphaligndone_m,
input  ch4_rxphalignerr_m,
input  ch4_rxphdlyresetdone_m,
input  ch4_rxphsetinitdone_m,
input  ch4_rxphshift180done_m,
input  ch4_rxpmaresetdone_m,
input  ch4_rxprbserr_m,
input  ch4_rxprbslocked_m,
input  ch4_rxresetdone_m,
input  ch4_rxsliderdy_m,
input [1:0] ch4_rxstartofseq_m,
input [2:0] ch4_rxstatus_m,
input  ch4_rxsyncdone_m,
input  ch4_rxvalid_m,
input  ch4_tx10gstat_m,
input [1:0] ch4_txbufstatus_m,
input  ch4_txcomfinish_m,
input  ch4_txdccdone_m,
input  ch4_txdlyalignerr_m,
input  ch4_txdlyalignprog_m,
input  ch4_txphaligndone_m,
input  ch4_txphalignerr_m,
input  ch4_txphalignoutrsvd_m,
input  ch4_txphdlyresetdone_m,
input  ch4_txphshift180done_m,
input  ch4_txpmaresetdone_m,
input  ch4_txresetdone_m,
input  ch4_txsyncdone_m,
output  ch4_cdrbmcdrreq_m,
output  ch4_cdrfreqos_m,
output  ch4_cdrincpctrl_m,
output  ch4_cdrstepdir_m,
output  ch4_cdrstepsq_m,
output  ch4_cdrstepsx_m,
output  ch4_clkrsvd0_m,
output  ch4_clkrsvd1_m,
output  ch4_cssdrstb_m,
output  ch4_cssdstopclk_m,
output  ch4_edtupdateb_m,
output  ch4_dmonfiforeset_m,
output  ch4_dmonitorclk_m,
output  ch4_eyescanreset_m,
output  ch4_eyescantrigger_m,
output [15:0] ch4_gtrsvd_m,
output  ch4_gtrxreset_m,
output  ch4_gttxreset_m,
output  ch4_hsdppcsreset_m,
output  ch4_iloreset_m,
output  ch4_iloresetmask_m,
output [2:0] ch4_loopback_m,
output  ch4_pcierstb_m,
output [15:0] ch4_pcsrsvdin_m,
output  ch4_phyesmadaptsave_m,
output  ch4_rxcdrhold_m,
output  ch4_rxcdrovrden_m,
output  ch4_rxcdrreset_m,
output [4:0] ch4_rxchbondi_m,
output  ch4_rxdapicodeovrden_m,
output  ch4_rxdapicodereset_m,
output  ch4_rxdlyalignreq_m,
output  ch4_rxeqtraining_m,
output  ch4_rxgearboxslip_m,
output  ch4_rxlatclk_m,
output  ch4_rxlpmen_m,
output  ch4_rxmldchaindone_m,
output  ch4_rxmldchainreq_m,
output  ch4_rxmlfinealignreq_m,
output  ch4_rxoobreset_m,
output [4:0] ch4_rxpcsresetmask_m,
output [1:0] ch4_rxpd_m,
output  ch4_rxphalignreq_m,
output [1:0] ch4_rxphalignresetmask_m,
output  ch4_rxphdlypd_m,
output  ch4_rxphdlyreset_m,
output  ch4_rxphsetinitreq_m,
output  ch4_rxphshift180_m,
output [6:0] ch4_rxpmaresetmask_m,
output  ch4_rxpolarity_m,
output  ch4_rxprbscntreset_m,
output [3:0] ch4_rxprbssel_m,
output  ch4_rxprogdivreset_m,
output [7:0] ch4_rxrate_m,
output [1:0] ch4_rxresetmode_m,
output  ch4_rxslide_m,
output  ch4_rxsyncallin_m,
output  ch4_rxtermination_m,
output  ch4_rxuserrdy_m,
output  ch4_rxusrclk_m,
output [19:0] ch4_tstin_m,
output  ch4_txcominit_m,
output  ch4_txcomsas_m,
output  ch4_txcomwake_m,
output [15:0] ch4_txctrl0_m,
output [15:0] ch4_txctrl1_m,
output [7:0] ch4_txctrl2_m,
output  ch4_txdapicodeovrden_m,
output  ch4_txdapicodereset_m,
output [127:0] ch4_txdata_m,
output [7:0] ch4_txdataextendrsvd_m,
output [1:0] ch4_txdeemph_m,
output  ch4_txdetectrx_m,
output [4:0] ch4_txdiffctrl_m,
output  ch4_txdlyalignreq_m,
output  ch4_txelecidle_m,
output [5:0] ch4_txheader_m,
output  ch4_txinhibit_m,
output  ch4_txlatclk_m,
output [6:0] ch4_txmaincursor_m,
output [2:0] ch4_txmargin_m,
output  ch4_txmldchaindone_m,
output  ch4_txmldchainreq_m,
output  ch4_txoneszeros_m,
output  ch4_txpausedelayalign_m,
output  ch4_txpcsresetmask_m,
output [1:0] ch4_txpd_m,
output  ch4_txphalignreq_m,
output [1:0] ch4_txphalignresetmask_m,
output  ch4_txphdlypd_m,
output  ch4_txphdlyreset_m,
output  ch4_txphdlytstclk_m,
output  ch4_txphsetinitreq_m,
output  ch4_txphshift180_m,
output  ch4_txpicodeovrden_m,
output  ch4_txpicodereset_m,
output  ch4_txpippmen_m,
output [4:0] ch4_txpippmstepsize_m,
output  ch4_txpisopd_m,
output [2:0] ch4_txpmaresetmask_m,
output  ch4_txpolarity_m,
output [4:0] ch4_txpostcursor_m,
output  ch4_txprbsforceerr_m,
output [3:0] ch4_txprbssel_m,
output [4:0] ch4_txprecursor_m,
output  ch4_txprogdivreset_m,
output [7:0] ch4_txrate_m,
output [1:0] ch4_txresetmode_m,
output [6:0] ch4_txsequence_m,
output  ch4_txswing_m,
output  ch4_txsyncallin_m,
output  ch4_txuserrdy_m,
output  ch4_txusrclk_m,
output  ch4_scanclkb_m,
output  ch4_scancntrlin_m,
output  ch4_scanenb_m,
output [3:0] ch4_scanin_m,
output  ch4_scanrstb_m,

input  ch5_bufgtce_m,
input [3:0] ch5_bufgtcemask_m,
input [11:0] ch5_bufgtdiv_m,
input  ch5_bufgtrst_m,
input [3:0] ch5_bufgtrstmask_m,
input [31:0] ch5_dmonitorout_m,
input  ch5_eyescandataerror_m,
input  ch5_iloresetdone_m,
input [15:0] ch5_pcsrsvdout_m,
input [15:0] ch5_pinrsvdas_m,
input  ch5_phyready_m,
input  ch5_phystatus_m,
input  ch5_resetexception_m,
input [7:0] ch5_rx10gstat_m,
input [2:0] ch5_rxbufstatus_m,
input  ch5_rxbyteisaligned_m,
input  ch5_rxbyterealign_m,
input  ch5_rxcdrlock_m,
input  ch5_rxcdrphdone_m,
input  ch5_rxchanbondseq_m,
input  ch5_rxchanisaligned_m,
input  ch5_rxchanrealign_m,
input [4:0] ch5_rxchbondo_m,
input [1:0] ch5_rxclkcorcnt_m,
input  ch5_rxcominitdet_m,
input  ch5_rxcommadet_m,
input  ch5_rxcomsasdet_m,
input  ch5_rxcomwakedet_m,
input [15:0] ch5_rxctrl0_m,
input [15:0] ch5_rxctrl1_m,
input [7:0] ch5_rxctrl2_m,
input [7:0] ch5_rxctrl3_m,
input [127:0] ch5_rxdata_m,
input [7:0] ch5_rxdataextendrsvd_m,
input [1:0] ch5_rxdatavalid_m,
input  ch5_rxdccdone_m,
input  ch5_rxdlyalignerr_m,
input  ch5_rxdlyalignprog_m,
input  ch5_rxelecidle_m,
input  ch5_rxfinealigndone_m,
input [5:0] ch5_rxheader_m,
input [1:0] ch5_rxheadervalid_m,
input  ch5_rxosintdone_m,
input  ch5_rxosintstarted_m,
input  ch5_rxosintstrobedone_m,
input  ch5_rxosintstrobestarted_m,
input  ch5_rxphaligndone_m,
input  ch5_rxphalignerr_m,
input  ch5_rxphdlyresetdone_m,
input  ch5_rxphsetinitdone_m,
input  ch5_rxphshift180done_m,
input  ch5_rxpmaresetdone_m,
input  ch5_rxprbserr_m,
input  ch5_rxprbslocked_m,
input  ch5_rxresetdone_m,
input  ch5_rxsliderdy_m,
input [1:0] ch5_rxstartofseq_m,
input [2:0] ch5_rxstatus_m,
input  ch5_rxsyncdone_m,
input  ch5_rxvalid_m,
input  ch5_tx10gstat_m,
input [1:0] ch5_txbufstatus_m,
input  ch5_txcomfinish_m,
input  ch5_txdccdone_m,
input  ch5_txdlyalignerr_m,
input  ch5_txdlyalignprog_m,
input  ch5_txphaligndone_m,
input  ch5_txphalignerr_m,
input  ch5_txphalignoutrsvd_m,
input  ch5_txphdlyresetdone_m,
input  ch5_txphshift180done_m,
input  ch5_txpmaresetdone_m,
input  ch5_txresetdone_m,
input  ch5_txsyncdone_m,
output  ch5_cdrbmcdrreq_m,
output  ch5_cdrfreqos_m,
output  ch5_cdrincpctrl_m,
output  ch5_cdrstepdir_m,
output  ch5_cdrstepsq_m,
output  ch5_cdrstepsx_m,
output  ch5_clkrsvd0_m,
output  ch5_clkrsvd1_m,
output  ch5_cssdrstb_m,
output  ch5_cssdstopclk_m,
output  ch5_edtupdateb_m,
output  ch5_dmonfiforeset_m,
output  ch5_dmonitorclk_m,
output  ch5_eyescanreset_m,
output  ch5_eyescantrigger_m,
output [15:0] ch5_gtrsvd_m,
output  ch5_gtrxreset_m,
output  ch5_gttxreset_m,
output  ch5_hsdppcsreset_m,
output  ch5_iloreset_m,
output  ch5_iloresetmask_m,
output [2:0] ch5_loopback_m,
output  ch5_pcierstb_m,
output [15:0] ch5_pcsrsvdin_m,
output  ch5_phyesmadaptsave_m,
output  ch5_rxcdrhold_m,
output  ch5_rxcdrovrden_m,
output  ch5_rxcdrreset_m,
output [4:0] ch5_rxchbondi_m,
output  ch5_rxdapicodeovrden_m,
output  ch5_rxdapicodereset_m,
output  ch5_rxdlyalignreq_m,
output  ch5_rxeqtraining_m,
output  ch5_rxgearboxslip_m,
output  ch5_rxlatclk_m,
output  ch5_rxlpmen_m,
output  ch5_rxmldchaindone_m,
output  ch5_rxmldchainreq_m,
output  ch5_rxmlfinealignreq_m,
output  ch5_rxoobreset_m,
output [4:0] ch5_rxpcsresetmask_m,
output [1:0] ch5_rxpd_m,
output  ch5_rxphalignreq_m,
output [1:0] ch5_rxphalignresetmask_m,
output  ch5_rxphdlypd_m,
output  ch5_rxphdlyreset_m,
output  ch5_rxphsetinitreq_m,
output  ch5_rxphshift180_m,
output [6:0] ch5_rxpmaresetmask_m,
output  ch5_rxpolarity_m,
output  ch5_rxprbscntreset_m,
output [3:0] ch5_rxprbssel_m,
output  ch5_rxprogdivreset_m,
output [7:0] ch5_rxrate_m,
output [1:0] ch5_rxresetmode_m,
output  ch5_rxslide_m,
output  ch5_rxsyncallin_m,
output  ch5_rxtermination_m,
output  ch5_rxuserrdy_m,
output  ch5_rxusrclk_m,
output [19:0] ch5_tstin_m,
output  ch5_txcominit_m,
output  ch5_txcomsas_m,
output  ch5_txcomwake_m,
output [15:0] ch5_txctrl0_m,
output [15:0] ch5_txctrl1_m,
output [7:0] ch5_txctrl2_m,
output  ch5_txdapicodeovrden_m,
output  ch5_txdapicodereset_m,
output [127:0] ch5_txdata_m,
output [7:0] ch5_txdataextendrsvd_m,
output [1:0] ch5_txdeemph_m,
output  ch5_txdetectrx_m,
output [4:0] ch5_txdiffctrl_m,
output  ch5_txdlyalignreq_m,
output  ch5_txelecidle_m,
output [5:0] ch5_txheader_m,
output  ch5_txinhibit_m,
output  ch5_txlatclk_m,
output [6:0] ch5_txmaincursor_m,
output [2:0] ch5_txmargin_m,
output  ch5_txmldchaindone_m,
output  ch5_txmldchainreq_m,
output  ch5_txoneszeros_m,
output  ch5_txpausedelayalign_m,
output  ch5_txpcsresetmask_m,
output [1:0] ch5_txpd_m,
output  ch5_txphalignreq_m,
output [1:0] ch5_txphalignresetmask_m,
output  ch5_txphdlypd_m,
output  ch5_txphdlyreset_m,
output  ch5_txphdlytstclk_m,
output  ch5_txphsetinitreq_m,
output  ch5_txphshift180_m,
output  ch5_txpicodeovrden_m,
output  ch5_txpicodereset_m,
output  ch5_txpippmen_m,
output [4:0] ch5_txpippmstepsize_m,
output  ch5_txpisopd_m,
output [2:0] ch5_txpmaresetmask_m,
output  ch5_txpolarity_m,
output [4:0] ch5_txpostcursor_m,
output  ch5_txprbsforceerr_m,
output [3:0] ch5_txprbssel_m,
output [4:0] ch5_txprecursor_m,
output  ch5_txprogdivreset_m,
output [7:0] ch5_txrate_m,
output [1:0] ch5_txresetmode_m,
output [6:0] ch5_txsequence_m,
output  ch5_txswing_m,
output  ch5_txsyncallin_m,
output  ch5_txuserrdy_m,
output  ch5_txusrclk_m,
output  ch5_scanclkb_m,
output  ch5_scancntrlin_m,
output  ch5_scanenb_m,
output [3:0] ch5_scanin_m,
output  ch5_scanrstb_m,

input  ch6_bufgtce_m,
input [3:0] ch6_bufgtcemask_m,
input [11:0] ch6_bufgtdiv_m,
input  ch6_bufgtrst_m,
input [3:0] ch6_bufgtrstmask_m,
input [31:0] ch6_dmonitorout_m,
input  ch6_eyescandataerror_m,
input  ch6_iloresetdone_m,
input [15:0] ch6_pcsrsvdout_m,
input [15:0] ch6_pinrsvdas_m,
input  ch6_phyready_m,
input  ch6_phystatus_m,
input  ch6_resetexception_m,
input [7:0] ch6_rx10gstat_m,
input [2:0] ch6_rxbufstatus_m,
input  ch6_rxbyteisaligned_m,
input  ch6_rxbyterealign_m,
input  ch6_rxcdrlock_m,
input  ch6_rxcdrphdone_m,
input  ch6_rxchanbondseq_m,
input  ch6_rxchanisaligned_m,
input  ch6_rxchanrealign_m,
input [4:0] ch6_rxchbondo_m,
input [1:0] ch6_rxclkcorcnt_m,
input  ch6_rxcominitdet_m,
input  ch6_rxcommadet_m,
input  ch6_rxcomsasdet_m,
input  ch6_rxcomwakedet_m,
input [15:0] ch6_rxctrl0_m,
input [15:0] ch6_rxctrl1_m,
input [7:0] ch6_rxctrl2_m,
input [7:0] ch6_rxctrl3_m,
input [127:0] ch6_rxdata_m,
input [7:0] ch6_rxdataextendrsvd_m,
input [1:0] ch6_rxdatavalid_m,
input  ch6_rxdccdone_m,
input  ch6_rxdlyalignerr_m,
input  ch6_rxdlyalignprog_m,
input  ch6_rxelecidle_m,
input  ch6_rxfinealigndone_m,
input [5:0] ch6_rxheader_m,
input [1:0] ch6_rxheadervalid_m,
input  ch6_rxosintdone_m,
input  ch6_rxosintstarted_m,
input  ch6_rxosintstrobedone_m,
input  ch6_rxosintstrobestarted_m,
input  ch6_rxphaligndone_m,
input  ch6_rxphalignerr_m,
input  ch6_rxphdlyresetdone_m,
input  ch6_rxphsetinitdone_m,
input  ch6_rxphshift180done_m,
input  ch6_rxpmaresetdone_m,
input  ch6_rxprbserr_m,
input  ch6_rxprbslocked_m,
input  ch6_rxresetdone_m,
input  ch6_rxsliderdy_m,
input [1:0] ch6_rxstartofseq_m,
input [2:0] ch6_rxstatus_m,
input  ch6_rxsyncdone_m,
input  ch6_rxvalid_m,
input  ch6_tx10gstat_m,
input [1:0] ch6_txbufstatus_m,
input  ch6_txcomfinish_m,
input  ch6_txdccdone_m,
input  ch6_txdlyalignerr_m,
input  ch6_txdlyalignprog_m,
input  ch6_txphaligndone_m,
input  ch6_txphalignerr_m,
input  ch6_txphalignoutrsvd_m,
input  ch6_txphdlyresetdone_m,
input  ch6_txphshift180done_m,
input  ch6_txpmaresetdone_m,
input  ch6_txresetdone_m,
input  ch6_txsyncdone_m,
output  ch6_cdrbmcdrreq_m,
output  ch6_cdrfreqos_m,
output  ch6_cdrincpctrl_m,
output  ch6_cdrstepdir_m,
output  ch6_cdrstepsq_m,
output  ch6_cdrstepsx_m,
output  ch6_clkrsvd0_m,
output  ch6_clkrsvd1_m,
output  ch6_cssdrstb_m,
output  ch6_cssdstopclk_m,
output  ch6_edtupdateb_m,
output  ch6_dmonfiforeset_m,
output  ch6_dmonitorclk_m,
output  ch6_eyescanreset_m,
output  ch6_eyescantrigger_m,
output [15:0] ch6_gtrsvd_m,
output  ch6_gtrxreset_m,
output  ch6_gttxreset_m,
output  ch6_hsdppcsreset_m,
output  ch6_iloreset_m,
output  ch6_iloresetmask_m,
output [2:0] ch6_loopback_m,
output  ch6_pcierstb_m,
output [15:0] ch6_pcsrsvdin_m,
output  ch6_phyesmadaptsave_m,
output  ch6_rxcdrhold_m,
output  ch6_rxcdrovrden_m,
output  ch6_rxcdrreset_m,
output [4:0] ch6_rxchbondi_m,
output  ch6_rxdapicodeovrden_m,
output  ch6_rxdapicodereset_m,
output  ch6_rxdlyalignreq_m,
output  ch6_rxeqtraining_m,
output  ch6_rxgearboxslip_m,
output  ch6_rxlatclk_m,
output  ch6_rxlpmen_m,
output  ch6_rxmldchaindone_m,
output  ch6_rxmldchainreq_m,
output  ch6_rxmlfinealignreq_m,
output  ch6_rxoobreset_m,
output [4:0] ch6_rxpcsresetmask_m,
output [1:0] ch6_rxpd_m,
output  ch6_rxphalignreq_m,
output [1:0] ch6_rxphalignresetmask_m,
output  ch6_rxphdlypd_m,
output  ch6_rxphdlyreset_m,
output  ch6_rxphsetinitreq_m,
output  ch6_rxphshift180_m,
output [6:0] ch6_rxpmaresetmask_m,
output  ch6_rxpolarity_m,
output  ch6_rxprbscntreset_m,
output [3:0] ch6_rxprbssel_m,
output  ch6_rxprogdivreset_m,
output [7:0] ch6_rxrate_m,
output [1:0] ch6_rxresetmode_m,
output  ch6_rxslide_m,
output  ch6_rxsyncallin_m,
output  ch6_rxtermination_m,
output  ch6_rxuserrdy_m,
output  ch6_rxusrclk_m,
output [19:0] ch6_tstin_m,
output  ch6_txcominit_m,
output  ch6_txcomsas_m,
output  ch6_txcomwake_m,
output [15:0] ch6_txctrl0_m,
output [15:0] ch6_txctrl1_m,
output [7:0] ch6_txctrl2_m,
output  ch6_txdapicodeovrden_m,
output  ch6_txdapicodereset_m,
output [127:0] ch6_txdata_m,
output [7:0] ch6_txdataextendrsvd_m,
output [1:0] ch6_txdeemph_m,
output  ch6_txdetectrx_m,
output [4:0] ch6_txdiffctrl_m,
output  ch6_txdlyalignreq_m,
output  ch6_txelecidle_m,
output [5:0] ch6_txheader_m,
output  ch6_txinhibit_m,
output  ch6_txlatclk_m,
output [6:0] ch6_txmaincursor_m,
output [2:0] ch6_txmargin_m,
output  ch6_txmldchaindone_m,
output  ch6_txmldchainreq_m,
output  ch6_txoneszeros_m,
output  ch6_txpausedelayalign_m,
output  ch6_txpcsresetmask_m,
output [1:0] ch6_txpd_m,
output  ch6_txphalignreq_m,
output [1:0] ch6_txphalignresetmask_m,
output  ch6_txphdlypd_m,
output  ch6_txphdlyreset_m,
output  ch6_txphdlytstclk_m,
output  ch6_txphsetinitreq_m,
output  ch6_txphshift180_m,
output  ch6_txpicodeovrden_m,
output  ch6_txpicodereset_m,
output  ch6_txpippmen_m,
output [4:0] ch6_txpippmstepsize_m,
output  ch6_txpisopd_m,
output [2:0] ch6_txpmaresetmask_m,
output  ch6_txpolarity_m,
output [4:0] ch6_txpostcursor_m,
output  ch6_txprbsforceerr_m,
output [3:0] ch6_txprbssel_m,
output [4:0] ch6_txprecursor_m,
output  ch6_txprogdivreset_m,
output [7:0] ch6_txrate_m,
output [1:0] ch6_txresetmode_m,
output [6:0] ch6_txsequence_m,
output  ch6_txswing_m,
output  ch6_txsyncallin_m,
output  ch6_txuserrdy_m,
output  ch6_txusrclk_m,
output  ch6_scanclkb_m,
output  ch6_scancntrlin_m,
output  ch6_scanenb_m,
output [3:0] ch6_scanin_m,
output  ch6_scanrstb_m,

input  ch7_bufgtce_m,
input [3:0] ch7_bufgtcemask_m,
input [11:0] ch7_bufgtdiv_m,
input  ch7_bufgtrst_m,
input [3:0] ch7_bufgtrstmask_m,
input [31:0] ch7_dmonitorout_m,
input  ch7_eyescandataerror_m,
input  ch7_iloresetdone_m,
input [15:0] ch7_pcsrsvdout_m,
input [15:0] ch7_pinrsvdas_m,
input  ch7_phyready_m,
input  ch7_phystatus_m,
input  ch7_resetexception_m,
input [7:0] ch7_rx10gstat_m,
input [2:0] ch7_rxbufstatus_m,
input  ch7_rxbyteisaligned_m,
input  ch7_rxbyterealign_m,
input  ch7_rxcdrlock_m,
input  ch7_rxcdrphdone_m,
input  ch7_rxchanbondseq_m,
input  ch7_rxchanisaligned_m,
input  ch7_rxchanrealign_m,
input [4:0] ch7_rxchbondo_m,
input [1:0] ch7_rxclkcorcnt_m,
input  ch7_rxcominitdet_m,
input  ch7_rxcommadet_m,
input  ch7_rxcomsasdet_m,
input  ch7_rxcomwakedet_m,
input [15:0] ch7_rxctrl0_m,
input [15:0] ch7_rxctrl1_m,
input [7:0] ch7_rxctrl2_m,
input [7:0] ch7_rxctrl3_m,
input [127:0] ch7_rxdata_m,
input [7:0] ch7_rxdataextendrsvd_m,
input [1:0] ch7_rxdatavalid_m,
input  ch7_rxdccdone_m,
input  ch7_rxdlyalignerr_m,
input  ch7_rxdlyalignprog_m,
input  ch7_rxelecidle_m,
input  ch7_rxfinealigndone_m,
input [5:0] ch7_rxheader_m,
input [1:0] ch7_rxheadervalid_m,
input  ch7_rxosintdone_m,
input  ch7_rxosintstarted_m,
input  ch7_rxosintstrobedone_m,
input  ch7_rxosintstrobestarted_m,
input  ch7_rxphaligndone_m,
input  ch7_rxphalignerr_m,
input  ch7_rxphdlyresetdone_m,
input  ch7_rxphsetinitdone_m,
input  ch7_rxphshift180done_m,
input  ch7_rxpmaresetdone_m,
input  ch7_rxprbserr_m,
input  ch7_rxprbslocked_m,
input  ch7_rxresetdone_m,
input  ch7_rxsliderdy_m,
input [1:0] ch7_rxstartofseq_m,
input [2:0] ch7_rxstatus_m,
input  ch7_rxsyncdone_m,
input  ch7_rxvalid_m,
input  ch7_tx10gstat_m,
input [1:0] ch7_txbufstatus_m,
input  ch7_txcomfinish_m,
input  ch7_txdccdone_m,
input  ch7_txdlyalignerr_m,
input  ch7_txdlyalignprog_m,
input  ch7_txphaligndone_m,
input  ch7_txphalignerr_m,
input  ch7_txphalignoutrsvd_m,
input  ch7_txphdlyresetdone_m,
input  ch7_txphshift180done_m,
input  ch7_txpmaresetdone_m,
input  ch7_txresetdone_m,
input  ch7_txsyncdone_m,
output  ch7_cdrbmcdrreq_m,
output  ch7_cdrfreqos_m,
output  ch7_cdrincpctrl_m,
output  ch7_cdrstepdir_m,
output  ch7_cdrstepsq_m,
output  ch7_cdrstepsx_m,
output  ch7_clkrsvd0_m,
output  ch7_clkrsvd1_m,
output  ch7_cssdrstb_m,
output  ch7_cssdstopclk_m,
output  ch7_edtupdateb_m,
output  ch7_dmonfiforeset_m,
output  ch7_dmonitorclk_m,
output  ch7_eyescanreset_m,
output  ch7_eyescantrigger_m,
output [15:0] ch7_gtrsvd_m,
output  ch7_gtrxreset_m,
output  ch7_gttxreset_m,
output  ch7_hsdppcsreset_m,
output  ch7_iloreset_m,
output  ch7_iloresetmask_m,
output [2:0] ch7_loopback_m,
output  ch7_pcierstb_m,
output [15:0] ch7_pcsrsvdin_m,
output  ch7_phyesmadaptsave_m,
output  ch7_rxcdrhold_m,
output  ch7_rxcdrovrden_m,
output  ch7_rxcdrreset_m,
output [4:0] ch7_rxchbondi_m,
output  ch7_rxdapicodeovrden_m,
output  ch7_rxdapicodereset_m,
output  ch7_rxdlyalignreq_m,
output  ch7_rxeqtraining_m,
output  ch7_rxgearboxslip_m,
output  ch7_rxlatclk_m,
output  ch7_rxlpmen_m,
output  ch7_rxmldchaindone_m,
output  ch7_rxmldchainreq_m,
output  ch7_rxmlfinealignreq_m,
output  ch7_rxoobreset_m,
output [4:0] ch7_rxpcsresetmask_m,
output [1:0] ch7_rxpd_m,
output  ch7_rxphalignreq_m,
output [1:0] ch7_rxphalignresetmask_m,
output  ch7_rxphdlypd_m,
output  ch7_rxphdlyreset_m,
output  ch7_rxphsetinitreq_m,
output  ch7_rxphshift180_m,
output [6:0] ch7_rxpmaresetmask_m,
output  ch7_rxpolarity_m,
output  ch7_rxprbscntreset_m,
output [3:0] ch7_rxprbssel_m,
output  ch7_rxprogdivreset_m,
output [7:0] ch7_rxrate_m,
output [1:0] ch7_rxresetmode_m,
output  ch7_rxslide_m,
output  ch7_rxsyncallin_m,
output  ch7_rxtermination_m,
output  ch7_rxuserrdy_m,
output  ch7_rxusrclk_m,
output [19:0] ch7_tstin_m,
output  ch7_txcominit_m,
output  ch7_txcomsas_m,
output  ch7_txcomwake_m,
output [15:0] ch7_txctrl0_m,
output [15:0] ch7_txctrl1_m,
output [7:0] ch7_txctrl2_m,
output  ch7_txdapicodeovrden_m,
output  ch7_txdapicodereset_m,
output [127:0] ch7_txdata_m,
output [7:0] ch7_txdataextendrsvd_m,
output [1:0] ch7_txdeemph_m,
output  ch7_txdetectrx_m,
output [4:0] ch7_txdiffctrl_m,
output  ch7_txdlyalignreq_m,
output  ch7_txelecidle_m,
output [5:0] ch7_txheader_m,
output  ch7_txinhibit_m,
output  ch7_txlatclk_m,
output [6:0] ch7_txmaincursor_m,
output [2:0] ch7_txmargin_m,
output  ch7_txmldchaindone_m,
output  ch7_txmldchainreq_m,
output  ch7_txoneszeros_m,
output  ch7_txpausedelayalign_m,
output  ch7_txpcsresetmask_m,
output [1:0] ch7_txpd_m,
output  ch7_txphalignreq_m,
output [1:0] ch7_txphalignresetmask_m,
output  ch7_txphdlypd_m,
output  ch7_txphdlyreset_m,
output  ch7_txphdlytstclk_m,
output  ch7_txphsetinitreq_m,
output  ch7_txphshift180_m,
output  ch7_txpicodeovrden_m,
output  ch7_txpicodereset_m,
output  ch7_txpippmen_m,
output [4:0] ch7_txpippmstepsize_m,
output  ch7_txpisopd_m,
output [2:0] ch7_txpmaresetmask_m,
output  ch7_txpolarity_m,
output [4:0] ch7_txpostcursor_m,
output  ch7_txprbsforceerr_m,
output [3:0] ch7_txprbssel_m,
output [4:0] ch7_txprecursor_m,
output  ch7_txprogdivreset_m,
output [7:0] ch7_txrate_m,
output [1:0] ch7_txresetmode_m,
output [6:0] ch7_txsequence_m,
output  ch7_txswing_m,
output  ch7_txsyncallin_m,
output  ch7_txuserrdy_m,
output  ch7_txusrclk_m,
output  ch7_scanclkb_m,
output  ch7_scancntrlin_m,
output  ch7_scanenb_m,
output [3:0] ch7_scanin_m,
output  ch7_scanrstb_m,

input  q1_correcterr_m,
input [31:0] q1_ctrlrsvdout_m,
input [15:0] q1_debugtracetdata_m,
input  q1_debugtracetvalid_m,
input  q1_uncorrecterr_m,
//input  q1_xpipe_bufgtce_m,
input [15:0] q1_gpo_m,
input  q1_gtpowergood_m,
input  q1_hsclk0_lcpllfbclklost_m,
input  q1_hsclk0_lcplllock_m,
input  q1_hsclk0_lcpllrefclklost_m,
input  q1_hsclk0_lcpllrefclkmonitor_m,
input [7:0] q1_hsclk0_lcpllrsvdout_m,
input  q1_hsclk0_rpllfbclklost_m,
input  q1_hsclk0_rplllock_m,
input  q1_hsclk0_rpllrefclklost_m,
input  q1_hsclk0_rpllrefclkmonitor_m,
input [7:0] q1_hsclk0_rpllrsvdout_m,
input  q1_hsclk1_lcpllfbclklost_m,
input  q1_hsclk1_lcplllock_m,
input  q1_hsclk1_lcpllrefclklost_m,
input  q1_hsclk1_lcpllrefclkmonitor_m,

input [7:0] q1_hsclk1_lcpllrsvdout_m,
input  q1_hsclk1_rpllfbclklost_m,
input  q1_hsclk1_rplllock_m,
input  q1_hsclk1_rpllrefclklost_m,
input  q1_hsclk1_rpllrefclkmonitor_m,
input [7:0] q1_hsclk1_rpllrsvdout_m,
output [15:0] q1_ctrlrsvdin0_m,
output [13:0] q1_ctrlrsvdin1_m,

output  q1_debugtraceclk_m,
output  q1_debugtracetready_m,
output [15:0] q1_gpi_m,
output  q1_hsclk0_lcpllclkrsvd0_m,
output  q1_hsclk0_lcpllclkrsvd1_m,
output [7:0] q1_hsclk0_lcpllfbdiv_m,
output  q1_hsclk0_lcpllpd_m,
output [2:0] q1_hsclk0_lcpllrefclksel_m,
output  q1_hsclk0_lcpllreset_m,
output  q1_hsclk0_lcpllresetbypassmode_m,
output [1:0] q1_hsclk0_lcpllresetmask_m,
output [7:0] q1_hsclk0_lcpllrsvd0_m,
output [7:0] q1_hsclk0_lcpllrsvd1_m,
output [25:0] q1_hsclk0_lcpllsdmdata_m,
output  q1_hsclk0_lcpllsdmtoggle_m,
output  q1_hsclk0_rpllclkrsvd0_m,
output  q1_hsclk0_rpllclkrsvd1_m,
output [7:0] q1_hsclk0_rpllfbdiv_m,
output  q1_hsclk0_rpllpd_m,
output [2:0] q1_hsclk0_rpllrefclksel_m,
output  q1_hsclk0_rpllreset_m,
output  q1_hsclk0_rpllresetbypassmode_m,
output [1:0] q1_hsclk0_rpllresetmask_m,
output [7:0] q1_hsclk0_rpllrsvd0_m,
output [7:0] q1_hsclk0_rpllrsvd1_m,
output [25:0] q1_hsclk0_rpllsdmdata_m,
output  q1_hsclk0_rpllsdmtoggle_m,
output  q1_hsclk1_lcpllclkrsvd0_m,
output  q1_hsclk1_lcpllclkrsvd1_m,
output [7:0] q1_hsclk1_lcpllfbdiv_m,
output  q1_hsclk1_lcpllpd_m,
output [2:0] q1_hsclk1_lcpllrefclksel_m,
output  q1_hsclk1_lcpllreset_m,
output  q1_hsclk1_lcpllresetbypassmode_m,
output [1:0] q1_hsclk1_lcpllresetmask_m,
output [7:0] q1_hsclk1_lcpllrsvd0_m,
output [7:0] q1_hsclk1_lcpllrsvd1_m,
output [25:0] q1_hsclk1_lcpllsdmdata_m,
output  q1_hsclk1_lcpllsdmtoggle_m,
output  q1_hsclk1_rpllclkrsvd0_m,
output  q1_hsclk1_rpllclkrsvd1_m,
output [7:0] q1_hsclk1_rpllfbdiv_m,
output  q1_hsclk1_rpllpd_m,
output [2:0] q1_hsclk1_rpllrefclksel_m,
output  q1_hsclk1_rpllreset_m,
output  q1_hsclk1_rpllresetbypassmode_m,
output [1:0] q1_hsclk1_rpllresetmask_m,
output [7:0] q1_hsclk1_rpllrsvd0_m,
output [7:0] q1_hsclk1_rpllrsvd1_m,
output [25:0] q1_hsclk1_rpllsdmdata_m,
output  q1_hsclk1_rpllsdmtoggle_m,
output  s3_axis_tready_m,
input [31:0] s3_axis_tdata_m,
input  s3_axis_tlast_m,
input  s3_axis_tvalid_m,
output  s4_axis_tready_m,
input [31:0] s4_axis_tdata_m,
input  s4_axis_tlast_m,
input  s4_axis_tvalid_m,
output  s5_axis_tready_m,
input [31:0] s5_axis_tdata_m,
input  s5_axis_tlast_m,
input  s5_axis_tvalid_m,
input  q1_rxmarginreqack_m,
input [3:0] q1_rxmarginrescmd_m,
input [1:0] q1_rxmarginreslanenum_m,
input [7:0] q1_rxmarginrespayld_m,
input  q1_rxmarginresreq_m,
input  m3_axis_tready_m,
input  m4_axis_tready_m,
input  m5_axis_tready_m,
input  q1_trigackin0_m,
input  q1_trigout0_m,
input  q1_ubinterrupt_m,
input  q1_ubtxuart_m,
output  ch4_mstrxreset_m,
output  ch4_msttxreset_m,
output  ch5_mstrxreset_m,
output  ch5_msttxreset_m,
output  ch6_mstrxreset_m,
output  ch6_msttxreset_m,
output  ch7_mstrxreset_m,
output  ch7_msttxreset_m,

input  ch4_mstrxresetdone_m,
input  ch4_msttxresetdone_m,
input  ch5_mstrxresetdone_m,
input  ch5_msttxresetdone_m,
input  ch6_mstrxresetdone_m,
input  ch6_msttxresetdone_m,
input  ch7_mstrxresetdone_m,
input  ch7_msttxresetdone_m,
output  q1_pcielinkreachtarget_m,
output [5:0] q1_pcieltssm_m,
output  q1_rcalenb_m,
output  q1_refclk0_clktestsig_m,
output  q1_refclk1_clktestsig_m,
output  q1_refclk0_gtrefclkpd_m,
output  q1_refclk1_gtrefclkpd_m,
output [3:0] q1_rxmarginreqcmd_m,
output [1:0] q1_rxmarginreqlanenum_m,
output [7:0] q1_rxmarginreqpayld_m,
output  q1_rxmarginreqreq_m,
output  q1_rxmarginresack_m,
output [31:0] m3_axis_tdata_m,
output  m3_axis_tlast_m,
output  m3_axis_tvalid_m,
output [31:0] m4_axis_tdata_m,
output  m4_axis_tlast_m,
output  m4_axis_tvalid_m,
output [31:0] m5_axis_tdata_m,
output  m5_axis_tlast_m,
output  m5_axis_tvalid_m,
output  q1_trigackout0_m,
output  q1_trigin0_m,
output  q1_ubenable_m,
output [11:0] q1_ubintr_m,
output  q1_ubiolmbrst_m,
output  q1_ubmbrst_m,
output  q1_ubrxuart_m,

// Quad 2

output  q2_altclk_m,
input [31:0] q2_apb3prdata_m,
input  q2_apb3pready_m,
input  q2_apb3pslverr_m,
output [15:0] q2_apb3paddr_m,
output  q2_apb3clk_m,
output q2_axisclk_m,
output  q2_apb3penable_m,
output  q2_apb3presetn_m,
output  q2_apb3psel_m,
output [31:0] q2_apb3pwdata_m,
output  q2_apb3pwrite_m,
output  q2_bgbypassb_m,
output  q2_bgmonitorenb_m,
output  q2_bgpdb_m,
output  q2_bgrcalovrdenb_m,
output [4:0] q2_bgrcalovrd_m,
output  q2_scanclkb_m,
output  q2_scancntrlin_m,
output  q2_scanenb_m,
output [3:0] q2_scanin_m,
output  q2_scanrstb_m,
output  q2_xpscanclk_m,
output  q2_xpscanenb_m,
output [15:0] q2_xpscanin_m,
output  q2_xpscanmodeb_m,
output  q2_xpscanrstb_m,
output  q2_cssdrstb_m,
output  q2_cssdstopclk_m,
output  q2_edtupdateb_m,
input  ch8_txoutclk_m,
input  ch8_rxoutclk_m,
input  ch8_bufgtce_m,
input [3:0] ch8_bufgtcemask_m,
input [11:0] ch8_bufgtdiv_m,
input  ch8_bufgtrst_m,
input [3:0] ch8_bufgtrstmask_m,
input [31:0] ch8_dmonitorout_m,
input  ch8_eyescandataerror_m,
input  ch8_iloresetdone_m,
input [15:0] ch8_pcsrsvdout_m,
input [15:0] ch8_pinrsvdas_m,
input  ch8_phyready_m,
input  ch8_phystatus_m,
input  ch8_resetexception_m,
input [7:0] ch8_rx10gstat_m,
input [2:0] ch8_rxbufstatus_m,
input  ch8_rxbyteisaligned_m,
input  ch8_rxbyterealign_m,
input  ch8_rxcdrlock_m,
input  ch8_rxcdrphdone_m,
input  ch8_rxchanbondseq_m,
input  ch8_rxchanisaligned_m,
input  ch8_rxchanrealign_m,
input [4:0] ch8_rxchbondo_m,
input [1:0] ch8_rxclkcorcnt_m,
input  ch8_rxcominitdet_m,
input  ch8_rxcommadet_m,
input  ch8_rxcomsasdet_m,
input  ch8_rxcomwakedet_m,
input [15:0] ch8_rxctrl0_m,
input [15:0] ch8_rxctrl1_m,
input [7:0] ch8_rxctrl2_m,
input [7:0] ch8_rxctrl3_m,
input [127:0] ch8_rxdata_m,
input [7:0] ch8_rxdataextendrsvd_m,
input [1:0] ch8_rxdatavalid_m,
input  ch8_rxdccdone_m,
input  ch8_rxdlyalignerr_m,
input  ch8_rxdlyalignprog_m,
input  ch8_rxelecidle_m,
input  ch8_rxfinealigndone_m,
input [5:0] ch8_rxheader_m,
input [1:0] ch8_rxheadervalid_m,
input  ch8_rxosintdone_m,
input  ch8_rxosintstarted_m,
input  ch8_rxosintstrobedone_m,
input  ch8_rxosintstrobestarted_m,
input  ch8_rxphaligndone_m,
input  ch8_rxphalignerr_m,
input  ch8_rxphdlyresetdone_m,
input  ch8_rxphsetinitdone_m,
input  ch8_rxphshift180done_m,
input  ch8_rxpmaresetdone_m,
input  ch8_rxprbserr_m,
input  ch8_rxprbslocked_m,
input  ch8_rxresetdone_m,
input  ch8_rxsliderdy_m,
input [1:0] ch8_rxstartofseq_m,
input [2:0] ch8_rxstatus_m,
input  ch8_rxsyncdone_m,
input  ch8_rxvalid_m,
input  ch8_tx10gstat_m,
input [1:0] ch8_txbufstatus_m,
input  ch8_txcomfinish_m,
input  ch8_txdccdone_m,
input  ch8_txdlyalignerr_m,
input  ch8_txdlyalignprog_m,
input  ch8_txphaligndone_m,
input  ch8_txphalignerr_m,
input  ch8_txphalignoutrsvd_m,
input  ch8_txphdlyresetdone_m,
input  ch8_txphshift180done_m,
input  ch8_txpmaresetdone_m,
input  ch8_txresetdone_m,
input  ch8_txsyncdone_m,
output  ch8_cdrbmcdrreq_m,
output  ch8_cdrfreqos_m,
output  ch8_cdrincpctrl_m,
output  ch8_cdrstepdir_m,
output  ch8_cdrstepsq_m,
output  ch8_cdrstepsx_m,
output  ch8_clkrsvd0_m,
output  ch8_clkrsvd1_m,
output  ch8_cssdrstb_m,
output  ch8_cssdstopclk_m,
output  ch8_edtupdateb_m,
output  ch8_dmonfiforeset_m,
output  ch8_dmonitorclk_m,
output  ch8_eyescanreset_m,
output  ch8_eyescantrigger_m,
output [15:0] ch8_gtrsvd_m,
output  ch8_gtrxreset_m,
output  ch8_gttxreset_m,
output  ch8_hsdppcsreset_m,
output  ch8_iloreset_m,
output  ch8_iloresetmask_m,
output [2:0] ch8_loopback_m,
output  ch8_pcierstb_m,
output [15:0] ch8_pcsrsvdin_m,
output  ch8_phyesmadaptsave_m,
output  ch8_rxcdrhold_m,
output  ch8_rxcdrovrden_m,
output  ch8_rxcdrreset_m,
output [4:0] ch8_rxchbondi_m,
output  ch8_rxdapicodeovrden_m,
output  ch8_rxdapicodereset_m,
output  ch8_rxdlyalignreq_m,
output  ch8_rxeqtraining_m,
output  ch8_rxgearboxslip_m,
output  ch8_rxlatclk_m,
output  ch8_rxlpmen_m,
output  ch8_rxmldchaindone_m,
output  ch8_rxmldchainreq_m,
output  ch8_rxmlfinealignreq_m,
output  ch8_rxoobreset_m,
output [4:0] ch8_rxpcsresetmask_m,
output [1:0] ch8_rxpd_m,
output  ch8_rxphalignreq_m,
output [1:0] ch8_rxphalignresetmask_m,
output  ch8_rxphdlypd_m,
output  ch8_rxphdlyreset_m,
output  ch8_rxphsetinitreq_m,
output  ch8_rxphshift180_m,
output [6:0] ch8_rxpmaresetmask_m,
output  ch8_rxpolarity_m,
output  ch8_rxprbscntreset_m,
output [3:0] ch8_rxprbssel_m,
output  ch8_rxprogdivreset_m,
output [7:0] ch8_rxrate_m,
output [1:0] ch8_rxresetmode_m,
output  ch8_rxslide_m,
output  ch8_rxsyncallin_m,
output  ch8_rxtermination_m,
output  ch8_rxuserrdy_m,
output  ch8_rxusrclk_m,
output [19:0] ch8_tstin_m,
output  ch8_txcominit_m,
output  ch8_txcomsas_m,
output  ch8_txcomwake_m,
output [15:0] ch8_txctrl0_m,
output [15:0] ch8_txctrl1_m,
output [7:0] ch8_txctrl2_m,
output  ch8_txdapicodeovrden_m,
output  ch8_txdapicodereset_m,
output [127:0] ch8_txdata_m,
output [7:0] ch8_txdataextendrsvd_m,
output [1:0] ch8_txdeemph_m,
output  ch8_txdetectrx_m,
output [4:0] ch8_txdiffctrl_m,
output  ch8_txdlyalignreq_m,
output  ch8_txelecidle_m,
output [5:0] ch8_txheader_m,
output  ch8_txinhibit_m,
output  ch8_txlatclk_m,
output [6:0] ch8_txmaincursor_m,
output [2:0] ch8_txmargin_m,
output  ch8_txmldchaindone_m,
output  ch8_txmldchainreq_m,
output  ch8_txoneszeros_m,
output  ch8_txpausedelayalign_m,
output  ch8_txpcsresetmask_m,
output [1:0] ch8_txpd_m,
output  ch8_txphalignreq_m,
output [1:0] ch8_txphalignresetmask_m,
output  ch8_txphdlypd_m,
output  ch8_txphdlyreset_m,
output  ch8_txphdlytstclk_m,
output  ch8_txphsetinitreq_m,
output  ch8_txphshift180_m,
output  ch8_txpicodeovrden_m,
output  ch8_txpicodereset_m,
output  ch8_txpippmen_m,
output [4:0] ch8_txpippmstepsize_m,
output  ch8_txpisopd_m,
output [2:0] ch8_txpmaresetmask_m,
output  ch8_txpolarity_m,
output [4:0] ch8_txpostcursor_m,
output  ch8_txprbsforceerr_m,
output [3:0] ch8_txprbssel_m,
output [4:0] ch8_txprecursor_m,
output  ch8_txprogdivreset_m,
output [7:0] ch8_txrate_m,
output [1:0] ch8_txresetmode_m,
output [6:0] ch8_txsequence_m,
output  ch8_txswing_m,
output  ch8_txsyncallin_m,
output  ch8_txuserrdy_m,
output  ch8_txusrclk_m,
output  ch8_scanclkb_m,
output  ch8_scancntrlin_m,
output  ch8_scanenb_m,
output [3:0] ch8_scanin_m,
output  ch8_scanrstb_m,

input  ch9_bufgtce_m,
input [3:0] ch9_bufgtcemask_m,
input [11:0] ch9_bufgtdiv_m,
input  ch9_bufgtrst_m,
input [3:0] ch9_bufgtrstmask_m,
input [31:0] ch9_dmonitorout_m,
input  ch9_eyescandataerror_m,
input  ch9_iloresetdone_m,
input [15:0] ch9_pcsrsvdout_m,
input [15:0] ch9_pinrsvdas_m,
input  ch9_phyready_m,
input  ch9_phystatus_m,
input  ch9_resetexception_m,
input [7:0] ch9_rx10gstat_m,
input [2:0] ch9_rxbufstatus_m,
input  ch9_rxbyteisaligned_m,
input  ch9_rxbyterealign_m,
input  ch9_rxcdrlock_m,
input  ch9_rxcdrphdone_m,
input  ch9_rxchanbondseq_m,
input  ch9_rxchanisaligned_m,
input  ch9_rxchanrealign_m,
input [4:0] ch9_rxchbondo_m,
input [1:0] ch9_rxclkcorcnt_m,
input  ch9_rxcominitdet_m,
input  ch9_rxcommadet_m,
input  ch9_rxcomsasdet_m,
input  ch9_rxcomwakedet_m,
input [15:0] ch9_rxctrl0_m,
input [15:0] ch9_rxctrl1_m,
input [7:0] ch9_rxctrl2_m,
input [7:0] ch9_rxctrl3_m,
input [127:0] ch9_rxdata_m,
input [7:0] ch9_rxdataextendrsvd_m,
input [1:0] ch9_rxdatavalid_m,
input  ch9_rxdccdone_m,
input  ch9_rxdlyalignerr_m,
input  ch9_rxdlyalignprog_m,
input  ch9_rxelecidle_m,
input  ch9_rxfinealigndone_m,
input [5:0] ch9_rxheader_m,
input [1:0] ch9_rxheadervalid_m,
input  ch9_rxosintdone_m,
input  ch9_rxosintstarted_m,
input  ch9_rxosintstrobedone_m,
input  ch9_rxosintstrobestarted_m,
input  ch9_rxphaligndone_m,
input  ch9_rxphalignerr_m,
input  ch9_rxphdlyresetdone_m,
input  ch9_rxphsetinitdone_m,
input  ch9_rxphshift180done_m,
input  ch9_rxpmaresetdone_m,
input  ch9_rxprbserr_m,
input  ch9_rxprbslocked_m,
input  ch9_rxresetdone_m,
input  ch9_rxsliderdy_m,
input [1:0] ch9_rxstartofseq_m,
input [2:0] ch9_rxstatus_m,
input  ch9_rxsyncdone_m,
input  ch9_rxvalid_m,
input  ch9_tx10gstat_m,
input [1:0] ch9_txbufstatus_m,
input  ch9_txcomfinish_m,
input  ch9_txdccdone_m,
input  ch9_txdlyalignerr_m,
input  ch9_txdlyalignprog_m,
input  ch9_txphaligndone_m,
input  ch9_txphalignerr_m,
input  ch9_txphalignoutrsvd_m,
input  ch9_txphdlyresetdone_m,
input  ch9_txphshift180done_m,
input  ch9_txpmaresetdone_m,
input  ch9_txresetdone_m,
input  ch9_txsyncdone_m,
output  ch9_cdrbmcdrreq_m,
output  ch9_cdrfreqos_m,
output  ch9_cdrincpctrl_m,
output  ch9_cdrstepdir_m,
output  ch9_cdrstepsq_m,
output  ch9_cdrstepsx_m,
output  ch9_clkrsvd0_m,
output  ch9_clkrsvd1_m,
output  ch9_cssdrstb_m,
output  ch9_cssdstopclk_m,
output  ch9_edtupdateb_m,
output  ch9_dmonfiforeset_m,
output  ch9_dmonitorclk_m,
output  ch9_eyescanreset_m,
output  ch9_eyescantrigger_m,
output [15:0] ch9_gtrsvd_m,
output  ch9_gtrxreset_m,
output  ch9_gttxreset_m,
output  ch9_hsdppcsreset_m,
output  ch9_iloreset_m,
output  ch9_iloresetmask_m,
output [2:0] ch9_loopback_m,
output  ch9_pcierstb_m,
output [15:0] ch9_pcsrsvdin_m,
output  ch9_phyesmadaptsave_m,
output  ch9_rxcdrhold_m,
output  ch9_rxcdrovrden_m,
output  ch9_rxcdrreset_m,
output [4:0] ch9_rxchbondi_m,
output  ch9_rxdapicodeovrden_m,
output  ch9_rxdapicodereset_m,
output  ch9_rxdlyalignreq_m,
output  ch9_rxeqtraining_m,
output  ch9_rxgearboxslip_m,
output  ch9_rxlatclk_m,
output  ch9_rxlpmen_m,
output  ch9_rxmldchaindone_m,
output  ch9_rxmldchainreq_m,
output  ch9_rxmlfinealignreq_m,
output  ch9_rxoobreset_m,
output [4:0] ch9_rxpcsresetmask_m,
output [1:0] ch9_rxpd_m,
output  ch9_rxphalignreq_m,
output [1:0] ch9_rxphalignresetmask_m,
output  ch9_rxphdlypd_m,
output  ch9_rxphdlyreset_m,
output  ch9_rxphsetinitreq_m,
output  ch9_rxphshift180_m,
output [6:0] ch9_rxpmaresetmask_m,
output  ch9_rxpolarity_m,
output  ch9_rxprbscntreset_m,
output [3:0] ch9_rxprbssel_m,
output  ch9_rxprogdivreset_m,
output [7:0] ch9_rxrate_m,
output [1:0] ch9_rxresetmode_m,
output  ch9_rxslide_m,
output  ch9_rxsyncallin_m,
output  ch9_rxtermination_m,
output  ch9_rxuserrdy_m,
output  ch9_rxusrclk_m,
output [19:0] ch9_tstin_m,
output  ch9_txcominit_m,
output  ch9_txcomsas_m,
output  ch9_txcomwake_m,
output [15:0] ch9_txctrl0_m,
output [15:0] ch9_txctrl1_m,
output [7:0] ch9_txctrl2_m,
output  ch9_txdapicodeovrden_m,
output  ch9_txdapicodereset_m,
output [127:0] ch9_txdata_m,
output [7:0] ch9_txdataextendrsvd_m,
output [1:0] ch9_txdeemph_m,
output  ch9_txdetectrx_m,
output [4:0] ch9_txdiffctrl_m,
output  ch9_txdlyalignreq_m,
output  ch9_txelecidle_m,
output [5:0] ch9_txheader_m,
output  ch9_txinhibit_m,
output  ch9_txlatclk_m,
output [6:0] ch9_txmaincursor_m,
output [2:0] ch9_txmargin_m,
output  ch9_txmldchaindone_m,
output  ch9_txmldchainreq_m,
output  ch9_txoneszeros_m,
output  ch9_txpausedelayalign_m,
output  ch9_txpcsresetmask_m,
output [1:0] ch9_txpd_m,
output  ch9_txphalignreq_m,
output [1:0] ch9_txphalignresetmask_m,
output  ch9_txphdlypd_m,
output  ch9_txphdlyreset_m,
output  ch9_txphdlytstclk_m,
output  ch9_txphsetinitreq_m,
output  ch9_txphshift180_m,
output  ch9_txpicodeovrden_m,
output  ch9_txpicodereset_m,
output  ch9_txpippmen_m,
output [4:0] ch9_txpippmstepsize_m,
output  ch9_txpisopd_m,
output [2:0] ch9_txpmaresetmask_m,
output  ch9_txpolarity_m,
output [4:0] ch9_txpostcursor_m,
output  ch9_txprbsforceerr_m,
output [3:0] ch9_txprbssel_m,
output [4:0] ch9_txprecursor_m,
output  ch9_txprogdivreset_m,
output [7:0] ch9_txrate_m,
output [1:0] ch9_txresetmode_m,
output [6:0] ch9_txsequence_m,
output  ch9_txswing_m,
output  ch9_txsyncallin_m,
output  ch9_txuserrdy_m,
output  ch9_txusrclk_m,
output  ch9_scanclkb_m,
output  ch9_scancntrlin_m,
output  ch9_scanenb_m,
output [3:0] ch9_scanin_m,
output  ch9_scanrstb_m,

input  ch10_bufgtce_m,
input [3:0] ch10_bufgtcemask_m,
input [11:0] ch10_bufgtdiv_m,
input  ch10_bufgtrst_m,
input [3:0] ch10_bufgtrstmask_m,
input [31:0] ch10_dmonitorout_m,
input  ch10_eyescandataerror_m,
input  ch10_iloresetdone_m,
input [15:0] ch10_pcsrsvdout_m,
input [15:0] ch10_pinrsvdas_m,
input  ch10_phyready_m,
input  ch10_phystatus_m,
input  ch10_resetexception_m,
input [7:0] ch10_rx10gstat_m,
input [2:0] ch10_rxbufstatus_m,
input  ch10_rxbyteisaligned_m,
input  ch10_rxbyterealign_m,
input  ch10_rxcdrlock_m,
input  ch10_rxcdrphdone_m,
input  ch10_rxchanbondseq_m,
input  ch10_rxchanisaligned_m,
input  ch10_rxchanrealign_m,
input [4:0] ch10_rxchbondo_m,
input [1:0] ch10_rxclkcorcnt_m,
input  ch10_rxcominitdet_m,
input  ch10_rxcommadet_m,
input  ch10_rxcomsasdet_m,
input  ch10_rxcomwakedet_m,
input [15:0] ch10_rxctrl0_m,
input [15:0] ch10_rxctrl1_m,
input [7:0] ch10_rxctrl2_m,
input [7:0] ch10_rxctrl3_m,
input [127:0] ch10_rxdata_m,
input [7:0] ch10_rxdataextendrsvd_m,
input [1:0] ch10_rxdatavalid_m,
input  ch10_rxdccdone_m,
input  ch10_rxdlyalignerr_m,
input  ch10_rxdlyalignprog_m,
input  ch10_rxelecidle_m,
input  ch10_rxfinealigndone_m,
input [5:0] ch10_rxheader_m,
input [1:0] ch10_rxheadervalid_m,
input  ch10_rxosintdone_m,
input  ch10_rxosintstarted_m,
input  ch10_rxosintstrobedone_m,
input  ch10_rxosintstrobestarted_m,
input  ch10_rxphaligndone_m,
input  ch10_rxphalignerr_m,
input  ch10_rxphdlyresetdone_m,
input  ch10_rxphsetinitdone_m,
input  ch10_rxphshift180done_m,
input  ch10_rxpmaresetdone_m,
input  ch10_rxprbserr_m,
input  ch10_rxprbslocked_m,
input  ch10_rxresetdone_m,
input  ch10_rxsliderdy_m,
input [1:0] ch10_rxstartofseq_m,
input [2:0] ch10_rxstatus_m,
input  ch10_rxsyncdone_m,
input  ch10_rxvalid_m,
input  ch10_tx10gstat_m,
input [1:0] ch10_txbufstatus_m,
input  ch10_txcomfinish_m,
input  ch10_txdccdone_m,
input  ch10_txdlyalignerr_m,
input  ch10_txdlyalignprog_m,
input  ch10_txphaligndone_m,
input  ch10_txphalignerr_m,
input  ch10_txphalignoutrsvd_m,
input  ch10_txphdlyresetdone_m,
input  ch10_txphshift180done_m,
input  ch10_txpmaresetdone_m,
input  ch10_txresetdone_m,
input  ch10_txsyncdone_m,
output  ch10_cdrbmcdrreq_m,
output  ch10_cdrfreqos_m,
output  ch10_cdrincpctrl_m,
output  ch10_cdrstepdir_m,
output  ch10_cdrstepsq_m,
output  ch10_cdrstepsx_m,
output  ch10_clkrsvd0_m,
output  ch10_clkrsvd1_m,
output  ch10_cssdrstb_m,
output  ch10_cssdstopclk_m,
output  ch10_edtupdateb_m,
output  ch10_dmonfiforeset_m,
output  ch10_dmonitorclk_m,
output  ch10_eyescanreset_m,
output  ch10_eyescantrigger_m,
output [15:0] ch10_gtrsvd_m,
output  ch10_gtrxreset_m,
output  ch10_gttxreset_m,
output  ch10_hsdppcsreset_m,
output  ch10_iloreset_m,
output  ch10_iloresetmask_m,
output [2:0] ch10_loopback_m,
output  ch10_pcierstb_m,
output [15:0] ch10_pcsrsvdin_m,
output  ch10_phyesmadaptsave_m,
output  ch10_rxcdrhold_m,
output  ch10_rxcdrovrden_m,
output  ch10_rxcdrreset_m,
output [4:0] ch10_rxchbondi_m,
output  ch10_rxdapicodeovrden_m,
output  ch10_rxdapicodereset_m,
output  ch10_rxdlyalignreq_m,
output  ch10_rxeqtraining_m,
output  ch10_rxgearboxslip_m,
output  ch10_rxlatclk_m,
output  ch10_rxlpmen_m,
output  ch10_rxmldchaindone_m,
output  ch10_rxmldchainreq_m,
output  ch10_rxmlfinealignreq_m,
output  ch10_rxoobreset_m,
output [4:0] ch10_rxpcsresetmask_m,
output [1:0] ch10_rxpd_m,
output  ch10_rxphalignreq_m,
output [1:0] ch10_rxphalignresetmask_m,
output  ch10_rxphdlypd_m,
output  ch10_rxphdlyreset_m,
output  ch10_rxphsetinitreq_m,
output  ch10_rxphshift180_m,
output [6:0] ch10_rxpmaresetmask_m,
output  ch10_rxpolarity_m,
output  ch10_rxprbscntreset_m,
output [3:0] ch10_rxprbssel_m,
output  ch10_rxprogdivreset_m,
output [7:0] ch10_rxrate_m,
output [1:0] ch10_rxresetmode_m,
output  ch10_rxslide_m,
output  ch10_rxsyncallin_m,
output  ch10_rxtermination_m,
output  ch10_rxuserrdy_m,
output  ch10_rxusrclk_m,
output [19:0] ch10_tstin_m,
output  ch10_txcominit_m,
output  ch10_txcomsas_m,
output  ch10_txcomwake_m,
output [15:0] ch10_txctrl0_m,
output [15:0] ch10_txctrl1_m,
output [7:0] ch10_txctrl2_m,
output  ch10_txdapicodeovrden_m,
output  ch10_txdapicodereset_m,
output [127:0] ch10_txdata_m,
output [7:0] ch10_txdataextendrsvd_m,
output [1:0] ch10_txdeemph_m,
output  ch10_txdetectrx_m,
output [4:0] ch10_txdiffctrl_m,
output  ch10_txdlyalignreq_m,
output  ch10_txelecidle_m,
output [5:0] ch10_txheader_m,
output  ch10_txinhibit_m,
output  ch10_txlatclk_m,
output [6:0] ch10_txmaincursor_m,
output [2:0] ch10_txmargin_m,
output  ch10_txmldchaindone_m,
output  ch10_txmldchainreq_m,
output  ch10_txoneszeros_m,
output  ch10_txpausedelayalign_m,
output  ch10_txpcsresetmask_m,
output [1:0] ch10_txpd_m,
output  ch10_txphalignreq_m,
output [1:0] ch10_txphalignresetmask_m,
output  ch10_txphdlypd_m,
output  ch10_txphdlyreset_m,
output  ch10_txphdlytstclk_m,
output  ch10_txphsetinitreq_m,
output  ch10_txphshift180_m,
output  ch10_txpicodeovrden_m,
output  ch10_txpicodereset_m,
output  ch10_txpippmen_m,
output [4:0] ch10_txpippmstepsize_m,
output  ch10_txpisopd_m,
output [2:0] ch10_txpmaresetmask_m,
output  ch10_txpolarity_m,
output [4:0] ch10_txpostcursor_m,
output  ch10_txprbsforceerr_m,
output [3:0] ch10_txprbssel_m,
output [4:0] ch10_txprecursor_m,
output  ch10_txprogdivreset_m,
output [7:0] ch10_txrate_m,
output [1:0] ch10_txresetmode_m,
output [6:0] ch10_txsequence_m,
output  ch10_txswing_m,
output  ch10_txsyncallin_m,
output  ch10_txuserrdy_m,
output  ch10_txusrclk_m,
output  ch10_scanclkb_m,
output  ch10_scancntrlin_m,
output  ch10_scanenb_m,
output [3:0] ch10_scanin_m,
output  ch10_scanrstb_m,

input  ch11_bufgtce_m,
input [3:0] ch11_bufgtcemask_m,
input [11:0] ch11_bufgtdiv_m,
input  ch11_bufgtrst_m,
input [3:0] ch11_bufgtrstmask_m,
input [31:0] ch11_dmonitorout_m,
input  ch11_eyescandataerror_m,
input  ch11_iloresetdone_m,
input [15:0] ch11_pcsrsvdout_m,
input [15:0] ch11_pinrsvdas_m,
input  ch11_phyready_m,
input  ch11_phystatus_m,
input  ch11_resetexception_m,
input [7:0] ch11_rx10gstat_m,
input [2:0] ch11_rxbufstatus_m,
input  ch11_rxbyteisaligned_m,
input  ch11_rxbyterealign_m,
input  ch11_rxcdrlock_m,
input  ch11_rxcdrphdone_m,
input  ch11_rxchanbondseq_m,
input  ch11_rxchanisaligned_m,
input  ch11_rxchanrealign_m,
input [4:0] ch11_rxchbondo_m,
input [1:0] ch11_rxclkcorcnt_m,
input  ch11_rxcominitdet_m,
input  ch11_rxcommadet_m,
input  ch11_rxcomsasdet_m,
input  ch11_rxcomwakedet_m,
input [15:0] ch11_rxctrl0_m,
input [15:0] ch11_rxctrl1_m,
input [7:0] ch11_rxctrl2_m,
input [7:0] ch11_rxctrl3_m,
input [127:0] ch11_rxdata_m,
input [7:0] ch11_rxdataextendrsvd_m,
input [1:0] ch11_rxdatavalid_m,
input  ch11_rxdccdone_m,
input  ch11_rxdlyalignerr_m,
input  ch11_rxdlyalignprog_m,
input  ch11_rxelecidle_m,
input  ch11_rxfinealigndone_m,
input [5:0] ch11_rxheader_m,
input [1:0] ch11_rxheadervalid_m,
input  ch11_rxosintdone_m,
input  ch11_rxosintstarted_m,
input  ch11_rxosintstrobedone_m,
input  ch11_rxosintstrobestarted_m,
input  ch11_rxphaligndone_m,
input  ch11_rxphalignerr_m,
input  ch11_rxphdlyresetdone_m,
input  ch11_rxphsetinitdone_m,
input  ch11_rxphshift180done_m,
input  ch11_rxpmaresetdone_m,
input  ch11_rxprbserr_m,
input  ch11_rxprbslocked_m,
input  ch11_rxresetdone_m,
input  ch11_rxsliderdy_m,
input [1:0] ch11_rxstartofseq_m,
input [2:0] ch11_rxstatus_m,
input  ch11_rxsyncdone_m,
input  ch11_rxvalid_m,
input  ch11_tx10gstat_m,
input [1:0] ch11_txbufstatus_m,
input  ch11_txcomfinish_m,
input  ch11_txdccdone_m,
input  ch11_txdlyalignerr_m,
input  ch11_txdlyalignprog_m,
input  ch11_txphaligndone_m,
input  ch11_txphalignerr_m,
input  ch11_txphalignoutrsvd_m,
input  ch11_txphdlyresetdone_m,
input  ch11_txphshift180done_m,
input  ch11_txpmaresetdone_m,
input  ch11_txresetdone_m,
input  ch11_txsyncdone_m,
output  ch11_cdrbmcdrreq_m,
output  ch11_cdrfreqos_m,
output  ch11_cdrincpctrl_m,
output  ch11_cdrstepdir_m,
output  ch11_cdrstepsq_m,
output  ch11_cdrstepsx_m,
output  ch11_clkrsvd0_m,
output  ch11_clkrsvd1_m,
output  ch11_cssdrstb_m,
output  ch11_cssdstopclk_m,
output  ch11_edtupdateb_m,
output  ch11_dmonfiforeset_m,
output  ch11_dmonitorclk_m,
output  ch11_eyescanreset_m,
output  ch11_eyescantrigger_m,
output [15:0] ch11_gtrsvd_m,
output  ch11_gtrxreset_m,
output  ch11_gttxreset_m,
output  ch11_hsdppcsreset_m,
output  ch11_iloreset_m,
output  ch11_iloresetmask_m,
output [2:0] ch11_loopback_m,
output  ch11_pcierstb_m,
output [15:0] ch11_pcsrsvdin_m,
output  ch11_phyesmadaptsave_m,
output  ch11_rxcdrhold_m,
output  ch11_rxcdrovrden_m,
output  ch11_rxcdrreset_m,
output [4:0] ch11_rxchbondi_m,
output  ch11_rxdapicodeovrden_m,
output  ch11_rxdapicodereset_m,
output  ch11_rxdlyalignreq_m,
output  ch11_rxeqtraining_m,
output  ch11_rxgearboxslip_m,
output  ch11_rxlatclk_m,
output  ch11_rxlpmen_m,
output  ch11_rxmldchaindone_m,
output  ch11_rxmldchainreq_m,
output  ch11_rxmlfinealignreq_m,
output  ch11_rxoobreset_m,
output [4:0] ch11_rxpcsresetmask_m,
output [1:0] ch11_rxpd_m,
output  ch11_rxphalignreq_m,
output [1:0] ch11_rxphalignresetmask_m,
output  ch11_rxphdlypd_m,
output  ch11_rxphdlyreset_m,
output  ch11_rxphsetinitreq_m,
output  ch11_rxphshift180_m,
output [6:0] ch11_rxpmaresetmask_m,
output  ch11_rxpolarity_m,
output  ch11_rxprbscntreset_m,
output [3:0] ch11_rxprbssel_m,
output  ch11_rxprogdivreset_m,
output [7:0] ch11_rxrate_m,
output [1:0] ch11_rxresetmode_m,
output  ch11_rxslide_m,
output  ch11_rxsyncallin_m,
output  ch11_rxtermination_m,
output  ch11_rxuserrdy_m,
output  ch11_rxusrclk_m,
output [19:0] ch11_tstin_m,
output  ch11_txcominit_m,
output  ch11_txcomsas_m,
output  ch11_txcomwake_m,
output [15:0] ch11_txctrl0_m,
output [15:0] ch11_txctrl1_m,
output [7:0] ch11_txctrl2_m,
output  ch11_txdapicodeovrden_m,
output  ch11_txdapicodereset_m,
output [127:0] ch11_txdata_m,
output [7:0] ch11_txdataextendrsvd_m,
output [1:0] ch11_txdeemph_m,
output  ch11_txdetectrx_m,
output [4:0] ch11_txdiffctrl_m,
output  ch11_txdlyalignreq_m,
output  ch11_txelecidle_m,
output [5:0] ch11_txheader_m,
output  ch11_txinhibit_m,
output  ch11_txlatclk_m,
output [6:0] ch11_txmaincursor_m,
output [2:0] ch11_txmargin_m,
output  ch11_txmldchaindone_m,
output  ch11_txmldchainreq_m,
output  ch11_txoneszeros_m,
output  ch11_txpausedelayalign_m,
output  ch11_txpcsresetmask_m,
output [1:0] ch11_txpd_m,
output  ch11_txphalignreq_m,
output [1:0] ch11_txphalignresetmask_m,
output  ch11_txphdlypd_m,
output  ch11_txphdlyreset_m,
output  ch11_txphdlytstclk_m,
output  ch11_txphsetinitreq_m,
output  ch11_txphshift180_m,
output  ch11_txpicodeovrden_m,
output  ch11_txpicodereset_m,
output  ch11_txpippmen_m,
output [4:0] ch11_txpippmstepsize_m,
output  ch11_txpisopd_m,
output [2:0] ch11_txpmaresetmask_m,
output  ch11_txpolarity_m,
output [4:0] ch11_txpostcursor_m,
output  ch11_txprbsforceerr_m,
output [3:0] ch11_txprbssel_m,
output [4:0] ch11_txprecursor_m,
output  ch11_txprogdivreset_m,
output [7:0] ch11_txrate_m,
output [1:0] ch11_txresetmode_m,
output [6:0] ch11_txsequence_m,
output  ch11_txswing_m,
output  ch11_txsyncallin_m,
output  ch11_txuserrdy_m,
output  ch11_txusrclk_m,
output  ch11_scanclkb_m,
output  ch11_scancntrlin_m,
output  ch11_scanenb_m,
output [3:0] ch11_scanin_m,
output  ch11_scanrstb_m,

input  q2_correcterr_m,
input [31:0] q2_ctrlrsvdout_m,
input [15:0] q2_debugtracetdata_m,
input  q2_debugtracetvalid_m,
input  q2_uncorrecterr_m,
//input  q2_xpipe_bufgtce_m,
input [15:0] q2_gpo_m,
input  q2_gtpowergood_m,
input  q2_hsclk0_lcpllfbclklost_m,
input  q2_hsclk0_lcplllock_m,
input  q2_hsclk0_lcpllrefclklost_m,
input  q2_hsclk0_lcpllrefclkmonitor_m,
input [7:0] q2_hsclk0_lcpllrsvdout_m,
input  q2_hsclk0_rpllfbclklost_m,
input  q2_hsclk0_rplllock_m,
input  q2_hsclk0_rpllrefclklost_m,
input  q2_hsclk0_rpllrefclkmonitor_m,
input [7:0] q2_hsclk0_rpllrsvdout_m,
input  q2_hsclk1_lcpllfbclklost_m,
input  q2_hsclk1_lcplllock_m,
input  q2_hsclk1_lcpllrefclklost_m,
input  q2_hsclk1_lcpllrefclkmonitor_m,

input [7:0] q2_hsclk1_lcpllrsvdout_m,
input  q2_hsclk1_rpllfbclklost_m,
input  q2_hsclk1_rplllock_m,
input  q2_hsclk1_rpllrefclklost_m,
input  q2_hsclk1_rpllrefclkmonitor_m,
input [7:0] q2_hsclk1_rpllrsvdout_m,

output [15:0] q2_ctrlrsvdin0_m,
output [13:0] q2_ctrlrsvdin1_m,

output  q2_debugtraceclk_m,
output  q2_debugtracetready_m,
output [15:0] q2_gpi_m,
output  q2_hsclk0_lcpllclkrsvd0_m,
output  q2_hsclk0_lcpllclkrsvd1_m,
output [7:0] q2_hsclk0_lcpllfbdiv_m,
output  q2_hsclk0_lcpllpd_m,
output [2:0] q2_hsclk0_lcpllrefclksel_m,
output  q2_hsclk0_lcpllreset_m,
output  q2_hsclk0_lcpllresetbypassmode_m,
output [1:0] q2_hsclk0_lcpllresetmask_m,
output [7:0] q2_hsclk0_lcpllrsvd0_m,
output [7:0] q2_hsclk0_lcpllrsvd1_m,
output [25:0] q2_hsclk0_lcpllsdmdata_m,
output  q2_hsclk0_lcpllsdmtoggle_m,
output  q2_hsclk0_rpllclkrsvd0_m,
output  q2_hsclk0_rpllclkrsvd1_m,
output [7:0] q2_hsclk0_rpllfbdiv_m,
output  q2_hsclk0_rpllpd_m,
output [2:0] q2_hsclk0_rpllrefclksel_m,
output  q2_hsclk0_rpllreset_m,
output  q2_hsclk0_rpllresetbypassmode_m,
output [1:0] q2_hsclk0_rpllresetmask_m,
output [7:0] q2_hsclk0_rpllrsvd0_m,
output [7:0] q2_hsclk0_rpllrsvd1_m,
output [25:0] q2_hsclk0_rpllsdmdata_m,
output  q2_hsclk0_rpllsdmtoggle_m,
output  q2_hsclk1_lcpllclkrsvd0_m,
output  q2_hsclk1_lcpllclkrsvd1_m,
output [7:0] q2_hsclk1_lcpllfbdiv_m,
output  q2_hsclk1_lcpllpd_m,
output [2:0] q2_hsclk1_lcpllrefclksel_m,
output  q2_hsclk1_lcpllreset_m,
output  q2_hsclk1_lcpllresetbypassmode_m,
output [1:0] q2_hsclk1_lcpllresetmask_m,
output [7:0] q2_hsclk1_lcpllrsvd0_m,
output [7:0] q2_hsclk1_lcpllrsvd1_m,
output [25:0] q2_hsclk1_lcpllsdmdata_m,
output  q2_hsclk1_lcpllsdmtoggle_m,
output  q2_hsclk1_rpllclkrsvd0_m,
output  q2_hsclk1_rpllclkrsvd1_m,
output [7:0] q2_hsclk1_rpllfbdiv_m,
output  q2_hsclk1_rpllpd_m,
output [2:0] q2_hsclk1_rpllrefclksel_m,
output  q2_hsclk1_rpllreset_m,
output  q2_hsclk1_rpllresetbypassmode_m,
output [1:0] q2_hsclk1_rpllresetmask_m,
output [7:0] q2_hsclk1_rpllrsvd0_m,
output [7:0] q2_hsclk1_rpllrsvd1_m,
output [25:0] q2_hsclk1_rpllsdmdata_m,
output  q2_hsclk1_rpllsdmtoggle_m,
output  s6_axis_tready_m,
input [31:0] s6_axis_tdata_m,
input  s6_axis_tlast_m,
input  s6_axis_tvalid_m,
output  s7_axis_tready_m,
input [31:0] s7_axis_tdata_m,
input  s7_axis_tlast_m,
input  s7_axis_tvalid_m,
output  s8_axis_tready_m,
input [31:0] s8_axis_tdata_m,
input  s8_axis_tlast_m,
input  s8_axis_tvalid_m,
input  q2_rxmarginreqack_m,
input [3:0] q2_rxmarginrescmd_m,
input [1:0] q2_rxmarginreslanenum_m,
input [7:0] q2_rxmarginrespayld_m,
input  q2_rxmarginresreq_m,
input  m6_axis_tready_m,
input  m7_axis_tready_m,
input  m8_axis_tready_m,
input  q2_trigackin0_m,
input  q2_trigout0_m,
input  q2_ubinterrupt_m,
input  q2_ubtxuart_m,
output  ch8_mstrxreset_m,
output  ch8_msttxreset_m,
output  ch9_mstrxreset_m,
output  ch9_msttxreset_m,
output  ch10_mstrxreset_m,
output  ch10_msttxreset_m,
output  ch11_mstrxreset_m,
output  ch11_msttxreset_m,

input   ch8_mstrxresetdone_m,
input   ch8_msttxresetdone_m,
input   ch9_mstrxresetdone_m,
input   ch9_msttxresetdone_m,
input  ch10_mstrxresetdone_m,
input  ch10_msttxresetdone_m,
input  ch11_mstrxresetdone_m,
input  ch11_msttxresetdone_m,
output  q2_pcielinkreachtarget_m,
output [5:0] q2_pcieltssm_m,
output  q2_rcalenb_m,
output  q2_refclk0_clktestsig_m,
output  q2_refclk1_clktestsig_m,
output  q2_refclk0_gtrefclkpd_m,
output  q2_refclk1_gtrefclkpd_m,
output [3:0] q2_rxmarginreqcmd_m,
output [1:0] q2_rxmarginreqlanenum_m,
output [7:0] q2_rxmarginreqpayld_m,
output  q2_rxmarginreqreq_m,
output  q2_rxmarginresack_m,
output [31:0] m6_axis_tdata_m,
output  m6_axis_tlast_m,
output  m6_axis_tvalid_m,
output [31:0] m7_axis_tdata_m,
output  m7_axis_tlast_m,
output  m7_axis_tvalid_m,
output [31:0] m8_axis_tdata_m,
output  m8_axis_tlast_m,
output  m8_axis_tvalid_m,
output  q2_trigackout0_m,
output  q2_trigin0_m,
output  q2_ubenable_m,
output [11:0] q2_ubintr_m,
output  q2_ubiolmbrst_m,
output  q2_ubmbrst_m,
output  q2_ubrxuart_m,

// Quad 3

output  q3_altclk_m,
input [31:0] q3_apb3prdata_m,
input  q3_apb3pready_m,
input  q3_apb3pslverr_m,
output [15:0] q3_apb3paddr_m,
output  q3_apb3clk_m,
output q3_axisclk_m,
output  q3_apb3penable_m,
output  q3_apb3presetn_m,
output  q3_apb3psel_m,
output [31:0] q3_apb3pwdata_m,
output  q3_apb3pwrite_m,
output  q3_bgbypassb_m,
output  q3_bgmonitorenb_m,
output  q3_bgpdb_m,
output  q3_bgrcalovrdenb_m,
output [4:0] q3_bgrcalovrd_m,
output  q3_scanclkb_m,
output  q3_scancntrlin_m,
output  q3_scanenb_m,
output [3:0] q3_scanin_m,
output  q3_scanrstb_m,
output  q3_xpscanclk_m,
output  q3_xpscanenb_m,
output [15:0] q3_xpscanin_m,
output  q3_xpscanmodeb_m,
output  q3_xpscanrstb_m,
output  q3_cssdrstb_m,
output  q3_cssdstopclk_m,
output  q3_edtupdateb_m,
input  ch12_txoutclk_m,
input  ch12_rxoutclk_m,
input  ch12_bufgtce_m,
input [3:0] ch12_bufgtcemask_m,
input [11:0] ch12_bufgtdiv_m,
input  ch12_bufgtrst_m,
input [3:0] ch12_bufgtrstmask_m,
input [31:0] ch12_dmonitorout_m,
input  ch12_eyescandataerror_m,
input  ch12_iloresetdone_m,
input [15:0] ch12_pcsrsvdout_m,
input [15:0] ch12_pinrsvdas_m,
input  ch12_phyready_m,
input  ch12_phystatus_m,
input  ch12_resetexception_m,
input [7:0] ch12_rx10gstat_m,
input [2:0] ch12_rxbufstatus_m,
input  ch12_rxbyteisaligned_m,
input  ch12_rxbyterealign_m,
input  ch12_rxcdrlock_m,
input  ch12_rxcdrphdone_m,
input  ch12_rxchanbondseq_m,
input  ch12_rxchanisaligned_m,
input  ch12_rxchanrealign_m,
input [4:0] ch12_rxchbondo_m,
input [1:0] ch12_rxclkcorcnt_m,
input  ch12_rxcominitdet_m,
input  ch12_rxcommadet_m,
input  ch12_rxcomsasdet_m,
input  ch12_rxcomwakedet_m,
input [15:0] ch12_rxctrl0_m,
input [15:0] ch12_rxctrl1_m,
input [7:0] ch12_rxctrl2_m,
input [7:0] ch12_rxctrl3_m,
input [127:0] ch12_rxdata_m,
input [7:0] ch12_rxdataextendrsvd_m,
input [1:0] ch12_rxdatavalid_m,
input  ch12_rxdccdone_m,
input  ch12_rxdlyalignerr_m,
input  ch12_rxdlyalignprog_m,
input  ch12_rxelecidle_m,
input  ch12_rxfinealigndone_m,
input [5:0] ch12_rxheader_m,
input [1:0] ch12_rxheadervalid_m,
input  ch12_rxosintdone_m,
input  ch12_rxosintstarted_m,
input  ch12_rxosintstrobedone_m,
input  ch12_rxosintstrobestarted_m,
input  ch12_rxphaligndone_m,
input  ch12_rxphalignerr_m,
input  ch12_rxphdlyresetdone_m,
input  ch12_rxphsetinitdone_m,
input  ch12_rxphshift180done_m,
input  ch12_rxpmaresetdone_m,
input  ch12_rxprbserr_m,
input  ch12_rxprbslocked_m,
input  ch12_rxresetdone_m,
input  ch12_rxsliderdy_m,
input [1:0] ch12_rxstartofseq_m,
input [2:0] ch12_rxstatus_m,
input  ch12_rxsyncdone_m,
input  ch12_rxvalid_m,
input  ch12_tx10gstat_m,
input [1:0] ch12_txbufstatus_m,
input  ch12_txcomfinish_m,
input  ch12_txdccdone_m,
input  ch12_txdlyalignerr_m,
input  ch12_txdlyalignprog_m,
input  ch12_txphaligndone_m,
input  ch12_txphalignerr_m,
input  ch12_txphalignoutrsvd_m,
input  ch12_txphdlyresetdone_m,
input  ch12_txphshift180done_m,
input  ch12_txpmaresetdone_m,
input  ch12_txresetdone_m,
input  ch12_txsyncdone_m,
output  ch12_cdrbmcdrreq_m,
output  ch12_cdrfreqos_m,
output  ch12_cdrincpctrl_m,
output  ch12_cdrstepdir_m,
output  ch12_cdrstepsq_m,
output  ch12_cdrstepsx_m,
output  ch12_clkrsvd0_m,
output  ch12_clkrsvd1_m,
output  ch12_cssdrstb_m,
output  ch12_cssdstopclk_m,
output  ch12_edtupdateb_m,
output  ch12_dmonfiforeset_m,
output  ch12_dmonitorclk_m,
output  ch12_eyescanreset_m,
output  ch12_eyescantrigger_m,
output [15:0] ch12_gtrsvd_m,
output  ch12_gtrxreset_m,
output  ch12_gttxreset_m,
output  ch12_hsdppcsreset_m,
output  ch12_iloreset_m,
output  ch12_iloresetmask_m,
output [2:0] ch12_loopback_m,
output  ch12_pcierstb_m,
output [15:0] ch12_pcsrsvdin_m,
output  ch12_phyesmadaptsave_m,
output  ch12_rxcdrhold_m,
output  ch12_rxcdrovrden_m,
output  ch12_rxcdrreset_m,
output [4:0] ch12_rxchbondi_m,
output  ch12_rxdapicodeovrden_m,
output  ch12_rxdapicodereset_m,
output  ch12_rxdlyalignreq_m,
output  ch12_rxeqtraining_m,
output  ch12_rxgearboxslip_m,
output  ch12_rxlatclk_m,
output  ch12_rxlpmen_m,
output  ch12_rxmldchaindone_m,
output  ch12_rxmldchainreq_m,
output  ch12_rxmlfinealignreq_m,
output  ch12_rxoobreset_m,
output [4:0] ch12_rxpcsresetmask_m,
output [1:0] ch12_rxpd_m,
output  ch12_rxphalignreq_m,
output [1:0] ch12_rxphalignresetmask_m,
output  ch12_rxphdlypd_m,
output  ch12_rxphdlyreset_m,
output  ch12_rxphsetinitreq_m,
output  ch12_rxphshift180_m,
output [6:0] ch12_rxpmaresetmask_m,
output  ch12_rxpolarity_m,
output  ch12_rxprbscntreset_m,
output [3:0] ch12_rxprbssel_m,
output  ch12_rxprogdivreset_m,
output [7:0] ch12_rxrate_m,
output [1:0] ch12_rxresetmode_m,
output  ch12_rxslide_m,
output  ch12_rxsyncallin_m,
output  ch12_rxtermination_m,
output  ch12_rxuserrdy_m,
output  ch12_rxusrclk_m,
output [19:0] ch12_tstin_m,
output  ch12_txcominit_m,
output  ch12_txcomsas_m,
output  ch12_txcomwake_m,
output [15:0] ch12_txctrl0_m,
output [15:0] ch12_txctrl1_m,
output [7:0] ch12_txctrl2_m,
output  ch12_txdapicodeovrden_m,
output  ch12_txdapicodereset_m,
output [127:0] ch12_txdata_m,
output [7:0] ch12_txdataextendrsvd_m,
output [1:0] ch12_txdeemph_m,
output  ch12_txdetectrx_m,
output [4:0] ch12_txdiffctrl_m,
output  ch12_txdlyalignreq_m,
output  ch12_txelecidle_m,
output [5:0] ch12_txheader_m,
output  ch12_txinhibit_m,
output  ch12_txlatclk_m,
output [6:0] ch12_txmaincursor_m,
output [2:0] ch12_txmargin_m,
output  ch12_txmldchaindone_m,
output  ch12_txmldchainreq_m,
output  ch12_txoneszeros_m,
output  ch12_txpausedelayalign_m,
output  ch12_txpcsresetmask_m,
output [1:0] ch12_txpd_m,
output  ch12_txphalignreq_m,
output [1:0] ch12_txphalignresetmask_m,
output  ch12_txphdlypd_m,
output  ch12_txphdlyreset_m,
output  ch12_txphdlytstclk_m,
output  ch12_txphsetinitreq_m,
output  ch12_txphshift180_m,
output  ch12_txpicodeovrden_m,
output  ch12_txpicodereset_m,
output  ch12_txpippmen_m,
output [4:0] ch12_txpippmstepsize_m,
output  ch12_txpisopd_m,
output [2:0] ch12_txpmaresetmask_m,
output  ch12_txpolarity_m,
output [4:0] ch12_txpostcursor_m,
output  ch12_txprbsforceerr_m,
output [3:0] ch12_txprbssel_m,
output [4:0] ch12_txprecursor_m,
output  ch12_txprogdivreset_m,
output [7:0] ch12_txrate_m,
output [1:0] ch12_txresetmode_m,
output [6:0] ch12_txsequence_m,
output  ch12_txswing_m,
output  ch12_txsyncallin_m,
output  ch12_txuserrdy_m,
output  ch12_txusrclk_m,
output  ch12_scanclkb_m,
output  ch12_scancntrlin_m,
output  ch12_scanenb_m,
output [3:0] ch12_scanin_m,
output  ch12_scanrstb_m,


input  ch13_bufgtce_m,
input [3:0] ch13_bufgtcemask_m,
input [11:0] ch13_bufgtdiv_m,
input  ch13_bufgtrst_m,
input [3:0] ch13_bufgtrstmask_m,
input [31:0] ch13_dmonitorout_m,
input  ch13_eyescandataerror_m,
input  ch13_iloresetdone_m,
input [15:0] ch13_pcsrsvdout_m,
input [15:0] ch13_pinrsvdas_m,
input  ch13_phyready_m,
input  ch13_phystatus_m,
input  ch13_resetexception_m,
input [7:0] ch13_rx10gstat_m,
input [2:0] ch13_rxbufstatus_m,
input  ch13_rxbyteisaligned_m,
input  ch13_rxbyterealign_m,
input  ch13_rxcdrlock_m,
input  ch13_rxcdrphdone_m,
input  ch13_rxchanbondseq_m,
input  ch13_rxchanisaligned_m,
input  ch13_rxchanrealign_m,
input [4:0] ch13_rxchbondo_m,
input [1:0] ch13_rxclkcorcnt_m,
input  ch13_rxcominitdet_m,
input  ch13_rxcommadet_m,
input  ch13_rxcomsasdet_m,
input  ch13_rxcomwakedet_m,
input [15:0] ch13_rxctrl0_m,
input [15:0] ch13_rxctrl1_m,
input [7:0] ch13_rxctrl2_m,
input [7:0] ch13_rxctrl3_m,
input [127:0] ch13_rxdata_m,
input [7:0] ch13_rxdataextendrsvd_m,
input [1:0] ch13_rxdatavalid_m,
input  ch13_rxdccdone_m,
input  ch13_rxdlyalignerr_m,
input  ch13_rxdlyalignprog_m,
input  ch13_rxelecidle_m,
input  ch13_rxfinealigndone_m,
input [5:0] ch13_rxheader_m,
input [1:0] ch13_rxheadervalid_m,
input  ch13_rxosintdone_m,
input  ch13_rxosintstarted_m,
input  ch13_rxosintstrobedone_m,
input  ch13_rxosintstrobestarted_m,
input  ch13_rxphaligndone_m,
input  ch13_rxphalignerr_m,
input  ch13_rxphdlyresetdone_m,
input  ch13_rxphsetinitdone_m,
input  ch13_rxphshift180done_m,
input  ch13_rxpmaresetdone_m,
input  ch13_rxprbserr_m,
input  ch13_rxprbslocked_m,
input  ch13_rxresetdone_m,
input  ch13_rxsliderdy_m,
input [1:0] ch13_rxstartofseq_m,
input [2:0] ch13_rxstatus_m,
input  ch13_rxsyncdone_m,
input  ch13_rxvalid_m,
input  ch13_tx10gstat_m,
input [1:0] ch13_txbufstatus_m,
input  ch13_txcomfinish_m,
input  ch13_txdccdone_m,
input  ch13_txdlyalignerr_m,
input  ch13_txdlyalignprog_m,
input  ch13_txphaligndone_m,
input  ch13_txphalignerr_m,
input  ch13_txphalignoutrsvd_m,
input  ch13_txphdlyresetdone_m,
input  ch13_txphshift180done_m,
input  ch13_txpmaresetdone_m,
input  ch13_txresetdone_m,
input  ch13_txsyncdone_m,
output  ch13_cdrbmcdrreq_m,
output  ch13_cdrfreqos_m,
output  ch13_cdrincpctrl_m,
output  ch13_cdrstepdir_m,
output  ch13_cdrstepsq_m,
output  ch13_cdrstepsx_m,
output  ch13_clkrsvd0_m,
output  ch13_clkrsvd1_m,
output  ch13_cssdrstb_m,
output  ch13_cssdstopclk_m,
output  ch13_edtupdateb_m,
output  ch13_dmonfiforeset_m,
output  ch13_dmonitorclk_m,
output  ch13_eyescanreset_m,
output  ch13_eyescantrigger_m,
output [15:0] ch13_gtrsvd_m,
output  ch13_gtrxreset_m,
output  ch13_gttxreset_m,
output  ch13_hsdppcsreset_m,
output  ch13_iloreset_m,
output  ch13_iloresetmask_m,
output [2:0] ch13_loopback_m,
output  ch13_pcierstb_m,
output [15:0] ch13_pcsrsvdin_m,
output  ch13_phyesmadaptsave_m,
output  ch13_rxcdrhold_m,
output  ch13_rxcdrovrden_m,
output  ch13_rxcdrreset_m,
output [4:0] ch13_rxchbondi_m,
output  ch13_rxdapicodeovrden_m,
output  ch13_rxdapicodereset_m,
output  ch13_rxdlyalignreq_m,
output  ch13_rxeqtraining_m,
output  ch13_rxgearboxslip_m,
output  ch13_rxlatclk_m,
output  ch13_rxlpmen_m,
output  ch13_rxmldchaindone_m,
output  ch13_rxmldchainreq_m,
output  ch13_rxmlfinealignreq_m,
output  ch13_rxoobreset_m,
output [4:0] ch13_rxpcsresetmask_m,
output [1:0] ch13_rxpd_m,
output  ch13_rxphalignreq_m,
output [1:0] ch13_rxphalignresetmask_m,
output  ch13_rxphdlypd_m,
output  ch13_rxphdlyreset_m,
output  ch13_rxphsetinitreq_m,
output  ch13_rxphshift180_m,
output [6:0] ch13_rxpmaresetmask_m,
output  ch13_rxpolarity_m,
output  ch13_rxprbscntreset_m,
output [3:0] ch13_rxprbssel_m,
output  ch13_rxprogdivreset_m,
output [7:0] ch13_rxrate_m,
output [1:0] ch13_rxresetmode_m,
output  ch13_rxslide_m,
output  ch13_rxsyncallin_m,
output  ch13_rxtermination_m,
output  ch13_rxuserrdy_m,
output  ch13_rxusrclk_m,
output [19:0] ch13_tstin_m,
output  ch13_txcominit_m,
output  ch13_txcomsas_m,
output  ch13_txcomwake_m,
output [15:0] ch13_txctrl0_m,
output [15:0] ch13_txctrl1_m,
output [7:0] ch13_txctrl2_m,
output  ch13_txdapicodeovrden_m,
output  ch13_txdapicodereset_m,
output [127:0] ch13_txdata_m,
output [7:0] ch13_txdataextendrsvd_m,
output [1:0] ch13_txdeemph_m,
output  ch13_txdetectrx_m,
output [4:0] ch13_txdiffctrl_m,
output  ch13_txdlyalignreq_m,
output  ch13_txelecidle_m,
output [5:0] ch13_txheader_m,
output  ch13_txinhibit_m,
output  ch13_txlatclk_m,
output [6:0] ch13_txmaincursor_m,
output [2:0] ch13_txmargin_m,
output  ch13_txmldchaindone_m,
output  ch13_txmldchainreq_m,
output  ch13_txoneszeros_m,
output  ch13_txpausedelayalign_m,
output  ch13_txpcsresetmask_m,
output [1:0] ch13_txpd_m,
output  ch13_txphalignreq_m,
output [1:0] ch13_txphalignresetmask_m,
output  ch13_txphdlypd_m,
output  ch13_txphdlyreset_m,
output  ch13_txphdlytstclk_m,
output  ch13_txphsetinitreq_m,
output  ch13_txphshift180_m,
output  ch13_txpicodeovrden_m,
output  ch13_txpicodereset_m,
output  ch13_txpippmen_m,
output [4:0] ch13_txpippmstepsize_m,
output  ch13_txpisopd_m,
output [2:0] ch13_txpmaresetmask_m,
output  ch13_txpolarity_m,
output [4:0] ch13_txpostcursor_m,
output  ch13_txprbsforceerr_m,
output [3:0] ch13_txprbssel_m,
output [4:0] ch13_txprecursor_m,
output  ch13_txprogdivreset_m,
output [7:0] ch13_txrate_m,
output [1:0] ch13_txresetmode_m,
output [6:0] ch13_txsequence_m,
output  ch13_txswing_m,
output  ch13_txsyncallin_m,
output  ch13_txuserrdy_m,
output  ch13_txusrclk_m,
output  ch13_scanclkb_m,
output  ch13_scancntrlin_m,
output  ch13_scanenb_m,
output [3:0] ch13_scanin_m,
output  ch13_scanrstb_m,


input  ch14_bufgtce_m,
input [3:0] ch14_bufgtcemask_m,
input [11:0] ch14_bufgtdiv_m,
input  ch14_bufgtrst_m,
input [3:0] ch14_bufgtrstmask_m,
input [31:0] ch14_dmonitorout_m,
input  ch14_eyescandataerror_m,
input  ch14_iloresetdone_m,
input [15:0] ch14_pcsrsvdout_m,
input [15:0] ch14_pinrsvdas_m,
input  ch14_phyready_m,
input  ch14_phystatus_m,
input  ch14_resetexception_m,
input [7:0] ch14_rx10gstat_m,
input [2:0] ch14_rxbufstatus_m,
input  ch14_rxbyteisaligned_m,
input  ch14_rxbyterealign_m,
input  ch14_rxcdrlock_m,
input  ch14_rxcdrphdone_m,
input  ch14_rxchanbondseq_m,
input  ch14_rxchanisaligned_m,
input  ch14_rxchanrealign_m,
input [4:0] ch14_rxchbondo_m,
input [1:0] ch14_rxclkcorcnt_m,
input  ch14_rxcominitdet_m,
input  ch14_rxcommadet_m,
input  ch14_rxcomsasdet_m,
input  ch14_rxcomwakedet_m,
input [15:0] ch14_rxctrl0_m,
input [15:0] ch14_rxctrl1_m,
input [7:0] ch14_rxctrl2_m,
input [7:0] ch14_rxctrl3_m,
input [127:0] ch14_rxdata_m,
input [7:0] ch14_rxdataextendrsvd_m,
input [1:0] ch14_rxdatavalid_m,
input  ch14_rxdccdone_m,
input  ch14_rxdlyalignerr_m,
input  ch14_rxdlyalignprog_m,
input  ch14_rxelecidle_m,
input  ch14_rxfinealigndone_m,
input [5:0] ch14_rxheader_m,
input [1:0] ch14_rxheadervalid_m,
input  ch14_rxosintdone_m,
input  ch14_rxosintstarted_m,
input  ch14_rxosintstrobedone_m,
input  ch14_rxosintstrobestarted_m,
input  ch14_rxphaligndone_m,
input  ch14_rxphalignerr_m,
input  ch14_rxphdlyresetdone_m,
input  ch14_rxphsetinitdone_m,
input  ch14_rxphshift180done_m,
input  ch14_rxpmaresetdone_m,
input  ch14_rxprbserr_m,
input  ch14_rxprbslocked_m,
input  ch14_rxresetdone_m,
input  ch14_rxsliderdy_m,
input [1:0] ch14_rxstartofseq_m,
input [2:0] ch14_rxstatus_m,
input  ch14_rxsyncdone_m,
input  ch14_rxvalid_m,
input  ch14_tx10gstat_m,
input [1:0] ch14_txbufstatus_m,
input  ch14_txcomfinish_m,
input  ch14_txdccdone_m,
input  ch14_txdlyalignerr_m,
input  ch14_txdlyalignprog_m,
input  ch14_txphaligndone_m,
input  ch14_txphalignerr_m,
input  ch14_txphalignoutrsvd_m,
input  ch14_txphdlyresetdone_m,
input  ch14_txphshift180done_m,
input  ch14_txpmaresetdone_m,
input  ch14_txresetdone_m,
input  ch14_txsyncdone_m,
output  ch14_cdrbmcdrreq_m,
output  ch14_cdrfreqos_m,
output  ch14_cdrincpctrl_m,
output  ch14_cdrstepdir_m,
output  ch14_cdrstepsq_m,
output  ch14_cdrstepsx_m,
output  ch14_clkrsvd0_m,
output  ch14_clkrsvd1_m,
output  ch14_cssdrstb_m,
output  ch14_cssdstopclk_m,
output  ch14_edtupdateb_m,
output  ch14_dmonfiforeset_m,
output  ch14_dmonitorclk_m,
output  ch14_eyescanreset_m,
output  ch14_eyescantrigger_m,
output [15:0] ch14_gtrsvd_m,
output  ch14_gtrxreset_m,
output  ch14_gttxreset_m,
output  ch14_hsdppcsreset_m,
output  ch14_iloreset_m,
output  ch14_iloresetmask_m,
output [2:0] ch14_loopback_m,
output  ch14_pcierstb_m,
output [15:0] ch14_pcsrsvdin_m,
output  ch14_phyesmadaptsave_m,
output  ch14_rxcdrhold_m,
output  ch14_rxcdrovrden_m,
output  ch14_rxcdrreset_m,
output [4:0] ch14_rxchbondi_m,
output  ch14_rxdapicodeovrden_m,
output  ch14_rxdapicodereset_m,
output  ch14_rxdlyalignreq_m,
output  ch14_rxeqtraining_m,
output  ch14_rxgearboxslip_m,
output  ch14_rxlatclk_m,
output  ch14_rxlpmen_m,
output  ch14_rxmldchaindone_m,
output  ch14_rxmldchainreq_m,
output  ch14_rxmlfinealignreq_m,
output  ch14_rxoobreset_m,
output [4:0] ch14_rxpcsresetmask_m,
output [1:0] ch14_rxpd_m,
output  ch14_rxphalignreq_m,
output [1:0] ch14_rxphalignresetmask_m,
output  ch14_rxphdlypd_m,
output  ch14_rxphdlyreset_m,
output  ch14_rxphsetinitreq_m,
output  ch14_rxphshift180_m,
output [6:0] ch14_rxpmaresetmask_m,
output  ch14_rxpolarity_m,
output  ch14_rxprbscntreset_m,
output [3:0] ch14_rxprbssel_m,
output  ch14_rxprogdivreset_m,
output [7:0] ch14_rxrate_m,
output [1:0] ch14_rxresetmode_m,
output  ch14_rxslide_m,
output  ch14_rxsyncallin_m,
output  ch14_rxtermination_m,
output  ch14_rxuserrdy_m,
output  ch14_rxusrclk_m,
output [19:0] ch14_tstin_m,
output  ch14_txcominit_m,
output  ch14_txcomsas_m,
output  ch14_txcomwake_m,
output [15:0] ch14_txctrl0_m,
output [15:0] ch14_txctrl1_m,
output [7:0] ch14_txctrl2_m,
output  ch14_txdapicodeovrden_m,
output  ch14_txdapicodereset_m,
output [127:0] ch14_txdata_m,
output [7:0] ch14_txdataextendrsvd_m,
output [1:0] ch14_txdeemph_m,
output  ch14_txdetectrx_m,
output [4:0] ch14_txdiffctrl_m,
output  ch14_txdlyalignreq_m,
output  ch14_txelecidle_m,
output [5:0] ch14_txheader_m,
output  ch14_txinhibit_m,
output  ch14_txlatclk_m,
output [6:0] ch14_txmaincursor_m,
output [2:0] ch14_txmargin_m,
output  ch14_txmldchaindone_m,
output  ch14_txmldchainreq_m,
output  ch14_txoneszeros_m,
output  ch14_txpausedelayalign_m,
output  ch14_txpcsresetmask_m,
output [1:0] ch14_txpd_m,
output  ch14_txphalignreq_m,
output [1:0] ch14_txphalignresetmask_m,
output  ch14_txphdlypd_m,
output  ch14_txphdlyreset_m,
output  ch14_txphdlytstclk_m,
output  ch14_txphsetinitreq_m,
output  ch14_txphshift180_m,
output  ch14_txpicodeovrden_m,
output  ch14_txpicodereset_m,
output  ch14_txpippmen_m,
output [4:0] ch14_txpippmstepsize_m,
output  ch14_txpisopd_m,
output [2:0] ch14_txpmaresetmask_m,
output  ch14_txpolarity_m,
output [4:0] ch14_txpostcursor_m,
output  ch14_txprbsforceerr_m,
output [3:0] ch14_txprbssel_m,
output [4:0] ch14_txprecursor_m,
output  ch14_txprogdivreset_m,
output [7:0] ch14_txrate_m,
output [1:0] ch14_txresetmode_m,
output [6:0] ch14_txsequence_m,
output  ch14_txswing_m,
output  ch14_txsyncallin_m,
output  ch14_txuserrdy_m,
output  ch14_txusrclk_m,
output  ch14_scanclkb_m,
output  ch14_scancntrlin_m,
output  ch14_scanenb_m,
output [3:0] ch14_scanin_m,
output  ch14_scanrstb_m,


input  ch15_bufgtce_m,
input [3:0] ch15_bufgtcemask_m,
input [11:0] ch15_bufgtdiv_m,
input  ch15_bufgtrst_m,
input [3:0] ch15_bufgtrstmask_m,
input [31:0] ch15_dmonitorout_m,
input  ch15_eyescandataerror_m,
input  ch15_iloresetdone_m,
input [15:0] ch15_pcsrsvdout_m,
input [15:0] ch15_pinrsvdas_m,
input  ch15_phyready_m,
input  ch15_phystatus_m,
input  ch15_resetexception_m,
input [7:0] ch15_rx10gstat_m,
input [2:0] ch15_rxbufstatus_m,
input  ch15_rxbyteisaligned_m,
input  ch15_rxbyterealign_m,
input  ch15_rxcdrlock_m,
input  ch15_rxcdrphdone_m,
input  ch15_rxchanbondseq_m,
input  ch15_rxchanisaligned_m,
input  ch15_rxchanrealign_m,
input [4:0] ch15_rxchbondo_m,
input [1:0] ch15_rxclkcorcnt_m,
input  ch15_rxcominitdet_m,
input  ch15_rxcommadet_m,
input  ch15_rxcomsasdet_m,
input  ch15_rxcomwakedet_m,
input [15:0] ch15_rxctrl0_m,
input [15:0] ch15_rxctrl1_m,
input [7:0] ch15_rxctrl2_m,
input [7:0] ch15_rxctrl3_m,
input [127:0] ch15_rxdata_m,
input [7:0] ch15_rxdataextendrsvd_m,
input [1:0] ch15_rxdatavalid_m,
input  ch15_rxdccdone_m,
input  ch15_rxdlyalignerr_m,
input  ch15_rxdlyalignprog_m,
input  ch15_rxelecidle_m,
input  ch15_rxfinealigndone_m,
input [5:0] ch15_rxheader_m,
input [1:0] ch15_rxheadervalid_m,
input  ch15_rxosintdone_m,
input  ch15_rxosintstarted_m,
input  ch15_rxosintstrobedone_m,
input  ch15_rxosintstrobestarted_m,
input  ch15_rxphaligndone_m,
input  ch15_rxphalignerr_m,
input  ch15_rxphdlyresetdone_m,
input  ch15_rxphsetinitdone_m,
input  ch15_rxphshift180done_m,
input  ch15_rxpmaresetdone_m,
input  ch15_rxprbserr_m,
input  ch15_rxprbslocked_m,
input  ch15_rxresetdone_m,
input  ch15_rxsliderdy_m,
input [1:0] ch15_rxstartofseq_m,
input [2:0] ch15_rxstatus_m,
input  ch15_rxsyncdone_m,
input  ch15_rxvalid_m,
input  ch15_tx10gstat_m,
input [1:0] ch15_txbufstatus_m,
input  ch15_txcomfinish_m,
input  ch15_txdccdone_m,
input  ch15_txdlyalignerr_m,
input  ch15_txdlyalignprog_m,
input  ch15_txphaligndone_m,
input  ch15_txphalignerr_m,
input  ch15_txphalignoutrsvd_m,
input  ch15_txphdlyresetdone_m,
input  ch15_txphshift180done_m,
input  ch15_txpmaresetdone_m,
input  ch15_txresetdone_m,
input  ch15_txsyncdone_m,
output  ch15_cdrbmcdrreq_m,
output  ch15_cdrfreqos_m,
output  ch15_cdrincpctrl_m,
output  ch15_cdrstepdir_m,
output  ch15_cdrstepsq_m,
output  ch15_cdrstepsx_m,
output  ch15_clkrsvd0_m,
output  ch15_clkrsvd1_m,
output  ch15_cssdrstb_m,
output  ch15_cssdstopclk_m,
output  ch15_edtupdateb_m,
output  ch15_dmonfiforeset_m,
output  ch15_dmonitorclk_m,
output  ch15_eyescanreset_m,
output  ch15_eyescantrigger_m,
output [15:0] ch15_gtrsvd_m,
output  ch15_gtrxreset_m,
output  ch15_gttxreset_m,
output  ch15_hsdppcsreset_m,
output  ch15_iloreset_m,
output  ch15_iloresetmask_m,
output [2:0] ch15_loopback_m,
output  ch15_pcierstb_m,
output [15:0] ch15_pcsrsvdin_m,
output  ch15_phyesmadaptsave_m,
output  ch15_rxcdrhold_m,
output  ch15_rxcdrovrden_m,
output  ch15_rxcdrreset_m,
output [4:0] ch15_rxchbondi_m,
output  ch15_rxdapicodeovrden_m,
output  ch15_rxdapicodereset_m,
output  ch15_rxdlyalignreq_m,
output  ch15_rxeqtraining_m,
output  ch15_rxgearboxslip_m,
output  ch15_rxlatclk_m,
output  ch15_rxlpmen_m,
output  ch15_rxmldchaindone_m,
output  ch15_rxmldchainreq_m,
output  ch15_rxmlfinealignreq_m,
output  ch15_rxoobreset_m,
output [4:0] ch15_rxpcsresetmask_m,
output [1:0] ch15_rxpd_m,
output  ch15_rxphalignreq_m,
output [1:0] ch15_rxphalignresetmask_m,
output  ch15_rxphdlypd_m,
output  ch15_rxphdlyreset_m,
output  ch15_rxphsetinitreq_m,
output  ch15_rxphshift180_m,
output [6:0] ch15_rxpmaresetmask_m,
output  ch15_rxpolarity_m,
output  ch15_rxprbscntreset_m,
output [3:0] ch15_rxprbssel_m,
output  ch15_rxprogdivreset_m,
output [7:0] ch15_rxrate_m,
output [1:0] ch15_rxresetmode_m,
output  ch15_rxslide_m,
output  ch15_rxsyncallin_m,
output  ch15_rxtermination_m,
output  ch15_rxuserrdy_m,
output  ch15_rxusrclk_m,
output [19:0] ch15_tstin_m,
output  ch15_txcominit_m,
output  ch15_txcomsas_m,
output  ch15_txcomwake_m,
output [15:0] ch15_txctrl0_m,
output [15:0] ch15_txctrl1_m,
output [7:0] ch15_txctrl2_m,
output  ch15_txdapicodeovrden_m,
output  ch15_txdapicodereset_m,
output [127:0] ch15_txdata_m,
output [7:0] ch15_txdataextendrsvd_m,
output [1:0] ch15_txdeemph_m,
output  ch15_txdetectrx_m,
output [4:0] ch15_txdiffctrl_m,
output  ch15_txdlyalignreq_m,
output  ch15_txelecidle_m,
output [5:0] ch15_txheader_m,
output  ch15_txinhibit_m,
output  ch15_txlatclk_m,
output [6:0] ch15_txmaincursor_m,
output [2:0] ch15_txmargin_m,
output  ch15_txmldchaindone_m,
output  ch15_txmldchainreq_m,
output  ch15_txoneszeros_m,
output  ch15_txpausedelayalign_m,
output  ch15_txpcsresetmask_m,
output [1:0] ch15_txpd_m,
output  ch15_txphalignreq_m,
output [1:0] ch15_txphalignresetmask_m,
output  ch15_txphdlypd_m,
output  ch15_txphdlyreset_m,
output  ch15_txphdlytstclk_m,
output  ch15_txphsetinitreq_m,
output  ch15_txphshift180_m,
output  ch15_txpicodeovrden_m,
output  ch15_txpicodereset_m,
output  ch15_txpippmen_m,
output [4:0] ch15_txpippmstepsize_m,
output  ch15_txpisopd_m,
output [2:0] ch15_txpmaresetmask_m,
output  ch15_txpolarity_m,
output [4:0] ch15_txpostcursor_m,
output  ch15_txprbsforceerr_m,
output [3:0] ch15_txprbssel_m,
output [4:0] ch15_txprecursor_m,
output  ch15_txprogdivreset_m,
output [7:0] ch15_txrate_m,
output [1:0] ch15_txresetmode_m,
output [6:0] ch15_txsequence_m,
output  ch15_txswing_m,
output  ch15_txsyncallin_m,
output  ch15_txuserrdy_m,
output  ch15_txusrclk_m,
output  ch15_scanclkb_m,
output  ch15_scancntrlin_m,
output  ch15_scanenb_m,
output [3:0] ch15_scanin_m,
output  ch15_scanrstb_m,

input  q3_correcterr_m,
input [31:0] q3_ctrlrsvdout_m,
input [15:0] q3_debugtracetdata_m,
input  q3_debugtracetvalid_m,
input  q3_uncorrecterr_m,
//input  q3_xpipe_bufgtce_m,
input [15:0] q3_gpo_m,
input  q3_gtpowergood_m,
input  q3_hsclk0_lcpllfbclklost_m,
input  q3_hsclk0_lcplllock_m,
input  q3_hsclk0_lcpllrefclklost_m,
input  q3_hsclk0_lcpllrefclkmonitor_m,
input [7:0] q3_hsclk0_lcpllrsvdout_m,
input  q3_hsclk0_rpllfbclklost_m,
input  q3_hsclk0_rplllock_m,
input  q3_hsclk0_rpllrefclklost_m,
input  q3_hsclk0_rpllrefclkmonitor_m,
input [7:0] q3_hsclk0_rpllrsvdout_m,
input  q3_hsclk1_lcpllfbclklost_m,
input  q3_hsclk1_lcplllock_m,
input  q3_hsclk1_lcpllrefclklost_m,
input  q3_hsclk1_lcpllrefclkmonitor_m,

input [7:0] q3_hsclk1_lcpllrsvdout_m,
input  q3_hsclk1_rpllfbclklost_m,
input  q3_hsclk1_rplllock_m,
input  q3_hsclk1_rpllrefclklost_m,
input  q3_hsclk1_rpllrefclkmonitor_m,
input [7:0] q3_hsclk1_rpllrsvdout_m,

output [15:0] q3_ctrlrsvdin0_m,
output [13:0] q3_ctrlrsvdin1_m,

output  q3_debugtraceclk_m,
output  q3_debugtracetready_m,
output [15:0] q3_gpi_m,
output  q3_hsclk0_lcpllclkrsvd0_m,
output  q3_hsclk0_lcpllclkrsvd1_m,
output [7:0] q3_hsclk0_lcpllfbdiv_m,
output  q3_hsclk0_lcpllpd_m,
output [2:0] q3_hsclk0_lcpllrefclksel_m,
output  q3_hsclk0_lcpllreset_m,
output  q3_hsclk0_lcpllresetbypassmode_m,
output [1:0] q3_hsclk0_lcpllresetmask_m,
output [7:0] q3_hsclk0_lcpllrsvd0_m,
output [7:0] q3_hsclk0_lcpllrsvd1_m,
output [25:0] q3_hsclk0_lcpllsdmdata_m,
output  q3_hsclk0_lcpllsdmtoggle_m,
output  q3_hsclk0_rpllclkrsvd0_m,
output  q3_hsclk0_rpllclkrsvd1_m,
output [7:0] q3_hsclk0_rpllfbdiv_m,
output  q3_hsclk0_rpllpd_m,
output [2:0] q3_hsclk0_rpllrefclksel_m,
output  q3_hsclk0_rpllreset_m,
output  q3_hsclk0_rpllresetbypassmode_m,
output [1:0] q3_hsclk0_rpllresetmask_m,
output [7:0] q3_hsclk0_rpllrsvd0_m,
output [7:0] q3_hsclk0_rpllrsvd1_m,
output [25:0] q3_hsclk0_rpllsdmdata_m,
output  q3_hsclk0_rpllsdmtoggle_m,
output  q3_hsclk1_lcpllclkrsvd0_m,
output  q3_hsclk1_lcpllclkrsvd1_m,
output [7:0] q3_hsclk1_lcpllfbdiv_m,
output  q3_hsclk1_lcpllpd_m,
output [2:0] q3_hsclk1_lcpllrefclksel_m,
output  q3_hsclk1_lcpllreset_m,
output  q3_hsclk1_lcpllresetbypassmode_m,
output [1:0] q3_hsclk1_lcpllresetmask_m,
output [7:0] q3_hsclk1_lcpllrsvd0_m,
output [7:0] q3_hsclk1_lcpllrsvd1_m,
output [25:0] q3_hsclk1_lcpllsdmdata_m,
output  q3_hsclk1_lcpllsdmtoggle_m,
output  q3_hsclk1_rpllclkrsvd0_m,
output  q3_hsclk1_rpllclkrsvd1_m,
output [7:0] q3_hsclk1_rpllfbdiv_m,
output  q3_hsclk1_rpllpd_m,
output [2:0] q3_hsclk1_rpllrefclksel_m,
output  q3_hsclk1_rpllreset_m,
output  q3_hsclk1_rpllresetbypassmode_m,
output [1:0] q3_hsclk1_rpllresetmask_m,
output [7:0] q3_hsclk1_rpllrsvd0_m,
output [7:0] q3_hsclk1_rpllrsvd1_m,
output [25:0] q3_hsclk1_rpllsdmdata_m,
output  q3_hsclk1_rpllsdmtoggle_m,
output  s9_axis_tready_m,
input [31:0] s9_axis_tdata_m,
input  s9_axis_tlast_m,
input  s9_axis_tvalid_m,
output  s10_axis_tready_m,
input [31:0] s10_axis_tdata_m,
input  s10_axis_tlast_m,
input  s10_axis_tvalid_m,
output  s11_axis_tready_m,
input [31:0] s11_axis_tdata_m,
input  s11_axis_tlast_m,
input  s11_axis_tvalid_m,
input  q3_rxmarginreqack_m,
input [3:0] q3_rxmarginrescmd_m,
input [1:0] q3_rxmarginreslanenum_m,
input [7:0] q3_rxmarginrespayld_m,
input  q3_rxmarginresreq_m,
input  m9_axis_tready_m,
input  m10_axis_tready_m,
input  m11_axis_tready_m,
input  q3_trigackin0_m,
input  q3_trigout0_m,
input  q3_ubinterrupt_m,
input  q3_ubtxuart_m,
output  ch12_mstrxreset_m,
output  ch12_msttxreset_m,
output  ch13_mstrxreset_m,
output  ch13_msttxreset_m,
output  ch14_mstrxreset_m,
output  ch14_msttxreset_m,
output  ch15_mstrxreset_m,
output  ch15_msttxreset_m,

input  ch12_mstrxresetdone_m,
input  ch12_msttxresetdone_m,
input  ch13_mstrxresetdone_m,
input  ch13_msttxresetdone_m,
input  ch14_mstrxresetdone_m,
input  ch14_msttxresetdone_m,
input  ch15_mstrxresetdone_m,
input  ch15_msttxresetdone_m,
output  q3_pcielinkreachtarget_m,
output [5:0] q3_pcieltssm_m,
output  q3_rcalenb_m,
output  q3_refclk0_clktestsig_m,
output  q3_refclk1_clktestsig_m,
output  q3_refclk0_gtrefclkpd_m,
output  q3_refclk1_gtrefclkpd_m,
output [3:0] q3_rxmarginreqcmd_m,
output [1:0] q3_rxmarginreqlanenum_m,
output [7:0] q3_rxmarginreqpayld_m,
output  q3_rxmarginreqreq_m,
output  q3_rxmarginresack_m,
output [31:0] m9_axis_tdata_m,
output  m9_axis_tlast_m,
output  m9_axis_tvalid_m,
output [31:0] m10_axis_tdata_m,
output  m10_axis_tlast_m,
output  m10_axis_tvalid_m,
output [31:0] m11_axis_tdata_m,
output  m11_axis_tlast_m,
output  m11_axis_tvalid_m,
output  q3_trigackout0_m,
output  q3_trigin0_m,
output  q3_ubenable_m,
output [11:0] q3_ubintr_m,
output  q3_ubiolmbrst_m,
output  q3_ubmbrst_m,
output  q3_ubrxuart_m


//<: if {$PLATFORM == "xcvu440"} { :>
//  ,
//### SPP - start additional ports
//  input wire  [C_SPP_PSPMC_FROM_CORE_WIDTH-1:0] ps_pmc_from_core,
//  output wire [C_SPP_PSPMC_TO_CORE_WIDTH-1:0] ps_pmc_to_core,
//  output [127:0] dbg0,
//  output [15:0]  dbg0_ext,
//  output [127:0] dbg1,
//  output [15:0]  dbg1_ext,
//  output [127:0] dbg2,
//  output [15:0]  dbg2_ext,
//  output [127:0] dbg3,
//  output [15:0]  dbg3_ext,
//  output [127:0] dbg4,
//  output [15:0]  dbg4_ext,
//  input  [31:0]  dbg_sel

//### SPP - end additional ports
//<: } :>
  ) ;


wire [5:0] pmc_pl_ref_clk ;
wire s_axi_gp0_rclk_temp ;
wire s_axi_gp0_wclk_temp ;
wire s_axi_gp2_rclk_temp ;
wire s_axi_gp2_wclk_temp ;
wire s_axi_gp4_rclk_temp ;
wire s_axi_gp4_wclk_temp ;

wire [3:0] usr_capture_i;
wire [3:0] usr_drck_i;
wire [3:0] usr_reset_i;
wire [3:0] usr_runtest_i;
wire [3:0] usr_sel_i;
wire [3:0] usr_shift_i;
wire [3:0] usr_tck_i;
wire [3:0] usr_tdi_i;
wire [3:0] usr_tms_i;
wire [3:0] usr_update_i;
wire [3:0] usr_tdo_i;

wire [7:0] pl_ps_irq0_i ;
wire [7:0] pl_ps_irq1_i ;
wire [7:0] pl_ps_irq0_null = 8'h0 ;
wire [7:0] pl_ps_irq1_null = 8'h0 ;

//assign pl_clk0 = pmc_pl_ref_clk[0] ;
//assign pl_clk1 = pmc_pl_ref_clk[1] ;
//assign pl_clk2 = pmc_pl_ref_clk[2] ;
//assign pl_clk3 = pmc_pl_ref_clk[3] ;

   wire  s_axi_gp2_arready_t ; 
   wire  s_axi_gp2_awready_t ; 
   wire  [5:0] s_axi_gp2_bid_t ; 
   wire  [1:0] s_axi_gp2_bresp_t ; 
   wire  s_axi_gp2_bvalid_t ; 
   wire  [3:0] s_axi_gp2_racount_t ; 
   wire  [7:0] s_axi_gp2_rcount_t ; 
   wire  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_axi_gp2_rdata_t ; 
   wire  [5:0] s_axi_gp2_rid_t ; 
   wire  s_axi_gp2_rlast_t ; 
   wire  [1:0] s_axi_gp2_rresp_t ; 
   wire  s_axi_gp2_rvalid_t ; 
   wire  [3:0] s_axi_gp2_wacount_t ; 
   wire  [7:0] s_axi_gp2_wcount_t ; 
   wire  s_axi_gp2_wready_t ; 
   wire  [48:0] s_axi_gp2_araddr_t ; 
   wire  [1:0] s_axi_gp2_arburst_t ; 
   wire  [3:0] s_axi_gp2_arcache_t ; 
   wire  [5:0] s_axi_gp2_arid_t ; 
   wire  [7:0] s_axi_gp2_arlen_t ; 
   wire  s_axi_gp2_arlock_t ; 
   wire  [2:0] s_axi_gp2_arprot_t ; 
   wire  [3:0] s_axi_gp2_arqos_t ; 
   wire  [2:0] s_axi_gp2_arsize_t ; 
   wire  [17:0] s_axi_gp2_aruser_t ; 
   wire  s_axi_gp2_arvalid_t ; 
   wire  [48:0] s_axi_gp2_awaddr_t ; 
   wire  [1:0] s_axi_gp2_awburst_t ; 
   wire  [3:0] s_axi_gp2_awcache_t ; 
   wire  [5:0] s_axi_gp2_awid_t ; 
   wire  [7:0] s_axi_gp2_awlen_t ; 
   wire  s_axi_gp2_awlock_t ; 
   wire  [2:0] s_axi_gp2_awprot_t ; 
   wire  [3:0] s_axi_gp2_awqos_t ; 
   wire  [2:0] s_axi_gp2_awsize_t ; 
   wire  [17:0] s_axi_gp2_awuser_t ; 
   wire  s_axi_gp2_awvalid_t ; 
   wire  s_axi_gp2_bready_t ; 
   wire  s_axi_gp2_rclk_t ; 
   wire  s_axi_gp2_rready_t ; 
   wire  s_axi_gp2_wclk_t ; 
   wire  [C_S_AXI_GP2_DATA_WIDTH-1:0] s_axi_gp2_wdata_t ; 
   wire  s_axi_gp2_wlast_t ; 
   wire  [15:0] s_axi_gp2_wstrb_t ; 
   wire  s_axi_gp2_wvalid_t ; 
   wire  s_axi_gp2_aclk_t ; 

  wire [9:0] rsmid ;
  wire [9:0] wsmid ;


wire cpmdpllpcie0userclk_loc;
wire cpmdpllpcie1userclk_loc;


wire   [511:0]   ifextplpcie0unifiedcqaxisaxiscqtdata;
wire   [15:0]   ifextplpcie0unifiedcqaxisaxiscqtkeep;
wire   [228:0]   ifextplpcie0unifiedcqaxisaxiscqtuser;
wire      ifextplpcie0unifiedcqaxisaxisport0cqtlast;
wire      ifextplpcie0unifiedcqaxisaxisport0rctlast;
wire      ifextplpcie0unifiedcqaxisaxisport1cqtlast;
wire      ifextplpcie0unifiedcqaxisaxisport1rctlast;
wire      ifextplpcie0unifiedcqaxispcieaxisport0cqvld;
wire      ifextplpcie0unifiedcqaxispcieaxisport0rcvld;
wire      ifextplpcie0unifiedcqaxispcieaxisport1cqvld;
wire      ifextplpcie0unifiedcqaxispcieaxisport1rcvld;
wire   [511:0]   ifextplpcie1unifiedcqaxisaxiscqtdata;
wire   [15:0]   ifextplpcie1unifiedcqaxisaxiscqtkeep;
wire   [228:0]   ifextplpcie1unifiedcqaxisaxiscqtuser;
wire      ifextplpcie1unifiedcqaxisaxisport0cqtlast;
wire      ifextplpcie1unifiedcqaxisaxisport0rctlast;
wire      ifextplpcie1unifiedcqaxisaxisport1cqtlast;
wire      ifextplpcie1unifiedcqaxisaxisport1rctlast;
wire      ifextplpcie1unifiedcqaxispcieaxisport0cqvld;
wire      ifextplpcie1unifiedcqaxispcieaxisport0rcvld;
wire      ifextplpcie1unifiedcqaxispcieaxisport1cqvld;
wire      ifextplpcie1unifiedcqaxispcieaxisport1rcvld;
wire     ifextplpcie0unifiedcqaxispcieaxisport0cqcrdt;
wire     ifextplpcie0unifiedcqaxispcieaxisport0rccrdt;
wire     ifextplpcie0unifiedcqaxispcieaxisport1cqcrdt;
wire     ifextplpcie0unifiedcqaxispcieaxisport1rccrdt;
wire     ifextplpcie1unifiedcqaxispcieaxisport0cqcrdt;
wire     ifextplpcie1unifiedcqaxispcieaxisport0rccrdt;
wire     ifextplpcie1unifiedcqaxispcieaxisport1cqcrdt;
wire     ifextplpcie1unifiedcqaxispcieaxisport1rccrdt;
wire ifcpmpcieadplldpll0cpmlocked;
wire ifcpmpcieadpllcpmdpll0rstn;
wire ifcpmpcieadplldpll1cpmlocked;
wire ifcpmpcieadpllcpmdpll1rstn;

   // CPM - PS Wires

   wire  perst0n;
   wire  perst1n;
   wire [63:0] ifcpmpsaxi0araddr;
   wire [1:0] ifcpmpsaxi0arburst;
   wire [3:0] ifcpmpsaxi0arcache;
   wire [15:0] ifcpmpsaxi0arid;
   wire [7:0] ifcpmpsaxi0arlen;
   wire [0:0] ifcpmpsaxi0arlock;
   wire [2:0] ifcpmpsaxi0arprot;
   wire [3:0] ifcpmpsaxi0arqos;
   wire [3:0] ifcpmpsaxi0arregion;
   wire [2:0] ifcpmpsaxi0arsize;
   wire [31:0] ifcpmpsaxi0aruser;
   wire  ifcpmpsaxi0arvalid;
   wire [63:0] ifcpmpsaxi0awaddr;
   wire [1:0] ifcpmpsaxi0awburst;
   wire [3:0] ifcpmpsaxi0awcache;
   wire [15:0] ifcpmpsaxi0awid;
   wire [7:0] ifcpmpsaxi0awlen;
   wire [0:0] ifcpmpsaxi0awlock;
   wire [2:0] ifcpmpsaxi0awprot;
   wire [3:0] ifcpmpsaxi0awqos;
   wire [3:0] ifcpmpsaxi0awregion;
   wire [2:0] ifcpmpsaxi0awsize;
   wire [31:0] ifcpmpsaxi0awuser;
   wire  ifcpmpsaxi0awvalid;
   wire  ifcpmpsaxi0bready;
   wire  ifcpmpsaxi0rready;
   wire [127:0] ifcpmpsaxi0wdata;
   wire [15:0] ifcpmpsaxi0wid;
   wire [0:0] ifcpmpsaxi0wlast;
   wire [15:0] ifcpmpsaxi0wstrb;
   wire [17:0] ifcpmpsaxi0wuser;
   wire  ifcpmpsaxi0wvalid;
   wire [63:0] ifcpmpsaxi1araddr;
   wire [1:0] ifcpmpsaxi1arburst;
   wire [3:0] ifcpmpsaxi1arcache;
   wire [15:0] ifcpmpsaxi1arid;
   wire [7:0] ifcpmpsaxi1arlen;
   wire [0:0] ifcpmpsaxi1arlock;
   wire [2:0] ifcpmpsaxi1arprot;
   wire [3:0] ifcpmpsaxi1arqos;
   wire [3:0] ifcpmpsaxi1arregion;
   wire [2:0] ifcpmpsaxi1arsize;
   wire [17:0] ifcpmpsaxi1aruser;
   wire  ifcpmpsaxi1arvalid;
   wire [63:0] ifcpmpsaxi1awaddr;
   wire [1:0] ifcpmpsaxi1awburst;
   wire [3:0] ifcpmpsaxi1awcache;
   wire [15:0] ifcpmpsaxi1awid;
   wire [7:0] ifcpmpsaxi1awlen;
   wire [0:0] ifcpmpsaxi1awlock;
   wire [2:0] ifcpmpsaxi1awprot;
   wire [3:0] ifcpmpsaxi1awqos;
   wire [3:0] ifcpmpsaxi1awregion;
   wire [2:0] ifcpmpsaxi1awsize;
   wire [17:0] ifcpmpsaxi1awuser;
   wire  ifcpmpsaxi1awvalid;
   wire  ifcpmpsaxi1bready;
   wire  ifcpmpsaxi1rready;
   wire [127:0] ifcpmpsaxi1wdata;
   wire [15:0] ifcpmpsaxi1wid;
   wire [0:0] ifcpmpsaxi1wlast;
   wire [15:0] ifcpmpsaxi1wstrb;
   wire [16:0] ifcpmpsaxi1wuser;
   wire  ifcpmpsaxi1wvalid;
   wire [63:0] ifpscpmcfgaxiaraddr;
   wire [1:0] ifpscpmcfgaxiarburst;
   wire [3:0] ifpscpmcfgaxiarcache;
   wire [15:0] ifpscpmcfgaxiarid;
   wire [7:0] ifpscpmcfgaxiarlen;
   wire [0:0] ifpscpmcfgaxiarlock;
   wire [2:0] ifpscpmcfgaxiarprot;
   wire [3:0] ifpscpmcfgaxiarqos;
   wire [3:0] ifpscpmcfgaxiarregion;
   wire [2:0] ifpscpmcfgaxiarsize;
   wire [15:0] ifpscpmcfgaxiaruser;
   wire  ifpscpmcfgaxiarvalid;
   wire [63:0] ifpscpmcfgaxiawaddr;
   wire [1:0] ifpscpmcfgaxiawburst;
   wire [3:0] ifpscpmcfgaxiawcache;
   wire [15:0] ifpscpmcfgaxiawid;
   wire [7:0] ifpscpmcfgaxiawlen;
   wire [0:0] ifpscpmcfgaxiawlock;
   wire [2:0] ifpscpmcfgaxiawprot;
   wire [3:0] ifpscpmcfgaxiawqos;
   wire [3:0] ifpscpmcfgaxiawregion;
   wire [2:0] ifpscpmcfgaxiawsize;
   wire [15:0] ifpscpmcfgaxiawuser;
   wire  ifpscpmcfgaxiawvalid;
   wire  ifpscpmcfgaxibready;
   wire  ifpscpmcfgaxirready;
   wire [31:0] ifpscpmcfgaxiwdata;
   wire [15:0] ifpscpmcfgaxiwid;
   wire [0:0] ifpscpmcfgaxiwlast;
   wire [3:0] ifpscpmcfgaxiwstrb;
   wire [5:0] ifpscpmcfgaxiwuser;
   wire  ifpscpmcfgaxiwvalid;   
   wire  ifpscpmcfgaxiarready;
   wire  ifpscpmcfgaxiawready;
   wire [15:0] ifpscpmcfgaxibid;
   wire [1:0] ifpscpmcfgaxibresp;
   wire [0:0] ifpscpmcfgaxibuser;
   wire  ifpscpmcfgaxibvalid;
   wire [31:0] ifpscpmcfgaxirdata;
   wire [15:0] ifpscpmcfgaxirid;
   wire [0:0] ifpscpmcfgaxirlast;
   wire [1:0] ifpscpmcfgaxirresp;
   wire [5:0] ifpscpmcfgaxiruser;
   wire  ifpscpmcfgaxirvalid;
   wire  ifpscpmcfgaxiwready; 
   wire  ifpscpmpcieaxiarready;
   wire  ifpscpmpcieaxiawready;
   wire [15:0] ifpscpmpcieaxibid;
   wire [1:0] ifpscpmpcieaxibresp;
   wire [15:0] ifpscpmpcieaxibuser;
   wire  ifpscpmpcieaxibvalid;
   wire [127:0] ifpscpmpcieaxirdata;
   wire [15:0] ifpscpmpcieaxirid;
   wire [0:0] ifpscpmpcieaxirlast;
   wire [1:0] ifpscpmpcieaxirresp;
   wire [16:0] ifpscpmpcieaxiruser;
   wire  ifpscpmpcieaxirvalid;
   wire  ifpscpmpcieaxiwready;   
   wire [63:0] ifpscpmpcieaxiaraddr;
   wire [1:0] ifpscpmpcieaxiarburst;
   wire [3:0] ifpscpmpcieaxiarcache;
   wire [15:0] ifpscpmpcieaxiarid;
   wire [7:0] ifpscpmpcieaxiarlen;
   wire [0:0] ifpscpmpcieaxiarlock;
   wire [2:0] ifpscpmpcieaxiarprot;
   wire [3:0] ifpscpmpcieaxiarqos;
   wire [3:0] ifpscpmpcieaxiarregion;
   wire [2:0] ifpscpmpcieaxiarsize;
   wire [17:0] ifpscpmpcieaxiaruser;
   wire  ifpscpmpcieaxiarvalid;
   wire [63:0] ifpscpmpcieaxiawaddr;
   wire [1:0] ifpscpmpcieaxiawburst;
   wire [3:0] ifpscpmpcieaxiawcache;
   wire [15:0] ifpscpmpcieaxiawid;
   wire [7:0] ifpscpmpcieaxiawlen;
   wire [0:0] ifpscpmpcieaxiawlock;
   wire [2:0] ifpscpmpcieaxiawprot;
   wire [3:0] ifpscpmpcieaxiawqos;
   wire [3:0] ifpscpmpcieaxiawregion;
   wire [2:0] ifpscpmpcieaxiawsize;
   wire [17:0] ifpscpmpcieaxiawuser;
   wire  ifpscpmpcieaxiawvalid;
   wire  ifpscpmpcieaxibready;
   wire  ifpscpmpcieaxirready;
   wire [127:0] ifpscpmpcieaxiwdata;
   wire [15:0] ifpscpmpcieaxiwid;
   wire [0:0] ifpscpmpcieaxiwlast;
   wire [15:0] ifpscpmpcieaxiwstrb;
   wire [16:0] ifpscpmpcieaxiwuser;
   wire  ifpscpmpcieaxiwvalid;  

   wire  ifpscpmpcsrpcrapben;
   wire  ifpscpmpcsrpcrdisnpiclk;
   wire  ifpscpmpcsrpcrfabricen;
   wire  ifpscpmpcsrpcrgatereg;
   wire  ifpscpmpcsrpcrholdstate;
   wire  ifpscpmpcsrpcrinitstate;
   wire  ifpscpmpcsrpcrmemclr;
   wire [3:0] ifpscpmpcsrpcrodisable;
   wire  ifpscpmpcsrpcrpcomplete;
   wire  ifpscpmpcsrpcrpwrdn;
   wire  ifpscpmpcsrpcrscanclr;
   wire  ifpscpmpcsrpcrstartbisr;
   wire  ifpscpmpcsrpcrstartcal;
   wire  ifpscpmpcsrpcrtristate;

   wire  ifcpmpsisrcorrevent;
   wire  ifcpmpsisrmiscevent;
   wire  ifcpmpsisruncorrevent;
   wire  ifpscpmchannel0xpipephystatus;
   wire [1:0] ifpscpmchannel0xpiperxcharisk;
   wire [31:0] ifpscpmchannel0xpiperxdata;
   wire  ifpscpmchannel0xpiperxdatavalid;
   wire  ifpscpmchannel0xpiperxelecidle;
   wire  ifpscpmchannel0xpiperxstartblock;
   wire [2:0] ifpscpmchannel0xpiperxstatus;
   wire [1:0] ifpscpmchannel0xpiperxsyncheader;
   wire [1:0] ifpscpmchannel0xpipepowerdown;
   wire  ifpscpmchannel0xpiperxpolarity;
   wire  ifpscpmchannel0xpiperxtermination;
   wire [1:0] ifpscpmchannel0xpipetxcharisk;
   wire  ifpscpmchannel0xpipetxcompliance;
   wire [31:0] ifpscpmchannel0xpipetxdata;
   wire  ifpscpmchannel0xpipetxdatavalid;
   wire  ifpscpmchannel0xpipetxdeemph;
   wire  ifpscpmchannel0xpipetxdetectrxloopback;
   wire  ifpscpmchannel0xpipetxelecidle;
   wire [6:0] ifpscpmchannel0xpipetxmaincursor;
   wire [2:0] ifpscpmchannel0xpipetxmargin;
   wire [4:0] ifpscpmchannel0xpipetxpostcursor;
   wire [4:0] ifpscpmchannel0xpipetxprecursor;
   wire  ifpscpmchannel0xpipetxstartblock;
   wire  ifpscpmchannel0xpipetxswing;
   wire [1:0] ifpscpmchannel0xpipetxsyncheader;
   wire  ifpscpmchannel0xpiperxvalid;
   wire  ifpscpmchannel10xpipephystatus;
   wire [1:0] ifpscpmchannel10xpiperxcharisk;
   wire [31:0] ifpscpmchannel10xpiperxdata;
   wire  ifpscpmchannel10xpiperxdatavalid;
   wire  ifpscpmchannel10xpiperxelecidle;
   wire  ifpscpmchannel10xpiperxstartblock;
   wire [2:0] ifpscpmchannel10xpiperxstatus;
   wire [1:0] ifpscpmchannel10xpiperxsyncheader;
   wire  ifpscpmchannel10xpiperxvalid;
   wire  ifpscpmchannel11xpipephystatus;
   wire [1:0] ifpscpmchannel11xpiperxcharisk;
   wire [31:0] ifpscpmchannel11xpiperxdata;
   wire  ifpscpmchannel11xpiperxdatavalid;
   wire  ifpscpmchannel11xpiperxelecidle;
   wire  ifpscpmchannel11xpiperxstartblock;
   wire [2:0] ifpscpmchannel11xpiperxstatus;
   wire [1:0] ifpscpmchannel11xpiperxsyncheader;
   wire  ifpscpmchannel11xpiperxvalid;
   wire  ifpscpmchannel12xpipephystatus;
   wire [1:0] ifpscpmchannel12xpiperxcharisk;
   wire [31:0] ifpscpmchannel12xpiperxdata;
   wire  ifpscpmchannel12xpiperxdatavalid;
   wire  ifpscpmchannel12xpiperxelecidle;
   wire  ifpscpmchannel12xpiperxstartblock;
   wire [2:0] ifpscpmchannel12xpiperxstatus;
   wire [1:0] ifpscpmchannel12xpiperxsyncheader;
   wire  ifpscpmchannel12xpiperxvalid;
   wire  ifpscpmchannel13xpipephystatus;
   wire [1:0] ifpscpmchannel13xpiperxcharisk;
   wire [31:0] ifpscpmchannel13xpiperxdata;
   wire  ifpscpmchannel13xpiperxdatavalid;
   wire  ifpscpmchannel13xpiperxelecidle;
   wire  ifpscpmchannel13xpiperxstartblock;
   wire [2:0] ifpscpmchannel13xpiperxstatus;
   wire [1:0] ifpscpmchannel13xpiperxsyncheader;
   wire  ifpscpmchannel13xpiperxvalid;
   wire  ifpscpmchannel14xpipephystatus;
   wire [1:0] ifpscpmchannel14xpiperxcharisk;
   wire [31:0] ifpscpmchannel14xpiperxdata;
   wire  ifpscpmchannel14xpiperxdatavalid;
   wire  ifpscpmchannel14xpiperxelecidle;
   wire  ifpscpmchannel14xpiperxstartblock;
   wire [2:0] ifpscpmchannel14xpiperxstatus;
   wire [1:0] ifpscpmchannel14xpiperxsyncheader;
   wire  ifpscpmchannel14xpiperxvalid;
   wire  ifpscpmchannel15xpipephystatus;
   wire [1:0] ifpscpmchannel15xpiperxcharisk;
   wire [31:0] ifpscpmchannel15xpiperxdata;
   wire  ifpscpmchannel15xpiperxdatavalid;
   wire  ifpscpmchannel15xpiperxelecidle;
   wire  ifpscpmchannel15xpiperxstartblock;
   wire [2:0] ifpscpmchannel15xpiperxstatus;
   wire [1:0] ifpscpmchannel15xpiperxsyncheader;
   wire  ifpscpmchannel15xpiperxvalid;
   wire  ifpscpmchannel1xpipephystatus;
   wire [1:0] ifpscpmchannel1xpiperxcharisk;
   wire [31:0] ifpscpmchannel1xpiperxdata;
   wire  ifpscpmchannel1xpiperxdatavalid;
   wire  ifpscpmchannel1xpiperxelecidle;
   wire  ifpscpmchannel1xpiperxstartblock;
   wire [2:0] ifpscpmchannel1xpiperxstatus;
   wire [1:0] ifpscpmchannel1xpiperxsyncheader;
   wire  ifpscpmchannel1xpiperxvalid;
   wire  ifpscpmchannel2xpipephystatus;
   wire [1:0] ifpscpmchannel2xpiperxcharisk;
   wire [31:0] ifpscpmchannel2xpiperxdata;
   wire  ifpscpmchannel2xpiperxdatavalid;
   wire  ifpscpmchannel2xpiperxelecidle;
   wire  ifpscpmchannel2xpiperxstartblock;
   wire [2:0] ifpscpmchannel2xpiperxstatus;
   wire [1:0] ifpscpmchannel2xpiperxsyncheader;
   wire  ifpscpmchannel2xpiperxvalid;
   wire  ifpscpmchannel3xpipephystatus;
   wire [1:0] ifpscpmchannel3xpiperxcharisk;
   wire [31:0] ifpscpmchannel3xpiperxdata;
   wire  ifpscpmchannel3xpiperxdatavalid;
   wire  ifpscpmchannel3xpiperxelecidle;
   wire  ifpscpmchannel3xpiperxstartblock;
   wire [2:0] ifpscpmchannel3xpiperxstatus;
   wire [1:0] ifpscpmchannel3xpiperxsyncheader;
   wire  ifpscpmchannel3xpiperxvalid;
   wire  ifpscpmchannel4xpipephystatus;
   wire [1:0] ifpscpmchannel4xpiperxcharisk;
   wire [31:0] ifpscpmchannel4xpiperxdata;
   wire  ifpscpmchannel4xpiperxdatavalid;
   wire  ifpscpmchannel4xpiperxelecidle;
   wire  ifpscpmchannel4xpiperxstartblock;
   wire [2:0] ifpscpmchannel4xpiperxstatus;
   wire [1:0] ifpscpmchannel4xpiperxsyncheader;
   wire  ifpscpmchannel4xpiperxvalid;
   wire  ifpscpmchannel5xpipephystatus;
   wire [1:0] ifpscpmchannel5xpiperxcharisk;
   wire [31:0] ifpscpmchannel5xpiperxdata;
   wire  ifpscpmchannel5xpiperxdatavalid;
   wire  ifpscpmchannel5xpiperxelecidle;
   wire  ifpscpmchannel5xpiperxstartblock;
   wire [2:0] ifpscpmchannel5xpiperxstatus;
   wire [1:0] ifpscpmchannel5xpiperxsyncheader;
   wire  ifpscpmchannel5xpiperxvalid;
   wire  ifpscpmchannel6xpipephystatus;
   wire [1:0] ifpscpmchannel6xpiperxcharisk;
   wire [31:0] ifpscpmchannel6xpiperxdata;
   wire  ifpscpmchannel6xpiperxdatavalid;
   wire  ifpscpmchannel6xpiperxelecidle;
   wire  ifpscpmchannel6xpiperxstartblock;
   wire [2:0] ifpscpmchannel6xpiperxstatus;
   wire [1:0] ifpscpmchannel6xpiperxsyncheader;
   wire  ifpscpmchannel6xpiperxvalid;
   wire  ifpscpmchannel7xpipephystatus;
   wire [1:0] ifpscpmchannel7xpiperxcharisk;
   wire [31:0] ifpscpmchannel7xpiperxdata;
   wire  ifpscpmchannel7xpiperxdatavalid;
   wire  ifpscpmchannel7xpiperxelecidle;
   wire  ifpscpmchannel7xpiperxstartblock;
   wire [2:0] ifpscpmchannel7xpiperxstatus;
   wire [1:0] ifpscpmchannel7xpiperxsyncheader;
   wire  ifpscpmchannel7xpiperxvalid;
   wire  ifpscpmchannel8xpipephystatus;
   wire [1:0] ifpscpmchannel8xpiperxcharisk;
   wire [31:0] ifpscpmchannel8xpiperxdata;
   wire  ifpscpmchannel8xpiperxdatavalid;
   wire  ifpscpmchannel8xpiperxelecidle;
   wire  ifpscpmchannel8xpiperxstartblock;
   wire [2:0] ifpscpmchannel8xpiperxstatus;
   wire [1:0] ifpscpmchannel8xpiperxsyncheader;
   wire  ifpscpmchannel8xpiperxvalid;
   wire  ifpscpmchannel9xpipephystatus;
   wire [1:0] ifpscpmchannel9xpiperxcharisk;
   wire [31:0] ifpscpmchannel9xpiperxdata;
   wire  ifpscpmchannel9xpiperxdatavalid;
   wire  ifpscpmchannel9xpiperxelecidle;
   wire  ifpscpmchannel9xpiperxstartblock;
   wire [2:0] ifpscpmchannel9xpiperxstatus;
   wire [1:0] ifpscpmchannel9xpiperxsyncheader;
   wire  ifpscpmchannel9xpiperxvalid;
   wire  ifpscpmhsdpchannel0xpiperxdatavalid;
   wire [1:0] ifpscpmhsdpchannel0xpiperxheader;
   wire  ifpscpmhsdpchannel0xpiperxheadervalid;
   wire  ifpscpmhsdpchannel0xpiperxresetdone;
   wire  ifpscpmhsdpchannel0xpipetxresetdone;
   wire  ifpscpmhsdpchannel1xpiperxdatavalid;
   wire [1:0] ifpscpmhsdpchannel1xpiperxheader;
   wire  ifpscpmhsdpchannel1xpiperxheadervalid;
   wire  ifpscpmhsdpchannel1xpiperxresetdone;
   wire  ifpscpmhsdpchannel1xpipetxresetdone;
   wire  ifpscpmhsdpchannel2xpiperxdatavalid;
   wire [1:0] ifpscpmhsdpchannel2xpiperxheader;
   wire  ifpscpmhsdpchannel2xpiperxheadervalid;
   wire  ifpscpmhsdpchannel2xpiperxresetdone;
   wire  ifpscpmhsdpchannel2xpipetxresetdone;   
   wire  ifpscpmhsdplinkxpipegtrxoutclk;
   wire  ifpscpmintquadxpipephyreadytobot;
   wire  ifpscpmlink0xpipebufgtce;
   wire [3:0] ifpscpmlink0xpipebufgtcemask;
   wire [11:0] ifpscpmlink0xpipebufgtdiv;
   wire  ifpscpmlink0xpipebufgtrst;
   wire [3:0] ifpscpmlink0xpipebufgtrstmask;
   wire  ifpscpmlink0xpipegtoutclk;
   wire  ifpscpmlink0xpipephyready;
   wire  ifpscpmlink1xpipebufgtce;
   wire [3:0] ifpscpmlink1xpipebufgtcemask;
   wire [11:0] ifpscpmlink1xpipebufgtdiv;
   wire  ifpscpmlink1xpipebufgtrst;
   wire [3:0] ifpscpmlink1xpipebufgtrstmask;
   wire  ifpscpmlink1xpipegtoutclk;
   wire  ifpscpmlink1xpipephyready;
   wire  ifpscpmquad0xpiperxmarginreqack;
   wire [3:0] ifpscpmquad0xpiperxmarginrescmd;
   wire [1:0] ifpscpmquad0xpiperxmarginreslanenum;
   wire [7:0] ifpscpmquad0xpiperxmarginrespayload;
   wire  ifpscpmquad0xpiperxmarginresreq;
   wire  ifpscpmquad1xpiperxmarginreqack;
   wire [3:0] ifpscpmquad1xpiperxmarginrescmd;
   wire [1:0] ifpscpmquad1xpiperxmarginreslanenum;
   wire [7:0] ifpscpmquad1xpiperxmarginrespayload;
   wire  ifpscpmquad1xpiperxmarginresreq;
   wire  ifpscpmquad2xpiperxmarginreqack;
   wire [3:0] ifpscpmquad2xpiperxmarginrescmd;
   wire [1:0] ifpscpmquad2xpiperxmarginreslanenum;
   wire [7:0] ifpscpmquad2xpiperxmarginrespayload;
   wire  ifpscpmquad2xpiperxmarginresreq;
   wire  ifpscpmquad3xpiperxmarginreqack;
   wire [3:0] ifpscpmquad3xpiperxmarginrescmd;
   wire [1:0] ifpscpmquad3xpiperxmarginreslanenum;
   wire [7:0] ifpscpmquad3xpiperxmarginrespayload;
   wire  ifpscpmquad3xpiperxmarginresreq;

   wire [1:0] ifpscpmchannel10xpipepowerdown;
   wire  ifpscpmchannel10xpiperxpolarity;
   wire  ifpscpmchannel10xpiperxtermination;
   wire [1:0] ifpscpmchannel10xpipetxcharisk;
   wire  ifpscpmchannel10xpipetxcompliance;
   wire [31:0] ifpscpmchannel10xpipetxdata;
   wire  ifpscpmchannel10xpipetxdatavalid;
   wire  ifpscpmchannel10xpipetxdeemph;
   wire  ifpscpmchannel10xpipetxdetectrxloopback;
   wire  ifpscpmchannel10xpipetxelecidle;
   wire [6:0] ifpscpmchannel10xpipetxmaincursor;
   wire [2:0] ifpscpmchannel10xpipetxmargin;
   wire [4:0] ifpscpmchannel10xpipetxpostcursor;
   wire [4:0] ifpscpmchannel10xpipetxprecursor;
   wire  ifpscpmchannel10xpipetxstartblock;
   wire  ifpscpmchannel10xpipetxswing;
   wire [1:0] ifpscpmchannel10xpipetxsyncheader;
   wire [1:0] ifpscpmchannel11xpipepowerdown;
   wire  ifpscpmchannel11xpiperxpolarity;
   wire  ifpscpmchannel11xpiperxtermination;
   wire [1:0] ifpscpmchannel11xpipetxcharisk;
   wire  ifpscpmchannel11xpipetxcompliance;
   wire [31:0] ifpscpmchannel11xpipetxdata;
   wire  ifpscpmchannel11xpipetxdatavalid;
   wire  ifpscpmchannel11xpipetxdeemph;
   wire  ifpscpmchannel11xpipetxdetectrxloopback;
   wire  ifpscpmchannel11xpipetxelecidle;
   wire [6:0] ifpscpmchannel11xpipetxmaincursor;
   wire [2:0] ifpscpmchannel11xpipetxmargin;
   wire [4:0] ifpscpmchannel11xpipetxpostcursor;
   wire [4:0] ifpscpmchannel11xpipetxprecursor;
   wire  ifpscpmchannel11xpipetxstartblock;
   wire  ifpscpmchannel11xpipetxswing;
   wire [1:0] ifpscpmchannel11xpipetxsyncheader;
   wire [1:0] ifpscpmchannel12xpipepowerdown;
   wire  ifpscpmchannel12xpiperxpolarity;
   wire  ifpscpmchannel12xpiperxtermination;
   wire [1:0] ifpscpmchannel12xpipetxcharisk;
   wire  ifpscpmchannel12xpipetxcompliance;
   wire [31:0] ifpscpmchannel12xpipetxdata;
   wire  ifpscpmchannel12xpipetxdatavalid;
   wire  ifpscpmchannel12xpipetxdeemph;
   wire  ifpscpmchannel12xpipetxdetectrxloopback;
   wire  ifpscpmchannel12xpipetxelecidle;
   wire [6:0] ifpscpmchannel12xpipetxmaincursor;
   wire [2:0] ifpscpmchannel12xpipetxmargin;
   wire [4:0] ifpscpmchannel12xpipetxpostcursor;
   wire [4:0] ifpscpmchannel12xpipetxprecursor;
   wire  ifpscpmchannel12xpipetxstartblock;
   wire  ifpscpmchannel12xpipetxswing;
   wire [1:0] ifpscpmchannel12xpipetxsyncheader;
   wire [1:0] ifpscpmchannel13xpipepowerdown;
   wire  ifpscpmchannel13xpiperxpolarity;
   wire  ifpscpmchannel13xpiperxtermination;
   wire [1:0] ifpscpmchannel13xpipetxcharisk;
   wire  ifpscpmchannel13xpipetxcompliance;
   wire [31:0] ifpscpmchannel13xpipetxdata;
   wire  ifpscpmchannel13xpipetxdatavalid;
   wire  ifpscpmchannel13xpipetxdeemph;
   wire  ifpscpmchannel13xpipetxdetectrxloopback;
   wire  ifpscpmchannel13xpipetxelecidle;
   wire [6:0] ifpscpmchannel13xpipetxmaincursor;
   wire [2:0] ifpscpmchannel13xpipetxmargin;
   wire [4:0] ifpscpmchannel13xpipetxpostcursor;
   wire [4:0] ifpscpmchannel13xpipetxprecursor;
   wire  ifpscpmchannel13xpipetxstartblock;
   wire  ifpscpmchannel13xpipetxswing;
   wire [1:0] ifpscpmchannel13xpipetxsyncheader;
   wire [1:0] ifpscpmchannel14xpipepowerdown;
   wire  ifpscpmchannel14xpiperxpolarity;
   wire  ifpscpmchannel14xpiperxtermination;
   wire [1:0] ifpscpmchannel14xpipetxcharisk;
   wire  ifpscpmchannel14xpipetxcompliance;
   wire [31:0] ifpscpmchannel14xpipetxdata;
   wire  ifpscpmchannel14xpipetxdatavalid;
   wire  ifpscpmchannel14xpipetxdeemph;
   wire  ifpscpmchannel14xpipetxdetectrxloopback;
   wire  ifpscpmchannel14xpipetxelecidle;
   wire [6:0] ifpscpmchannel14xpipetxmaincursor;
   wire [2:0] ifpscpmchannel14xpipetxmargin;
   wire [4:0] ifpscpmchannel14xpipetxpostcursor;
   wire [4:0] ifpscpmchannel14xpipetxprecursor;
   wire  ifpscpmchannel14xpipetxstartblock;
   wire  ifpscpmchannel14xpipetxswing;
   wire [1:0] ifpscpmchannel14xpipetxsyncheader;
   wire [1:0] ifpscpmchannel15xpipepowerdown;
   wire  ifpscpmchannel15xpiperxpolarity;
   wire  ifpscpmchannel15xpiperxtermination;
   wire [1:0] ifpscpmchannel15xpipetxcharisk;
   wire  ifpscpmchannel15xpipetxcompliance;
   wire [31:0] ifpscpmchannel15xpipetxdata;
   wire  ifpscpmchannel15xpipetxdatavalid;
   wire  ifpscpmchannel15xpipetxdeemph;
   wire  ifpscpmchannel15xpipetxdetectrxloopback;
   wire  ifpscpmchannel15xpipetxelecidle;
   wire [6:0] ifpscpmchannel15xpipetxmaincursor;
   wire [2:0] ifpscpmchannel15xpipetxmargin;
   wire [4:0] ifpscpmchannel15xpipetxpostcursor;
   wire [4:0] ifpscpmchannel15xpipetxprecursor;
   wire  ifpscpmchannel15xpipetxstartblock;
   wire  ifpscpmchannel15xpipetxswing;
   wire [1:0] ifpscpmchannel15xpipetxsyncheader;
   wire [1:0] ifpscpmchannel1xpipepowerdown;
   wire  ifpscpmchannel1xpiperxpolarity;
   wire  ifpscpmchannel1xpiperxtermination;
   wire [1:0] ifpscpmchannel1xpipetxcharisk;
   wire  ifpscpmchannel1xpipetxcompliance;
   wire [31:0] ifpscpmchannel1xpipetxdata;
   wire  ifpscpmchannel1xpipetxdatavalid;
   wire  ifpscpmchannel1xpipetxdeemph;
   wire  ifpscpmchannel1xpipetxdetectrxloopback;
   wire  ifpscpmchannel1xpipetxelecidle;
   wire [6:0] ifpscpmchannel1xpipetxmaincursor;
   wire [2:0] ifpscpmchannel1xpipetxmargin;
   wire [4:0] ifpscpmchannel1xpipetxpostcursor;
   wire [4:0] ifpscpmchannel1xpipetxprecursor;
   wire  ifpscpmchannel1xpipetxstartblock;
   wire  ifpscpmchannel1xpipetxswing;
   wire [1:0] ifpscpmchannel1xpipetxsyncheader;
   wire [1:0] ifpscpmchannel2xpipepowerdown;
   wire  ifpscpmchannel2xpiperxpolarity;
   wire  ifpscpmchannel2xpiperxtermination;
   wire [1:0] ifpscpmchannel2xpipetxcharisk;
   wire  ifpscpmchannel2xpipetxcompliance;
   wire [31:0] ifpscpmchannel2xpipetxdata;
   wire  ifpscpmchannel2xpipetxdatavalid;
   wire  ifpscpmchannel2xpipetxdeemph;
   wire  ifpscpmchannel2xpipetxdetectrxloopback;
   wire  ifpscpmchannel2xpipetxelecidle;
   wire [6:0] ifpscpmchannel2xpipetxmaincursor;
   wire [2:0] ifpscpmchannel2xpipetxmargin;
   wire [4:0] ifpscpmchannel2xpipetxpostcursor;
   wire [4:0] ifpscpmchannel2xpipetxprecursor;
   wire  ifpscpmchannel2xpipetxstartblock;
   wire  ifpscpmchannel2xpipetxswing;
   wire [1:0] ifpscpmchannel2xpipetxsyncheader;
   wire [1:0] ifpscpmchannel3xpipepowerdown;
   wire  ifpscpmchannel3xpiperxpolarity;
   wire  ifpscpmchannel3xpiperxtermination;
   wire [1:0] ifpscpmchannel3xpipetxcharisk;
   wire  ifpscpmchannel3xpipetxcompliance;
   wire [31:0] ifpscpmchannel3xpipetxdata;
   wire  ifpscpmchannel3xpipetxdatavalid;
   wire  ifpscpmchannel3xpipetxdeemph;
   wire  ifpscpmchannel3xpipetxdetectrxloopback;
   wire  ifpscpmchannel3xpipetxelecidle;
   wire [6:0] ifpscpmchannel3xpipetxmaincursor;
   wire [2:0] ifpscpmchannel3xpipetxmargin;
   wire [4:0] ifpscpmchannel3xpipetxpostcursor;
   wire [4:0] ifpscpmchannel3xpipetxprecursor;
   wire  ifpscpmchannel3xpipetxstartblock;
   wire  ifpscpmchannel3xpipetxswing;
   wire [1:0] ifpscpmchannel3xpipetxsyncheader;
   wire [1:0] ifpscpmchannel4xpipepowerdown;
   wire  ifpscpmchannel4xpiperxpolarity;
   wire  ifpscpmchannel4xpiperxtermination;
   wire [1:0] ifpscpmchannel4xpipetxcharisk;
   wire  ifpscpmchannel4xpipetxcompliance;
   wire [31:0] ifpscpmchannel4xpipetxdata;
   wire  ifpscpmchannel4xpipetxdatavalid;
   wire  ifpscpmchannel4xpipetxdeemph;
   wire  ifpscpmchannel4xpipetxdetectrxloopback;
   wire  ifpscpmchannel4xpipetxelecidle;
   wire [6:0] ifpscpmchannel4xpipetxmaincursor;
   wire [2:0] ifpscpmchannel4xpipetxmargin;
   wire [4:0] ifpscpmchannel4xpipetxpostcursor;
   wire [4:0] ifpscpmchannel4xpipetxprecursor;
   wire  ifpscpmchannel4xpipetxstartblock;
   wire  ifpscpmchannel4xpipetxswing;
   wire [1:0] ifpscpmchannel4xpipetxsyncheader;
   wire [1:0] ifpscpmchannel5xpipepowerdown;
   wire  ifpscpmchannel5xpiperxpolarity;
   wire  ifpscpmchannel5xpiperxtermination;
   wire [1:0] ifpscpmchannel5xpipetxcharisk;
   wire  ifpscpmchannel5xpipetxcompliance;
   wire [31:0] ifpscpmchannel5xpipetxdata;
   wire  ifpscpmchannel5xpipetxdatavalid;
   wire  ifpscpmchannel5xpipetxdeemph;
   wire  ifpscpmchannel5xpipetxdetectrxloopback;
   wire  ifpscpmchannel5xpipetxelecidle;
   wire [6:0] ifpscpmchannel5xpipetxmaincursor;
   wire [2:0] ifpscpmchannel5xpipetxmargin;
   wire [4:0] ifpscpmchannel5xpipetxpostcursor;
   wire [4:0] ifpscpmchannel5xpipetxprecursor;
   wire  ifpscpmchannel5xpipetxstartblock;
   wire  ifpscpmchannel5xpipetxswing;
   wire [1:0] ifpscpmchannel5xpipetxsyncheader;
   wire [1:0] ifpscpmchannel6xpipepowerdown;
   wire  ifpscpmchannel6xpiperxpolarity;
   wire  ifpscpmchannel6xpiperxtermination;
   wire [1:0] ifpscpmchannel6xpipetxcharisk;
   wire  ifpscpmchannel6xpipetxcompliance;
   wire [31:0] ifpscpmchannel6xpipetxdata;
   wire  ifpscpmchannel6xpipetxdatavalid;
   wire  ifpscpmchannel6xpipetxdeemph;
   wire  ifpscpmchannel6xpipetxdetectrxloopback;
   wire  ifpscpmchannel6xpipetxelecidle;
   wire [6:0] ifpscpmchannel6xpipetxmaincursor;
   wire [2:0] ifpscpmchannel6xpipetxmargin;
   wire [4:0] ifpscpmchannel6xpipetxpostcursor;
   wire [4:0] ifpscpmchannel6xpipetxprecursor;
   wire  ifpscpmchannel6xpipetxstartblock;
   wire  ifpscpmchannel6xpipetxswing;
   wire [1:0] ifpscpmchannel6xpipetxsyncheader;
   wire [1:0] ifpscpmchannel7xpipepowerdown;
   wire  ifpscpmchannel7xpiperxpolarity;
   wire  ifpscpmchannel7xpiperxtermination;
   wire [1:0] ifpscpmchannel7xpipetxcharisk;
   wire  ifpscpmchannel7xpipetxcompliance;
   wire [31:0] ifpscpmchannel7xpipetxdata;
   wire  ifpscpmchannel7xpipetxdatavalid;
   wire  ifpscpmchannel7xpipetxdeemph;
   wire  ifpscpmchannel7xpipetxdetectrxloopback;
   wire  ifpscpmchannel7xpipetxelecidle;
   wire [6:0] ifpscpmchannel7xpipetxmaincursor;
   wire [2:0] ifpscpmchannel7xpipetxmargin;
   wire [4:0] ifpscpmchannel7xpipetxpostcursor;
   wire [4:0] ifpscpmchannel7xpipetxprecursor;
   wire  ifpscpmchannel7xpipetxstartblock;
   wire  ifpscpmchannel7xpipetxswing;
   wire [1:0] ifpscpmchannel7xpipetxsyncheader;
   wire [1:0] ifpscpmchannel8xpipepowerdown;
   wire  ifpscpmchannel8xpiperxpolarity;
   wire  ifpscpmchannel8xpiperxtermination;
   wire [1:0] ifpscpmchannel8xpipetxcharisk;
   wire  ifpscpmchannel8xpipetxcompliance;
   wire [31:0] ifpscpmchannel8xpipetxdata;
   wire  ifpscpmchannel8xpipetxdatavalid;
   wire  ifpscpmchannel8xpipetxdeemph;
   wire  ifpscpmchannel8xpipetxdetectrxloopback;
   wire  ifpscpmchannel8xpipetxelecidle;
   wire [6:0] ifpscpmchannel8xpipetxmaincursor;
   wire [2:0] ifpscpmchannel8xpipetxmargin;
   wire [4:0] ifpscpmchannel8xpipetxpostcursor;
   wire [4:0] ifpscpmchannel8xpipetxprecursor;
   wire  ifpscpmchannel8xpipetxstartblock;
   wire  ifpscpmchannel8xpipetxswing;
   wire [1:0] ifpscpmchannel8xpipetxsyncheader;
   wire [1:0] ifpscpmchannel9xpipepowerdown;
   wire  ifpscpmchannel9xpiperxpolarity;
   wire  ifpscpmchannel9xpiperxtermination;
   wire [1:0] ifpscpmchannel9xpipetxcharisk;
   wire  ifpscpmchannel9xpipetxcompliance;
   wire [31:0] ifpscpmchannel9xpipetxdata;
   wire  ifpscpmchannel9xpipetxdatavalid;
   wire  ifpscpmchannel9xpipetxdeemph;
   wire  ifpscpmchannel9xpipetxdetectrxloopback;
   wire  ifpscpmchannel9xpipetxelecidle;
   wire [6:0] ifpscpmchannel9xpipetxmaincursor;
   wire [2:0] ifpscpmchannel9xpipetxmargin;
   wire [4:0] ifpscpmchannel9xpipetxpostcursor;
   wire [4:0] ifpscpmchannel9xpipetxprecursor;
   wire  ifpscpmchannel9xpipetxstartblock;
   wire  ifpscpmchannel9xpipetxswing;
   wire [1:0] ifpscpmchannel9xpipetxsyncheader;
   wire  ifpscpmhsdpchannel0xpiperxgearboxslip;
   wire  ifpscpmhsdpchannel0xpiperxpcsreset;
   wire [1:0] ifpscpmhsdpchannel0xpipetxheader;
   wire [6:0] ifpscpmhsdpchannel0xpipetxsequence;
   wire  ifpscpmhsdpchannel1xpiperxgearboxslip;
   wire  ifpscpmhsdpchannel1xpiperxpcsreset;
   wire [1:0] ifpscpmhsdpchannel1xpipetxheader;
   wire [6:0] ifpscpmhsdpchannel1xpipetxsequence;
   wire  ifpscpmhsdpchannel2xpiperxgearboxslip;
   wire  ifpscpmhsdpchannel2xpiperxpcsreset;
   wire [1:0] ifpscpmhsdpchannel2xpipetxheader;
   wire [6:0] ifpscpmhsdpchannel2xpipetxsequence;
   wire  ifpscpmhsdplinkxpipegtrxusrclk;
   wire  ifpscpmintquadxpipephyreadyfrbot;
   wire  ifpscpmlink0xpipegtpipeclk;
   wire  ifpscpmlink0xpipepcielinkreachtarget;
   wire [5:0] ifpscpmlink0xpipepcieltssmstate;
   wire  ifpscpmlink0xpipepcieperstn;
   wire  ifpscpmlink0xpipephyesmadaptationsave;
   wire [2:0] ifpscpmlink0xpipepiperate;
   wire  ifpscpmlink1xpipegtpipeclk;
   wire  ifpscpmlink1xpipepcielinkreachtarget;
   wire [5:0] ifpscpmlink1xpipepcieltssmstate;
   wire  ifpscpmlink1xpipepcieperstn;
   wire  ifpscpmlink1xpipephyesmadaptationsave;
   wire [2:0] ifpscpmlink1xpipepiperate;
   wire  cpmoscclkdiv2;
   wire [3:0] ifpscpmquad0xpiperxmarginreqcmd;
   wire [1:0] ifpscpmquad0xpiperxmarginreqlanenum;
   wire [7:0] ifpscpmquad0xpiperxmarginreqpayload;
   wire  ifpscpmquad0xpiperxmarginreqreq;
   wire  ifpscpmquad0xpiperxmarginresack;
   wire [3:0] ifpscpmquad1xpiperxmarginreqcmd;
   wire [1:0] ifpscpmquad1xpiperxmarginreqlanenum;
   wire [7:0] ifpscpmquad1xpiperxmarginreqpayload;
   wire  ifpscpmquad1xpiperxmarginreqreq;
   wire  ifpscpmquad1xpiperxmarginresack;
   wire [3:0] ifpscpmquad2xpiperxmarginreqcmd;
   wire [1:0] ifpscpmquad2xpiperxmarginreqlanenum;
   wire [7:0] ifpscpmquad2xpiperxmarginreqpayload;
   wire  ifpscpmquad2xpiperxmarginreqreq;
   wire  ifpscpmquad2xpiperxmarginresack;
   wire [3:0] ifpscpmquad3xpiperxmarginreqcmd;
   wire [1:0] ifpscpmquad3xpiperxmarginreqlanenum;
   wire [7:0] ifpscpmquad3xpiperxmarginreqpayload;
   wire  ifpscpmquad3xpiperxmarginreqreq;
   wire  ifpscpmquad3xpiperxmarginresack;

   wire  lpdcpminrefclk;
   wire  lpdcpmswitchtimeoutcnt;
   wire  lpdcpmtopswclk;




//CPM-XPIPE wires
    
  wire ref_clk;
  wire reset;
  wire  xpipe_pcie_perst_n;
  wire  xpipe_pcie_perst_n_1;
  wire  q0q1_xpipe_pcie_perst_n_m;
  wire  q0q1_xpipe_pcie_perst_n_m_1;
  wire  q1q2_xpipe_pcie_perst_n_m;
  wire  q1q2_xpipe_pcie_perst_n_m_1; 
  wire  q2q3_xpipe_pcie_perst_n_m;
  wire  q2q3_xpipe_pcie_perst_n_m_1;


  wire  xpipe_phyesmadaptsave;
  wire  xpipe_phyesmadaptsave_1;

  wire  q0q1_xpipe_phyesmadaptsave_m;
  wire  q0q1_xpipe_phyesmadaptsave_m_1;

  wire  q1q2_xpipe_phyesmadaptsave_m;
  wire  q1q2_xpipe_phyesmadaptsave_m_1; 

  wire  q2q3_xpipe_phyesmadaptsave_m;
  wire  q2q3_xpipe_phyesmadaptsave_m_1;   
  
  wire  q3q4_xpipe_phyesmadaptsave_m;
  wire  q3q4_xpipe_phyesmadaptsave_m_1; 

  wire  xpipe_gt_pipeclk;
  wire  xpipe_gt_pipeclk_1;
  wire  xpipe_gt_rxusrclk;  
  wire ifcpmxpipehsdplinkxpipegtrxout;
  wire xpipe_gt_outclk;

  wire q0q1_xpipe_gt_outclk_m;
  wire q0q1_xpipe_gt_outclk_m_1;
  wire  q0q1_xpipe_gt_rxoutclk_m;
  wire  q0q1_xpipe_gt_rxusrclk_m; 
  wire  q0q1_xpipe_gt_pipeclk_m;
  wire  q0q1_xpipe_gt_pipeclk_m_1;
  wire  q0q1_xpipe_bufgtce_m;
  wire  q0q1_xpipe_bufgtce_m_1;
  wire   [3:0] q0q1_xpipe_bufgtce_mask_m;
  wire   [3:0] q0q1_xpipe_bufgtce_mask_m_1;
  wire [11:0]  q0q1_xpipe_bufgtdiv_m;
  wire [11:0]  q0q1_xpipe_bufgtdiv_m_1;
  wire  q0q1_xpipe_bufgtrst_m;
  wire [3:0] q0q1_xpipe_bufgtrst_mask_m;
  wire [3:0] q0q1_xpipe_bufgtrst_mask_m_1;
  wire  q0q1_xpipe_bufgtrst_m_1;
  wire  q0q1_xpipe_phyready_fr_bot_m;
  wire q0q1_xpipe_phyready_to_bot_m;

  wire q1q2_xpipe_gt_outclk_m;
  wire q1q2_xpipe_gt_outclk_m_1;
  wire  q1q2_xpipe_gt_rxoutclk_m;
  wire  q1q2_xpipe_gt_rxusrclk_m; 
  wire  q1q2_xpipe_gt_pipeclk_m;
  wire  q1q2_xpipe_gt_pipeclk_m_1;
  wire  q1q2_xpipe_bufgtce_m;
  wire  q1q2_xpipe_bufgtce_m_1;
  wire   [3:0] q1q2_xpipe_bufgtce_mask_m;
  wire   [3:0] q1q2_xpipe_bufgtce_mask_m_1;
  wire [11:0]  q1q2_xpipe_bufgtdiv_m;
  wire [11:0]  q1q2_xpipe_bufgtdiv_m_1;
  wire  q1q2_xpipe_bufgtrst_m;
  wire [3:0] q1q2_xpipe_bufgtrst_mask_m;
  wire [3:0] q1q2_xpipe_bufgtrst_mask_m_1;
  wire  q1q2_xpipe_bufgtrst_m_1;
  wire  q1q2_xpipe_phyready_fr_bot_m;
  wire q1q2_xpipe_phyready_to_bot_m;

  wire q2q3_xpipe_gt_outclk_m;
  wire q2q3_xpipe_gt_outclk_m_1;
  wire  q2q3_xpipe_gt_rxoutclk_m;
  wire  q2q3_xpipe_gt_rxusrclk_m; 
  wire  q2q3_xpipe_gt_pipeclk_m;
  wire  q2q3_xpipe_gt_pipeclk_m_1;
  wire  q2q3_xpipe_bufgtce_m;
  wire  q2q3_xpipe_bufgtce_m_1;
  wire   [3:0] q2q3_xpipe_bufgtce_mask_m;
  wire   [3:0] q2q3_xpipe_bufgtce_mask_m_1;
  wire [11:0]  q2q3_xpipe_bufgtdiv_m;
  wire [11:0]  q2q3_xpipe_bufgtdiv_m_1;
  wire  q2q3_xpipe_bufgtrst_m;
  wire [3:0] q2q3_xpipe_bufgtrst_mask_m;
  wire [3:0] q2q3_xpipe_bufgtrst_mask_m_1;
  wire  q2q3_xpipe_bufgtrst_m_1;
  wire  q2q3_xpipe_phyready_fr_bot_m;
  wire q2q3_xpipe_phyready_to_bot_m;


  wire  xpipe_phy_ready;
  wire  xpipe_phy_ready_1; 


  wire xpipe_gt_outclk_1;
  wire xpipe_gt_rxoutclk;
  wire xpipe_phyready_to_bot;
  wire xpipe_bufgtce;
  wire   [3:0]   xpipe_bufgtce_mask;
  wire   [11:0]  xpipe_bufgtdiv;
  wire      xpipe_bufgtrst;
  wire   [3:0]  xpipe_bufgtrst_mask;
  wire      xpipe_bufgtce_1;
  wire   [3:0] xpipe_bufgtce_mask_1;
  wire   [11:0]   xpipe_bufgtdiv_1;
  wire      xpipe_bufgtrst_1;
  wire   [3:0]   xpipe_bufgtrst_mask_1;
  wire      xpipe_phyready_fr_bot;
  wire   [2:0]   xpipe_pcie_rate;
  wire   [2:0]   xpipe_pcie_rate_1;
  wire  xpipe_pcielinkreachtarget;
  wire  xpipe_pcielinkreachtarget_1;

  wire  q0q1_xpipe_pcielinkreachtarget_m;
  wire  q0q1_xpipe_pcielinkreachtarget_m_1;  
  wire  q0q1_xpipe_phy_ready_m;
  wire  q0q1_xpipe_phy_ready_m_1;

  wire  q1q2_xpipe_phy_ready_m;
  wire  q1q2_xpipe_phy_ready_m_1; 
  wire  q1q2_xpipe_pcielinkreachtarget_m;
  wire  q1q2_xpipe_pcielinkreachtarget_m_1; 
  
  wire  q2q3_xpipe_phy_ready_m;
  wire  q2q3_xpipe_phy_ready_m_1;   
  wire  q2q3_xpipe_pcielinkreachtarget_m;
  wire  q2q3_xpipe_pcielinkreachtarget_m_1;
      
  wire           xpipe_hsdp_rxgearboxslip;
  wire           xpipe_hsdp_rxpcsreset;
  wire   [1:0]   xpipe_hsdp_txheader;
  wire   [6:0]   xpipe_hsdp_txsequence;
  wire           xpipe_hsdp_rxdatavalid;
  wire   [1:0]   xpipe_hsdp_rxheader;
  wire           xpipe_hsdp_rxheadervalid;
  wire           xpipe_hsdp_rxresetdone;
  wire           xpipe_hsdp_txresetdone;  
 
  wire           xpipe_hsdp_rxgearboxslip_1;
  wire           xpipe_hsdp_rxpcsreset_1;
  wire   [1:0]   xpipe_hsdp_txheader_1;
  wire   [6:0]   xpipe_hsdp_txsequence_1;
  wire           xpipe_hsdp_rxdatavalid_1;
  wire   [1:0]   xpipe_hsdp_rxheader_1;
  wire           xpipe_hsdp_rxheadervalid_1;
  wire           xpipe_hsdp_rxresetdone_1;
  wire           xpipe_hsdp_txresetdone_1;
       
  wire           xpipe_hsdp_rxgearboxslip_2;
  wire           xpipe_hsdp_rxpcsreset_2;
  wire   [1:0]   xpipe_hsdp_txheader_2;
  wire   [6:0]   xpipe_hsdp_txsequence_2;
  wire           xpipe_hsdp_rxdatavalid_2;
  wire   [1:0]   xpipe_hsdp_rxheader_2;
  wire           xpipe_hsdp_rxheadervalid_2;
  wire           xpipe_hsdp_rxresetdone_2;
  wire           xpipe_hsdp_txresetdone_2;

      
  wire           q0q1_xpipe_hsdp_rxgearboxslip;
  wire           q0q1_xpipe_hsdp_rxpcsreset;
  wire   [1:0]   q0q1_xpipe_hsdp_txheader;
  wire   [6:0]   q0q1_xpipe_hsdp_txsequence;
  wire           q0q1_xpipe_hsdp_rxdatavalid;
  wire   [1:0]   q0q1_xpipe_hsdp_rxheader;
  wire           q0q1_xpipe_hsdp_rxheadervalid;
  wire           q0q1_xpipe_hsdp_rxresetdone;
  wire           q0q1_xpipe_hsdp_txresetdone;  
 
  wire           q0q1_xpipe_hsdp_rxgearboxslip_1;
  wire           q0q1_xpipe_hsdp_rxpcsreset_1;
  wire   [1:0]   q0q1_xpipe_hsdp_txheader_1;
  wire   [6:0]   q0q1_xpipe_hsdp_txsequence_1;
  wire           q0q1_xpipe_hsdp_rxdatavalid_1;
  wire   [1:0]   q0q1_xpipe_hsdp_rxheader_1;
  wire           q0q1_xpipe_hsdp_rxheadervalid_1;
  wire           q0q1_xpipe_hsdp_rxresetdone_1;
  wire           q0q1_xpipe_hsdp_txresetdone_1;
       
  wire           q0q1_xpipe_hsdp_rxgearboxslip_2;
  wire           q0q1_xpipe_hsdp_rxpcsreset_2;
  wire   [1:0]   q0q1_xpipe_hsdp_txheader_2;
  wire   [6:0]   q0q1_xpipe_hsdp_txsequence_2;
  wire           q0q1_xpipe_hsdp_rxdatavalid_2;
  wire   [1:0]   q0q1_xpipe_hsdp_rxheader_2;
  wire           q0q1_xpipe_hsdp_rxheadervalid_2;
  wire           q0q1_xpipe_hsdp_rxresetdone_2;
  wire           q0q1_xpipe_hsdp_txresetdone_2;

      
  wire           q1q2_xpipe_hsdp_rxgearboxslip;
  wire           q1q2_xpipe_hsdp_rxpcsreset;
  wire   [1:0]   q1q2_xpipe_hsdp_txheader;
  wire   [6:0]   q1q2_xpipe_hsdp_txsequence;
  wire           q1q2_xpipe_hsdp_rxdatavalid;
  wire   [1:0]   q1q2_xpipe_hsdp_rxheader;
  wire           q1q2_xpipe_hsdp_rxheadervalid;
  wire           q1q2_xpipe_hsdp_rxresetdone;
  wire           q1q2_xpipe_hsdp_txresetdone;  
 
  wire           q1q2_xpipe_hsdp_rxgearboxslip_1;
  wire           q1q2_xpipe_hsdp_rxpcsreset_1;
  wire   [1:0]   q1q2_xpipe_hsdp_txheader_1;
  wire   [6:0]   q1q2_xpipe_hsdp_txsequence_1;
  wire           q1q2_xpipe_hsdp_rxdatavalid_1;
  wire   [1:0]   q1q2_xpipe_hsdp_rxheader_1;
  wire           q1q2_xpipe_hsdp_rxheadervalid_1;
  wire           q1q2_xpipe_hsdp_rxresetdone_1;
  wire           q1q2_xpipe_hsdp_txresetdone_1;
       
  wire           q1q2_xpipe_hsdp_rxgearboxslip_2;
  wire           q1q2_xpipe_hsdp_rxpcsreset_2;
  wire   [1:0]   q1q2_xpipe_hsdp_txheader_2;
  wire   [6:0]   q1q2_xpipe_hsdp_txsequence_2;
  wire           q1q2_xpipe_hsdp_rxdatavalid_2;
  wire   [1:0]   q1q2_xpipe_hsdp_rxheader_2;
  wire           q1q2_xpipe_hsdp_rxheadervalid_2;
  wire           q1q2_xpipe_hsdp_rxresetdone_2;
  wire           q1q2_xpipe_hsdp_txresetdone_2;

      
  wire           q2q3_xpipe_hsdp_rxgearboxslip;
  wire           q2q3_xpipe_hsdp_rxpcsreset;
  wire   [1:0]   q2q3_xpipe_hsdp_txheader;
  wire   [6:0]   q2q3_xpipe_hsdp_txsequence;
  wire           q2q3_xpipe_hsdp_rxdatavalid;
  wire   [1:0]   q2q3_xpipe_hsdp_rxheader;
  wire           q2q3_xpipe_hsdp_rxheadervalid;
  wire           q2q3_xpipe_hsdp_rxresetdone;
  wire           q2q3_xpipe_hsdp_txresetdone;  
 
  wire           q2q3_xpipe_hsdp_rxgearboxslip_1;
  wire           q2q3_xpipe_hsdp_rxpcsreset_1;
  wire   [1:0]   q2q3_xpipe_hsdp_txheader_1;
  wire   [6:0]   q2q3_xpipe_hsdp_txsequence_1;
  wire           q2q3_xpipe_hsdp_rxdatavalid_1;
  wire   [1:0]   q2q3_xpipe_hsdp_rxheader_1;
  wire           q2q3_xpipe_hsdp_rxheadervalid_1;
  wire           q2q3_xpipe_hsdp_rxresetdone_1;
  wire           q2q3_xpipe_hsdp_txresetdone_1;
       
  wire           q2q3_xpipe_hsdp_rxgearboxslip_2;
  wire           q2q3_xpipe_hsdp_rxpcsreset_2;
  wire   [1:0]   q2q3_xpipe_hsdp_txheader_2;
  wire   [6:0]   q2q3_xpipe_hsdp_txsequence_2;
  wire           q2q3_xpipe_hsdp_rxdatavalid_2;
  wire   [1:0]   q2q3_xpipe_hsdp_rxheader_2;
  wire           q2q3_xpipe_hsdp_rxheadervalid_2;
  wire           q2q3_xpipe_hsdp_rxresetdone_2;
  wire           q2q3_xpipe_hsdp_txresetdone_2;

   wire  [1:0] xpipe_rxmarginreslanenum;
   wire  [1:0] xpipe_rxmarginreslanenum_1;
   wire  [1:0] xpipe_rxmarginreslanenum_2;
   wire  [1:0] xpipe_rxmarginreslanenum_3;
   wire  [3:0] xpipe_rxmarginrescmd;
   wire  [3:0] xpipe_rxmarginrescmd_1;
   wire  [3:0] xpipe_rxmarginrescmd_2;
   wire  [3:0] xpipe_rxmarginrescmd_3;
   wire  [7:0] xpipe_rxmarginrespayload;
   wire  [7:0] xpipe_rxmarginrespayload_1;
   wire  [7:0] xpipe_rxmarginrespayload_2;
   wire  [7:0] xpipe_rxmarginrespayload_3;

   wire  xpipe_rxmarginresreq;
   wire  xpipe_rxmarginresreq_1;
   wire  xpipe_rxmarginresreq_2;
   wire  xpipe_rxmarginresreq_3;
 

   wire  [1:0] xpipe_rxmarginreqlanenum;
   wire  [1:0] xpipe_rxmarginreqlanenum_1;
   wire  [1:0] xpipe_rxmarginreqlanenum_2;
   wire  [1:0] xpipe_rxmarginreqlanenum_3;
   wire  [3:0] xpipe_rxmarginreqcmd;
   wire  [3:0] xpipe_rxmarginreqcmd_1;
   wire  [3:0] xpipe_rxmarginreqcmd_2;
   wire  [3:0] xpipe_rxmarginreqcmd_3;
   wire  [5:0] xpipe_pcieltssmstate;
   wire  [5:0] xpipe_pcieltssmstate_1;


   wire  [7:0] xpipe_rxmarginreqpayload;
   wire  [7:0] xpipe_rxmarginreqpayload_1;
   wire  [7:0] xpipe_rxmarginreqpayload_2;
   wire  [7:0] xpipe_rxmarginreqpayload_3;
   wire  xpipe_rxmarginreqreq;
   wire  xpipe_rxmarginreqreq_1;
   wire  xpipe_rxmarginreqreq_2;
   wire  xpipe_rxmarginreqreq_3;
   wire  xpipe_rxmarginresack;
   wire  xpipe_rxmarginresack_1;
   wire  xpipe_rxmarginresack_2;
   wire  xpipe_rxmarginresack_3;   

   wire  xpipe_rxmarginreqack;
   wire  xpipe_rxmarginreqack_1;
   wire  xpipe_rxmarginreqack_2;
   wire  xpipe_rxmarginreqack_3;


   wire  [1:0] q0q1_xpipe_rxmarginreqlanenum_m;
   wire  [1:0] q0q1_xpipe_rxmarginreqlanenum_m_1;
   wire  [1:0] q0q1_xpipe_rxmarginreqlanenum_m_2;
   wire  [1:0] q0q1_xpipe_rxmarginreqlanenum_m_3;   
   wire  [2:0] q0q1_xpipe_pcie_rate_m;
   wire  [2:0] q0q1_xpipe_pcie_rate_m_1;
   wire  [3:0] q0q1_xpipe_rxmarginreqcmd_m;
   wire  [3:0] q0q1_xpipe_rxmarginreqcmd_m_1;
   wire  [3:0] q0q1_xpipe_rxmarginreqcmd_m_2;
   wire  [3:0] q0q1_xpipe_rxmarginreqcmd_m_3;
   wire  [7:0] q0q1_xpipe_rxmarginreqpayload_m;
   wire  [7:0] q0q1_xpipe_rxmarginreqpayload_m_1;
   wire  [7:0] q0q1_xpipe_rxmarginreqpayload_m_2;
   wire  [7:0] q0q1_xpipe_rxmarginreqpayload_m_3;
   wire  q0q1_xpipe_rxmarginresreq_m;
   wire  q0q1_xpipe_rxmarginresreq_m_1;
   wire  q0q1_xpipe_rxmarginresreq_m_2;
   wire  q0q1_xpipe_rxmarginresreq_m_3;
   wire  [1:0] q0q1_xpipe_rxmarginreslanenum_m;
   wire  [1:0] q0q1_xpipe_rxmarginreslanenum_m_1;
   wire  [1:0] q0q1_xpipe_rxmarginreslanenum_m_2;
   wire  [1:0] q0q1_xpipe_rxmarginreslanenum_m_3;
   wire  [3:0] q0q1_xpipe_rxmarginrescmd_m;
   wire  [3:0] q0q1_xpipe_rxmarginrescmd_m_1;
   wire  [3:0] q0q1_xpipe_rxmarginrescmd_m_2;
   wire  [3:0] q0q1_xpipe_rxmarginrescmd_m_3;
   wire  [5:0] q0q1_xpipe_pcieltssmstate_m;
   wire  [5:0] q0q1_xpipe_pcieltssmstate_m_1;
   wire  [7:0] q0q1_xpipe_rxmarginrespayload_m;
   wire  [7:0] q0q1_xpipe_rxmarginrespayload_m_1;
   wire  [7:0] q0q1_xpipe_rxmarginrespayload_m_2;
   wire  [7:0] q0q1_xpipe_rxmarginrespayload_m_3;
   wire  q0q1_xpipe_rxmarginreqreq_m;
   wire  q0q1_xpipe_rxmarginreqreq_m_1;
   wire  q0q1_xpipe_rxmarginreqreq_m_2;
   wire  q0q1_xpipe_rxmarginreqreq_m_3;
   wire  q0q1_xpipe_rxmarginresack_m;
   wire  q0q1_xpipe_rxmarginresack_m_1;
   wire  q0q1_xpipe_rxmarginresack_m_2;
   wire  q0q1_xpipe_rxmarginresack_m_3;
   wire  q0q1_xpipe_rxmarginreqack_m;
   wire  q0q1_xpipe_rxmarginreqack_m_1;
   wire  q0q1_xpipe_rxmarginreqack_m_2;
   wire  q0q1_xpipe_rxmarginreqack_m_3;


   wire  [1:0] q1q2_xpipe_rxmarginreqlanenum_m;
   wire  [1:0] q1q2_xpipe_rxmarginreqlanenum_m_1;
   wire  [1:0] q1q2_xpipe_rxmarginreqlanenum_m_2;
   wire  [1:0] q1q2_xpipe_rxmarginreqlanenum_m_3;   
   wire  [2:0] q1q2_xpipe_pcie_rate_m;
   wire  [2:0] q1q2_xpipe_pcie_rate_m_1;
   wire  [3:0] q1q2_xpipe_rxmarginreqcmd_m;
   wire  [3:0] q1q2_xpipe_rxmarginreqcmd_m_1;
   wire  [3:0] q1q2_xpipe_rxmarginreqcmd_m_2;
   wire  [3:0] q1q2_xpipe_rxmarginreqcmd_m_3;
   wire  [7:0] q1q2_xpipe_rxmarginreqpayload_m;
   wire  [7:0] q1q2_xpipe_rxmarginreqpayload_m_1;
   wire  [7:0] q1q2_xpipe_rxmarginreqpayload_m_2;
   wire  [7:0] q1q2_xpipe_rxmarginreqpayload_m_3;
   wire  q1q2_xpipe_rxmarginresreq_m;
   wire  q1q2_xpipe_rxmarginresreq_m_1;
   wire  q1q2_xpipe_rxmarginresreq_m_2;
   wire  q1q2_xpipe_rxmarginresreq_m_3;
   wire  [1:0] q1q2_xpipe_rxmarginreslanenum_m;
   wire  [1:0] q1q2_xpipe_rxmarginreslanenum_m_1;
   wire  [1:0] q1q2_xpipe_rxmarginreslanenum_m_2;
   wire  [1:0] q1q2_xpipe_rxmarginreslanenum_m_3;
   wire  [3:0] q1q2_xpipe_rxmarginrescmd_m;
   wire  [3:0] q1q2_xpipe_rxmarginrescmd_m_1;
   wire  [3:0] q1q2_xpipe_rxmarginrescmd_m_2;
   wire  [3:0] q1q2_xpipe_rxmarginrescmd_m_3;
   wire  [5:0] q1q2_xpipe_pcieltssmstate_m;
   wire  [5:0] q1q2_xpipe_pcieltssmstate_m_1;
   wire  [7:0] q1q2_xpipe_rxmarginrespayload_m;
   wire  [7:0] q1q2_xpipe_rxmarginrespayload_m_1;
   wire  [7:0] q1q2_xpipe_rxmarginrespayload_m_2;
   wire  [7:0] q1q2_xpipe_rxmarginrespayload_m_3;
   wire  q1q2_xpipe_rxmarginreqreq_m;
   wire  q1q2_xpipe_rxmarginreqreq_m_1;
   wire  q1q2_xpipe_rxmarginreqreq_m_2;
   wire  q1q2_xpipe_rxmarginreqreq_m_3;
   wire  q1q2_xpipe_rxmarginresack_m;
   wire  q1q2_xpipe_rxmarginresack_m_1;
   wire  q1q2_xpipe_rxmarginresack_m_2;
   wire  q1q2_xpipe_rxmarginresack_m_3;
   wire  q1q2_xpipe_rxmarginreqack_m;
   wire  q1q2_xpipe_rxmarginreqack_m_1;
   wire  q1q2_xpipe_rxmarginreqack_m_2;
   wire  q1q2_xpipe_rxmarginreqack_m_3;


   wire  [1:0] q2q3_xpipe_rxmarginreqlanenum_m;
   wire  [1:0] q2q3_xpipe_rxmarginreqlanenum_m_1;
   wire  [1:0] q2q3_xpipe_rxmarginreqlanenum_m_2;
   wire  [1:0] q2q3_xpipe_rxmarginreqlanenum_m_3;   
   wire  [2:0] q2q3_xpipe_pcie_rate_m;
   wire  [2:0] q2q3_xpipe_pcie_rate_m_1;
   wire  [3:0] q2q3_xpipe_rxmarginreqcmd_m;
   wire  [3:0] q2q3_xpipe_rxmarginreqcmd_m_1;
   wire  [3:0] q2q3_xpipe_rxmarginreqcmd_m_2;
   wire  [3:0] q2q3_xpipe_rxmarginreqcmd_m_3;
   wire  [7:0] q2q3_xpipe_rxmarginreqpayload_m;
   wire  [7:0] q2q3_xpipe_rxmarginreqpayload_m_1;
   wire  [7:0] q2q3_xpipe_rxmarginreqpayload_m_2;
   wire  [7:0] q2q3_xpipe_rxmarginreqpayload_m_3;
   wire  q2q3_xpipe_rxmarginresreq_m;
   wire  q2q3_xpipe_rxmarginresreq_m_1;
   wire  q2q3_xpipe_rxmarginresreq_m_2;
   wire  q2q3_xpipe_rxmarginresreq_m_3;
   wire  [1:0] q2q3_xpipe_rxmarginreslanenum_m;
   wire  [1:0] q2q3_xpipe_rxmarginreslanenum_m_1;
   wire  [1:0] q2q3_xpipe_rxmarginreslanenum_m_2;
   wire  [1:0] q2q3_xpipe_rxmarginreslanenum_m_3;
   wire  [3:0] q2q3_xpipe_rxmarginrescmd_m;
   wire  [3:0] q2q3_xpipe_rxmarginrescmd_m_1;
   wire  [3:0] q2q3_xpipe_rxmarginrescmd_m_2;
   wire  [3:0] q2q3_xpipe_rxmarginrescmd_m_3;
   wire  [5:0] q2q3_xpipe_pcieltssmstate_m;
   wire  [5:0] q2q3_xpipe_pcieltssmstate_m_1;
   wire  [7:0] q2q3_xpipe_rxmarginrespayload_m;
   wire  [7:0] q2q3_xpipe_rxmarginrespayload_m_1;
   wire  [7:0] q2q3_xpipe_rxmarginrespayload_m_2;
   wire  [7:0] q2q3_xpipe_rxmarginrespayload_m_3;
   wire  q2q3_xpipe_rxmarginreqreq_m;
   wire  q2q3_xpipe_rxmarginreqreq_m_1;
   wire  q2q3_xpipe_rxmarginreqreq_m_2;
   wire  q2q3_xpipe_rxmarginreqreq_m_3;
   wire  q2q3_xpipe_rxmarginresack_m;
   wire  q2q3_xpipe_rxmarginresack_m_1;
   wire  q2q3_xpipe_rxmarginresack_m_2;
   wire  q2q3_xpipe_rxmarginresack_m_3;
   wire  q2q3_xpipe_rxmarginreqack_m;
   wire  q2q3_xpipe_rxmarginreqack_m_1;
   wire  q2q3_xpipe_rxmarginreqack_m_2;
   wire  q2q3_xpipe_rxmarginreqack_m_3;


   wire  xpipe_pipe_ch0_phystatus;
   wire [1:0] xpipe_pipe_ch0_rxcharisk;
   wire [31:0] xpipe_pipe_ch0_rxdata;
   wire  xpipe_pipe_ch0_rxdatavalid;
   wire  xpipe_pipe_ch0_rxelecidle;
   wire  xpipe_pipe_ch0_rxstartblock;
   wire [2:0] xpipe_pipe_ch0_rxstatus;
   wire [1:0] xpipe_pipe_ch0_rxsyncheader;   
   wire  xpipe_pipe_ch0_rxvalid;  
   wire [1:0] xpipe_pipe_ch0_powerdown;
   wire  xpipe_pipe_ch0_rxpolarity;   
   wire  xpipe_pipe_ch0_rxtermination;
   wire [1:0] xpipe_pipe_ch0_txcharisk;
   wire  xpipe_pipe_ch0_txcompliance;
   wire [31:0] xpipe_pipe_ch0_txdata;
   wire  xpipe_pipe_ch0_txdatavalid;
   wire  xpipe_pipe_ch0_txdeemph;
   wire  xpipe_pipe_ch0_txdetectrxloopback;
   wire  xpipe_pipe_ch0_txelecidle;
   wire [6:0] xpipe_pipe_ch0_txmaincursor;
   wire [2:0] xpipe_pipe_ch0_txmargin;
   wire [4:0] xpipe_pipe_ch0_txpostcursor;
   wire [4:0] xpipe_pipe_ch0_txprecursor;
   wire  xpipe_pipe_ch0_txstartblock;
   wire  xpipe_pipe_ch0_txswing;
   wire [1:0] xpipe_pipe_ch0_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch0_powerdown_m;
   wire  q0q1_xpipe_pipe_ch0_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch0_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch0_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch0_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch0_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch0_txdata_m;
   wire  q0q1_xpipe_pipe_ch0_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch0_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch0_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch0_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch0_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch0_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch0_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch0_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch0_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch0_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch0_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch0_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch0_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch0_rxdata_m;
   wire  q0q1_xpipe_pipe_ch0_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch0_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch0_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch0_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch0_rxvalid_m;

   wire  xpipe_pipe_ch1_phystatus;
   wire [1:0] xpipe_pipe_ch1_rxcharisk;
   wire [31:0] xpipe_pipe_ch1_rxdata;
   wire  xpipe_pipe_ch1_rxdatavalid;
   wire  xpipe_pipe_ch1_rxelecidle;
   wire  xpipe_pipe_ch1_rxstartblock;
   wire [2:0] xpipe_pipe_ch1_rxstatus;
   wire [1:0] xpipe_pipe_ch1_rxsyncheader;   
   wire  xpipe_pipe_ch1_rxvalid;  
   wire [1:0] xpipe_pipe_ch1_powerdown;
   wire  xpipe_pipe_ch1_rxpolarity;   
   wire  xpipe_pipe_ch1_rxtermination;
   wire [1:0] xpipe_pipe_ch1_txcharisk;
   wire  xpipe_pipe_ch1_txcompliance;
   wire [31:0] xpipe_pipe_ch1_txdata;
   wire  xpipe_pipe_ch1_txdatavalid;
   wire  xpipe_pipe_ch1_txdeemph;
   wire  xpipe_pipe_ch1_txdetectrxloopback;
   wire  xpipe_pipe_ch1_txelecidle;
   wire [6:0] xpipe_pipe_ch1_txmaincursor;
   wire [2:0] xpipe_pipe_ch1_txmargin;
   wire [4:0] xpipe_pipe_ch1_txpostcursor;
   wire [4:0] xpipe_pipe_ch1_txprecursor;
   wire  xpipe_pipe_ch1_txstartblock;
   wire  xpipe_pipe_ch1_txswing;
   wire [1:0] xpipe_pipe_ch1_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch1_powerdown_m;
   wire  q0q1_xpipe_pipe_ch1_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch1_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch1_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch1_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch1_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch1_txdata_m;
   wire  q0q1_xpipe_pipe_ch1_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch1_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch1_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch1_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch1_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch1_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch1_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch1_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch1_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch1_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch1_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch1_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch1_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch1_rxdata_m;
   wire  q0q1_xpipe_pipe_ch1_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch1_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch1_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch1_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch1_rxvalid_m;

   wire  xpipe_pipe_ch2_phystatus;
   wire [1:0] xpipe_pipe_ch2_rxcharisk;
   wire [31:0] xpipe_pipe_ch2_rxdata;
   wire  xpipe_pipe_ch2_rxdatavalid;
   wire  xpipe_pipe_ch2_rxelecidle;
   wire  xpipe_pipe_ch2_rxstartblock;
   wire [2:0] xpipe_pipe_ch2_rxstatus;
   wire [1:0] xpipe_pipe_ch2_rxsyncheader;   
   wire  xpipe_pipe_ch2_rxvalid;  
   wire [1:0] xpipe_pipe_ch2_powerdown;
   wire  xpipe_pipe_ch2_rxpolarity;   
   wire  xpipe_pipe_ch2_rxtermination;
   wire [1:0] xpipe_pipe_ch2_txcharisk;
   wire  xpipe_pipe_ch2_txcompliance;
   wire [31:0] xpipe_pipe_ch2_txdata;
   wire  xpipe_pipe_ch2_txdatavalid;
   wire  xpipe_pipe_ch2_txdeemph;
   wire  xpipe_pipe_ch2_txdetectrxloopback;
   wire  xpipe_pipe_ch2_txelecidle;
   wire [6:0] xpipe_pipe_ch2_txmaincursor;
   wire [2:0] xpipe_pipe_ch2_txmargin;
   wire [4:0] xpipe_pipe_ch2_txpostcursor;
   wire [4:0] xpipe_pipe_ch2_txprecursor;
   wire  xpipe_pipe_ch2_txstartblock;
   wire  xpipe_pipe_ch2_txswing;
   wire [1:0] xpipe_pipe_ch2_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch2_powerdown_m;
   wire  q0q1_xpipe_pipe_ch2_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch2_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch2_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch2_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch2_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch2_txdata_m;
   wire  q0q1_xpipe_pipe_ch2_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch2_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch2_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch2_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch2_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch2_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch2_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch2_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch2_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch2_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch2_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch2_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch2_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch2_rxdata_m;
   wire  q0q1_xpipe_pipe_ch2_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch2_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch2_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch2_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch2_rxvalid_m;

   wire  xpipe_pipe_ch3_phystatus;
   wire [1:0] xpipe_pipe_ch3_rxcharisk;
   wire [31:0] xpipe_pipe_ch3_rxdata;
   wire  xpipe_pipe_ch3_rxdatavalid;
   wire  xpipe_pipe_ch3_rxelecidle;
   wire  xpipe_pipe_ch3_rxstartblock;
   wire [2:0] xpipe_pipe_ch3_rxstatus;
   wire [1:0] xpipe_pipe_ch3_rxsyncheader;   
   wire  xpipe_pipe_ch3_rxvalid;  
   wire [1:0] xpipe_pipe_ch3_powerdown;
   wire  xpipe_pipe_ch3_rxpolarity;   
   wire  xpipe_pipe_ch3_rxtermination;
   wire [1:0] xpipe_pipe_ch3_txcharisk;
   wire  xpipe_pipe_ch3_txcompliance;
   wire [31:0] xpipe_pipe_ch3_txdata;
   wire  xpipe_pipe_ch3_txdatavalid;
   wire  xpipe_pipe_ch3_txdeemph;
   wire  xpipe_pipe_ch3_txdetectrxloopback;
   wire  xpipe_pipe_ch3_txelecidle;
   wire [6:0] xpipe_pipe_ch3_txmaincursor;
   wire [2:0] xpipe_pipe_ch3_txmargin;
   wire [4:0] xpipe_pipe_ch3_txpostcursor;
   wire [4:0] xpipe_pipe_ch3_txprecursor;
   wire  xpipe_pipe_ch3_txstartblock;
   wire  xpipe_pipe_ch3_txswing;
   wire [1:0] xpipe_pipe_ch3_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch3_powerdown_m;
   wire  q0q1_xpipe_pipe_ch3_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch3_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch3_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch3_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch3_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch3_txdata_m;
   wire  q0q1_xpipe_pipe_ch3_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch3_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch3_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch3_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch3_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch3_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch3_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch3_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch3_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch3_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch3_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch3_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch3_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch3_rxdata_m;
   wire  q0q1_xpipe_pipe_ch3_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch3_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch3_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch3_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch3_rxvalid_m;

   wire  xpipe_pipe_ch4_phystatus;
   wire [1:0] xpipe_pipe_ch4_rxcharisk;
   wire [31:0] xpipe_pipe_ch4_rxdata;
   wire  xpipe_pipe_ch4_rxdatavalid;
   wire  xpipe_pipe_ch4_rxelecidle;
   wire  xpipe_pipe_ch4_rxstartblock;
   wire [2:0] xpipe_pipe_ch4_rxstatus;
   wire [1:0] xpipe_pipe_ch4_rxsyncheader;   
   wire  xpipe_pipe_ch4_rxvalid;  
   wire [1:0] xpipe_pipe_ch4_powerdown;
   wire  xpipe_pipe_ch4_rxpolarity;   
   wire  xpipe_pipe_ch4_rxtermination;
   wire [1:0] xpipe_pipe_ch4_txcharisk;
   wire  xpipe_pipe_ch4_txcompliance;
   wire [31:0] xpipe_pipe_ch4_txdata;
   wire  xpipe_pipe_ch4_txdatavalid;
   wire  xpipe_pipe_ch4_txdeemph;
   wire  xpipe_pipe_ch4_txdetectrxloopback;
   wire  xpipe_pipe_ch4_txelecidle;
   wire [6:0] xpipe_pipe_ch4_txmaincursor;
   wire [2:0] xpipe_pipe_ch4_txmargin;
   wire [4:0] xpipe_pipe_ch4_txpostcursor;
   wire [4:0] xpipe_pipe_ch4_txprecursor;
   wire  xpipe_pipe_ch4_txstartblock;
   wire  xpipe_pipe_ch4_txswing;
   wire [1:0] xpipe_pipe_ch4_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch4_powerdown_m;
   wire  q0q1_xpipe_pipe_ch4_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch4_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch4_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch4_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch4_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch4_txdata_m;
   wire  q0q1_xpipe_pipe_ch4_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch4_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch4_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch4_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch4_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch4_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch4_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch4_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch4_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch4_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch4_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch4_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch4_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch4_rxdata_m;
   wire  q0q1_xpipe_pipe_ch4_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch4_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch4_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch4_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch4_rxvalid_m;

   wire  xpipe_pipe_ch5_phystatus;
   wire [1:0] xpipe_pipe_ch5_rxcharisk;
   wire [31:0] xpipe_pipe_ch5_rxdata;
   wire  xpipe_pipe_ch5_rxdatavalid;
   wire  xpipe_pipe_ch5_rxelecidle;
   wire  xpipe_pipe_ch5_rxstartblock;
   wire [2:0] xpipe_pipe_ch5_rxstatus;
   wire [1:0] xpipe_pipe_ch5_rxsyncheader;   
   wire  xpipe_pipe_ch5_rxvalid;  
   wire [1:0] xpipe_pipe_ch5_powerdown;
   wire  xpipe_pipe_ch5_rxpolarity;   
   wire  xpipe_pipe_ch5_rxtermination;
   wire [1:0] xpipe_pipe_ch5_txcharisk;
   wire  xpipe_pipe_ch5_txcompliance;
   wire [31:0] xpipe_pipe_ch5_txdata;
   wire  xpipe_pipe_ch5_txdatavalid;
   wire  xpipe_pipe_ch5_txdeemph;
   wire  xpipe_pipe_ch5_txdetectrxloopback;
   wire  xpipe_pipe_ch5_txelecidle;
   wire [6:0] xpipe_pipe_ch5_txmaincursor;
   wire [2:0] xpipe_pipe_ch5_txmargin;
   wire [4:0] xpipe_pipe_ch5_txpostcursor;
   wire [4:0] xpipe_pipe_ch5_txprecursor;
   wire  xpipe_pipe_ch5_txstartblock;
   wire  xpipe_pipe_ch5_txswing;
   wire [1:0] xpipe_pipe_ch5_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch5_powerdown_m;
   wire  q0q1_xpipe_pipe_ch5_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch5_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch5_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch5_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch5_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch5_txdata_m;
   wire  q0q1_xpipe_pipe_ch5_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch5_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch5_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch5_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch5_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch5_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch5_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch5_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch5_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch5_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch5_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch5_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch5_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch5_rxdata_m;
   wire  q0q1_xpipe_pipe_ch5_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch5_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch5_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch5_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch5_rxvalid_m;

   wire  xpipe_pipe_ch6_phystatus;
   wire [1:0] xpipe_pipe_ch6_rxcharisk;
   wire [31:0] xpipe_pipe_ch6_rxdata;
   wire  xpipe_pipe_ch6_rxdatavalid;
   wire  xpipe_pipe_ch6_rxelecidle;
   wire  xpipe_pipe_ch6_rxstartblock;
   wire [2:0] xpipe_pipe_ch6_rxstatus;
   wire [1:0] xpipe_pipe_ch6_rxsyncheader;   
   wire  xpipe_pipe_ch6_rxvalid;  
   wire [1:0] xpipe_pipe_ch6_powerdown;
   wire  xpipe_pipe_ch6_rxpolarity;   
   wire  xpipe_pipe_ch6_rxtermination;
   wire [1:0] xpipe_pipe_ch6_txcharisk;
   wire  xpipe_pipe_ch6_txcompliance;
   wire [31:0] xpipe_pipe_ch6_txdata;
   wire  xpipe_pipe_ch6_txdatavalid;
   wire  xpipe_pipe_ch6_txdeemph;
   wire  xpipe_pipe_ch6_txdetectrxloopback;
   wire  xpipe_pipe_ch6_txelecidle;
   wire [6:0] xpipe_pipe_ch6_txmaincursor;
   wire [2:0] xpipe_pipe_ch6_txmargin;
   wire [4:0] xpipe_pipe_ch6_txpostcursor;
   wire [4:0] xpipe_pipe_ch6_txprecursor;
   wire  xpipe_pipe_ch6_txstartblock;
   wire  xpipe_pipe_ch6_txswing;
   wire [1:0] xpipe_pipe_ch6_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch6_powerdown_m;
   wire  q0q1_xpipe_pipe_ch6_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch6_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch6_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch6_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch6_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch6_txdata_m;
   wire  q0q1_xpipe_pipe_ch6_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch6_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch6_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch6_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch6_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch6_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch6_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch6_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch6_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch6_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch6_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch6_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch6_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch6_rxdata_m;
   wire  q0q1_xpipe_pipe_ch6_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch6_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch6_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch6_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch6_rxvalid_m;

   wire  xpipe_pipe_ch7_phystatus;
   wire [1:0] xpipe_pipe_ch7_rxcharisk;
   wire [31:0] xpipe_pipe_ch7_rxdata;
   wire  xpipe_pipe_ch7_rxdatavalid;
   wire  xpipe_pipe_ch7_rxelecidle;
   wire  xpipe_pipe_ch7_rxstartblock;
   wire [2:0] xpipe_pipe_ch7_rxstatus;
   wire [1:0] xpipe_pipe_ch7_rxsyncheader;   
   wire  xpipe_pipe_ch7_rxvalid;  
   wire [1:0] xpipe_pipe_ch7_powerdown;
   wire  xpipe_pipe_ch7_rxpolarity;   
   wire  xpipe_pipe_ch7_rxtermination;
   wire [1:0] xpipe_pipe_ch7_txcharisk;
   wire  xpipe_pipe_ch7_txcompliance;
   wire [31:0] xpipe_pipe_ch7_txdata;
   wire  xpipe_pipe_ch7_txdatavalid;
   wire  xpipe_pipe_ch7_txdeemph;
   wire  xpipe_pipe_ch7_txdetectrxloopback;
   wire  xpipe_pipe_ch7_txelecidle;
   wire [6:0] xpipe_pipe_ch7_txmaincursor;
   wire [2:0] xpipe_pipe_ch7_txmargin;
   wire [4:0] xpipe_pipe_ch7_txpostcursor;
   wire [4:0] xpipe_pipe_ch7_txprecursor;
   wire  xpipe_pipe_ch7_txstartblock;
   wire  xpipe_pipe_ch7_txswing;
   wire [1:0] xpipe_pipe_ch7_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch7_powerdown_m;
   wire  q0q1_xpipe_pipe_ch7_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch7_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch7_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch7_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch7_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch7_txdata_m;
   wire  q0q1_xpipe_pipe_ch7_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch7_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch7_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch7_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch7_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch7_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch7_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch7_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch7_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch7_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch7_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch7_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch7_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch7_rxdata_m;
   wire  q0q1_xpipe_pipe_ch7_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch7_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch7_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch7_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch7_rxvalid_m;

   wire  xpipe_pipe_ch8_phystatus;
   wire [1:0] xpipe_pipe_ch8_rxcharisk;
   wire [31:0] xpipe_pipe_ch8_rxdata;
   wire  xpipe_pipe_ch8_rxdatavalid;
   wire  xpipe_pipe_ch8_rxelecidle;
   wire  xpipe_pipe_ch8_rxstartblock;
   wire [2:0] xpipe_pipe_ch8_rxstatus;
   wire [1:0] xpipe_pipe_ch8_rxsyncheader;   
   wire  xpipe_pipe_ch8_rxvalid;  
   wire [1:0] xpipe_pipe_ch8_powerdown;
   wire  xpipe_pipe_ch8_rxpolarity;   
   wire  xpipe_pipe_ch8_rxtermination;
   wire [1:0] xpipe_pipe_ch8_txcharisk;
   wire  xpipe_pipe_ch8_txcompliance;
   wire [31:0] xpipe_pipe_ch8_txdata;
   wire  xpipe_pipe_ch8_txdatavalid;
   wire  xpipe_pipe_ch8_txdeemph;
   wire  xpipe_pipe_ch8_txdetectrxloopback;
   wire  xpipe_pipe_ch8_txelecidle;
   wire [6:0] xpipe_pipe_ch8_txmaincursor;
   wire [2:0] xpipe_pipe_ch8_txmargin;
   wire [4:0] xpipe_pipe_ch8_txpostcursor;
   wire [4:0] xpipe_pipe_ch8_txprecursor;
   wire  xpipe_pipe_ch8_txstartblock;
   wire  xpipe_pipe_ch8_txswing;
   wire [1:0] xpipe_pipe_ch8_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch8_powerdown_m;
   wire  q0q1_xpipe_pipe_ch8_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch8_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch8_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch8_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch8_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch8_txdata_m;
   wire  q0q1_xpipe_pipe_ch8_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch8_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch8_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch8_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch8_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch8_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch8_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch8_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch8_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch8_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch8_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch8_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch8_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch8_rxdata_m;
   wire  q0q1_xpipe_pipe_ch8_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch8_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch8_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch8_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch8_rxvalid_m;

   wire  xpipe_pipe_ch9_phystatus;
   wire [1:0] xpipe_pipe_ch9_rxcharisk;
   wire [31:0] xpipe_pipe_ch9_rxdata;
   wire  xpipe_pipe_ch9_rxdatavalid;
   wire  xpipe_pipe_ch9_rxelecidle;
   wire  xpipe_pipe_ch9_rxstartblock;
   wire [2:0] xpipe_pipe_ch9_rxstatus;
   wire [1:0] xpipe_pipe_ch9_rxsyncheader;   
   wire  xpipe_pipe_ch9_rxvalid;  
   wire [1:0] xpipe_pipe_ch9_powerdown;
   wire  xpipe_pipe_ch9_rxpolarity;   
   wire  xpipe_pipe_ch9_rxtermination;
   wire [1:0] xpipe_pipe_ch9_txcharisk;
   wire  xpipe_pipe_ch9_txcompliance;
   wire [31:0] xpipe_pipe_ch9_txdata;
   wire  xpipe_pipe_ch9_txdatavalid;
   wire  xpipe_pipe_ch9_txdeemph;
   wire  xpipe_pipe_ch9_txdetectrxloopback;
   wire  xpipe_pipe_ch9_txelecidle;
   wire [6:0] xpipe_pipe_ch9_txmaincursor;
   wire [2:0] xpipe_pipe_ch9_txmargin;
   wire [4:0] xpipe_pipe_ch9_txpostcursor;
   wire [4:0] xpipe_pipe_ch9_txprecursor;
   wire  xpipe_pipe_ch9_txstartblock;
   wire  xpipe_pipe_ch9_txswing;
   wire [1:0] xpipe_pipe_ch9_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch9_powerdown_m;
   wire  q0q1_xpipe_pipe_ch9_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch9_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch9_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch9_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch9_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch9_txdata_m;
   wire  q0q1_xpipe_pipe_ch9_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch9_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch9_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch9_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch9_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch9_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch9_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch9_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch9_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch9_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch9_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch9_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch9_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch9_rxdata_m;
   wire  q0q1_xpipe_pipe_ch9_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch9_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch9_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch9_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch9_rxvalid_m;

   wire  xpipe_pipe_ch10_phystatus;
   wire [1:0] xpipe_pipe_ch10_rxcharisk;
   wire [31:0] xpipe_pipe_ch10_rxdata;
   wire  xpipe_pipe_ch10_rxdatavalid;
   wire  xpipe_pipe_ch10_rxelecidle;
   wire  xpipe_pipe_ch10_rxstartblock;
   wire [2:0] xpipe_pipe_ch10_rxstatus;
   wire [1:0] xpipe_pipe_ch10_rxsyncheader;   
   wire  xpipe_pipe_ch10_rxvalid;  
   wire [1:0] xpipe_pipe_ch10_powerdown;
   wire  xpipe_pipe_ch10_rxpolarity;   
   wire  xpipe_pipe_ch10_rxtermination;
   wire [1:0] xpipe_pipe_ch10_txcharisk;
   wire  xpipe_pipe_ch10_txcompliance;
   wire [31:0] xpipe_pipe_ch10_txdata;
   wire  xpipe_pipe_ch10_txdatavalid;
   wire  xpipe_pipe_ch10_txdeemph;
   wire  xpipe_pipe_ch10_txdetectrxloopback;
   wire  xpipe_pipe_ch10_txelecidle;
   wire [6:0] xpipe_pipe_ch10_txmaincursor;
   wire [2:0] xpipe_pipe_ch10_txmargin;
   wire [4:0] xpipe_pipe_ch10_txpostcursor;
   wire [4:0] xpipe_pipe_ch10_txprecursor;
   wire  xpipe_pipe_ch10_txstartblock;
   wire  xpipe_pipe_ch10_txswing;
   wire [1:0] xpipe_pipe_ch10_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch10_powerdown_m;
   wire  q0q1_xpipe_pipe_ch10_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch10_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch10_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch10_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch10_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch10_txdata_m;
   wire  q0q1_xpipe_pipe_ch10_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch10_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch10_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch10_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch10_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch10_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch10_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch10_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch10_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch10_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch10_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch10_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch10_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch10_rxdata_m;
   wire  q0q1_xpipe_pipe_ch10_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch10_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch10_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch10_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch10_rxvalid_m;

   wire  xpipe_pipe_ch11_phystatus;
   wire [1:0] xpipe_pipe_ch11_rxcharisk;
   wire [31:0] xpipe_pipe_ch11_rxdata;
   wire  xpipe_pipe_ch11_rxdatavalid;
   wire  xpipe_pipe_ch11_rxelecidle;
   wire  xpipe_pipe_ch11_rxstartblock;
   wire [2:0] xpipe_pipe_ch11_rxstatus;
   wire [1:0] xpipe_pipe_ch11_rxsyncheader;   
   wire  xpipe_pipe_ch11_rxvalid;  
   wire [1:0] xpipe_pipe_ch11_powerdown;
   wire  xpipe_pipe_ch11_rxpolarity;   
   wire  xpipe_pipe_ch11_rxtermination;
   wire [1:0] xpipe_pipe_ch11_txcharisk;
   wire  xpipe_pipe_ch11_txcompliance;
   wire [31:0] xpipe_pipe_ch11_txdata;
   wire  xpipe_pipe_ch11_txdatavalid;
   wire  xpipe_pipe_ch11_txdeemph;
   wire  xpipe_pipe_ch11_txdetectrxloopback;
   wire  xpipe_pipe_ch11_txelecidle;
   wire [6:0] xpipe_pipe_ch11_txmaincursor;
   wire [2:0] xpipe_pipe_ch11_txmargin;
   wire [4:0] xpipe_pipe_ch11_txpostcursor;
   wire [4:0] xpipe_pipe_ch11_txprecursor;
   wire  xpipe_pipe_ch11_txstartblock;
   wire  xpipe_pipe_ch11_txswing;
   wire [1:0] xpipe_pipe_ch11_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch11_powerdown_m;
   wire  q0q1_xpipe_pipe_ch11_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch11_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch11_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch11_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch11_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch11_txdata_m;
   wire  q0q1_xpipe_pipe_ch11_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch11_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch11_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch11_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch11_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch11_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch11_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch11_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch11_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch11_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch11_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch11_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch11_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch11_rxdata_m;
   wire  q0q1_xpipe_pipe_ch11_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch11_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch11_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch11_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch11_rxvalid_m;

   wire  xpipe_pipe_ch12_phystatus;
   wire [1:0] xpipe_pipe_ch12_rxcharisk;
   wire [31:0] xpipe_pipe_ch12_rxdata;
   wire  xpipe_pipe_ch12_rxdatavalid;
   wire  xpipe_pipe_ch12_rxelecidle;
   wire  xpipe_pipe_ch12_rxstartblock;
   wire [2:0] xpipe_pipe_ch12_rxstatus;
   wire [1:0] xpipe_pipe_ch12_rxsyncheader;   
   wire  xpipe_pipe_ch12_rxvalid;  
   wire [1:0] xpipe_pipe_ch12_powerdown;
   wire  xpipe_pipe_ch12_rxpolarity;   
   wire  xpipe_pipe_ch12_rxtermination;
   wire [1:0] xpipe_pipe_ch12_txcharisk;
   wire  xpipe_pipe_ch12_txcompliance;
   wire [31:0] xpipe_pipe_ch12_txdata;
   wire  xpipe_pipe_ch12_txdatavalid;
   wire  xpipe_pipe_ch12_txdeemph;
   wire  xpipe_pipe_ch12_txdetectrxloopback;
   wire  xpipe_pipe_ch12_txelecidle;
   wire [6:0] xpipe_pipe_ch12_txmaincursor;
   wire [2:0] xpipe_pipe_ch12_txmargin;
   wire [4:0] xpipe_pipe_ch12_txpostcursor;
   wire [4:0] xpipe_pipe_ch12_txprecursor;
   wire  xpipe_pipe_ch12_txstartblock;
   wire  xpipe_pipe_ch12_txswing;
   wire [1:0] xpipe_pipe_ch12_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch12_powerdown_m;
   wire  q0q1_xpipe_pipe_ch12_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch12_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch12_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch12_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch12_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch12_txdata_m;
   wire  q0q1_xpipe_pipe_ch12_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch12_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch12_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch12_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch12_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch12_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch12_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch12_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch12_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch12_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch12_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch12_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch12_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch12_rxdata_m;
   wire  q0q1_xpipe_pipe_ch12_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch12_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch12_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch12_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch12_rxvalid_m;

   wire  xpipe_pipe_ch13_phystatus;
   wire [1:0] xpipe_pipe_ch13_rxcharisk;
   wire [31:0] xpipe_pipe_ch13_rxdata;
   wire  xpipe_pipe_ch13_rxdatavalid;
   wire  xpipe_pipe_ch13_rxelecidle;
   wire  xpipe_pipe_ch13_rxstartblock;
   wire [2:0] xpipe_pipe_ch13_rxstatus;
   wire [1:0] xpipe_pipe_ch13_rxsyncheader;   
   wire  xpipe_pipe_ch13_rxvalid;  
   wire [1:0] xpipe_pipe_ch13_powerdown;
   wire  xpipe_pipe_ch13_rxpolarity;   
   wire  xpipe_pipe_ch13_rxtermination;
   wire [1:0] xpipe_pipe_ch13_txcharisk;
   wire  xpipe_pipe_ch13_txcompliance;
   wire [31:0] xpipe_pipe_ch13_txdata;
   wire  xpipe_pipe_ch13_txdatavalid;
   wire  xpipe_pipe_ch13_txdeemph;
   wire  xpipe_pipe_ch13_txdetectrxloopback;
   wire  xpipe_pipe_ch13_txelecidle;
   wire [6:0] xpipe_pipe_ch13_txmaincursor;
   wire [2:0] xpipe_pipe_ch13_txmargin;
   wire [4:0] xpipe_pipe_ch13_txpostcursor;
   wire [4:0] xpipe_pipe_ch13_txprecursor;
   wire  xpipe_pipe_ch13_txstartblock;
   wire  xpipe_pipe_ch13_txswing;
   wire [1:0] xpipe_pipe_ch13_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch13_powerdown_m;
   wire  q0q1_xpipe_pipe_ch13_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch13_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch13_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch13_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch13_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch13_txdata_m;
   wire  q0q1_xpipe_pipe_ch13_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch13_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch13_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch13_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch13_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch13_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch13_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch13_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch13_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch13_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch13_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch13_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch13_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch13_rxdata_m;
   wire  q0q1_xpipe_pipe_ch13_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch13_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch13_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch13_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch13_rxvalid_m;

   wire  xpipe_pipe_ch14_phystatus;
   wire [1:0] xpipe_pipe_ch14_rxcharisk;
   wire [31:0] xpipe_pipe_ch14_rxdata;
   wire  xpipe_pipe_ch14_rxdatavalid;
   wire  xpipe_pipe_ch14_rxelecidle;
   wire  xpipe_pipe_ch14_rxstartblock;
   wire [2:0] xpipe_pipe_ch14_rxstatus;
   wire [1:0] xpipe_pipe_ch14_rxsyncheader;   
   wire  xpipe_pipe_ch14_rxvalid;  
   wire [1:0] xpipe_pipe_ch14_powerdown;
   wire  xpipe_pipe_ch14_rxpolarity;   
   wire  xpipe_pipe_ch14_rxtermination;
   wire [1:0] xpipe_pipe_ch14_txcharisk;
   wire  xpipe_pipe_ch14_txcompliance;
   wire [31:0] xpipe_pipe_ch14_txdata;
   wire  xpipe_pipe_ch14_txdatavalid;
   wire  xpipe_pipe_ch14_txdeemph;
   wire  xpipe_pipe_ch14_txdetectrxloopback;
   wire  xpipe_pipe_ch14_txelecidle;
   wire [6:0] xpipe_pipe_ch14_txmaincursor;
   wire [2:0] xpipe_pipe_ch14_txmargin;
   wire [4:0] xpipe_pipe_ch14_txpostcursor;
   wire [4:0] xpipe_pipe_ch14_txprecursor;
   wire  xpipe_pipe_ch14_txstartblock;
   wire  xpipe_pipe_ch14_txswing;
   wire [1:0] xpipe_pipe_ch14_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch14_powerdown_m;
   wire  q0q1_xpipe_pipe_ch14_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch14_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch14_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch14_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch14_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch14_txdata_m;
   wire  q0q1_xpipe_pipe_ch14_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch14_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch14_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch14_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch14_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch14_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch14_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch14_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch14_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch14_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch14_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch14_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch14_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch14_rxdata_m;
   wire  q0q1_xpipe_pipe_ch14_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch14_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch14_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch14_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch14_rxvalid_m;

   wire  xpipe_pipe_ch15_phystatus;
   wire [1:0] xpipe_pipe_ch15_rxcharisk;
   wire [31:0] xpipe_pipe_ch15_rxdata;
   wire  xpipe_pipe_ch15_rxdatavalid;
   wire  xpipe_pipe_ch15_rxelecidle;
   wire  xpipe_pipe_ch15_rxstartblock;
   wire [2:0] xpipe_pipe_ch15_rxstatus;
   wire [1:0] xpipe_pipe_ch15_rxsyncheader;   
   wire  xpipe_pipe_ch15_rxvalid;  
   wire [1:0] xpipe_pipe_ch15_powerdown;
   wire  xpipe_pipe_ch15_rxpolarity;   
   wire  xpipe_pipe_ch15_rxtermination;
   wire [1:0] xpipe_pipe_ch15_txcharisk;
   wire  xpipe_pipe_ch15_txcompliance;
   wire [31:0] xpipe_pipe_ch15_txdata;
   wire  xpipe_pipe_ch15_txdatavalid;
   wire  xpipe_pipe_ch15_txdeemph;
   wire  xpipe_pipe_ch15_txdetectrxloopback;
   wire  xpipe_pipe_ch15_txelecidle;
   wire [6:0] xpipe_pipe_ch15_txmaincursor;
   wire [2:0] xpipe_pipe_ch15_txmargin;
   wire [4:0] xpipe_pipe_ch15_txpostcursor;
   wire [4:0] xpipe_pipe_ch15_txprecursor;
   wire  xpipe_pipe_ch15_txstartblock;
   wire  xpipe_pipe_ch15_txswing;
   wire [1:0] xpipe_pipe_ch15_txsyncheader;

   wire [1:0] q0q1_xpipe_pipe_ch15_powerdown_m;
   wire  q0q1_xpipe_pipe_ch15_rxpolarity_m;
   wire  q0q1_xpipe_pipe_ch15_rxtermination_m;
   wire [1:0] q0q1_xpipe_pipe_ch15_txcharisk_m;
   wire  q0q1_xpipe_pipe_ch15_txcompliance_m;
   wire  q0q1_xpipe_pipe_ch15_txdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch15_txdata_m;
   wire  q0q1_xpipe_pipe_ch15_txdeemph_m;
   wire  q0q1_xpipe_pipe_ch15_txdetectrxloopback_m;
   wire  q0q1_xpipe_pipe_ch15_txelecidle_m;
   wire [6:0] q0q1_xpipe_pipe_ch15_txmaincursor_m;
   wire [2:0] q0q1_xpipe_pipe_ch15_txmargin_m;
   wire [4:0] q0q1_xpipe_pipe_ch15_txpostcursor_m;
   wire [4:0] q0q1_xpipe_pipe_ch15_txprecursor_m;
   wire  q0q1_xpipe_pipe_ch15_txstartblock_m;
   wire  q0q1_xpipe_pipe_ch15_txswing_m;
   wire [1:0] q0q1_xpipe_pipe_ch15_txsyncheader_m;
   wire  q0q1_xpipe_pipe_ch15_phystatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch15_rxcharisk_m;
   wire  q0q1_xpipe_pipe_ch15_rxdatavalid_m;
   wire [31:0] q0q1_xpipe_pipe_ch15_rxdata_m;
   wire  q0q1_xpipe_pipe_ch15_rxelecidle_m;
   wire  q0q1_xpipe_pipe_ch15_rxstartblock_m;
   wire [2:0] q0q1_xpipe_pipe_ch15_rxstatus_m;
   wire [1:0] q0q1_xpipe_pipe_ch15_rxsyncheader_m;
   wire  q0q1_xpipe_pipe_ch15_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch0_powerdown_m;
   wire  q1q2_xpipe_pipe_ch0_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch0_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch0_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch0_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch0_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch0_txdata_m;
   wire  q1q2_xpipe_pipe_ch0_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch0_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch0_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch0_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch0_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch0_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch0_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch0_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch0_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch0_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch0_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch0_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch0_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch0_rxdata_m;
   wire  q1q2_xpipe_pipe_ch0_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch0_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch0_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch0_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch0_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch1_powerdown_m;
   wire  q1q2_xpipe_pipe_ch1_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch1_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch1_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch1_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch1_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch1_txdata_m;
   wire  q1q2_xpipe_pipe_ch1_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch1_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch1_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch1_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch1_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch1_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch1_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch1_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch1_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch1_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch1_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch1_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch1_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch1_rxdata_m;
   wire  q1q2_xpipe_pipe_ch1_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch1_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch1_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch1_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch1_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch2_powerdown_m;
   wire  q1q2_xpipe_pipe_ch2_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch2_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch2_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch2_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch2_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch2_txdata_m;
   wire  q1q2_xpipe_pipe_ch2_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch2_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch2_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch2_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch2_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch2_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch2_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch2_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch2_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch2_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch2_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch2_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch2_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch2_rxdata_m;
   wire  q1q2_xpipe_pipe_ch2_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch2_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch2_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch2_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch2_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch3_powerdown_m;
   wire  q1q2_xpipe_pipe_ch3_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch3_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch3_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch3_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch3_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch3_txdata_m;
   wire  q1q2_xpipe_pipe_ch3_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch3_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch3_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch3_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch3_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch3_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch3_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch3_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch3_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch3_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch3_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch3_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch3_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch3_rxdata_m;
   wire  q1q2_xpipe_pipe_ch3_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch3_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch3_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch3_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch3_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch4_powerdown_m;
   wire  q1q2_xpipe_pipe_ch4_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch4_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch4_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch4_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch4_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch4_txdata_m;
   wire  q1q2_xpipe_pipe_ch4_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch4_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch4_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch4_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch4_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch4_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch4_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch4_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch4_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch4_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch4_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch4_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch4_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch4_rxdata_m;
   wire  q1q2_xpipe_pipe_ch4_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch4_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch4_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch4_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch4_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch5_powerdown_m;
   wire  q1q2_xpipe_pipe_ch5_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch5_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch5_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch5_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch5_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch5_txdata_m;
   wire  q1q2_xpipe_pipe_ch5_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch5_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch5_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch5_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch5_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch5_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch5_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch5_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch5_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch5_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch5_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch5_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch5_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch5_rxdata_m;
   wire  q1q2_xpipe_pipe_ch5_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch5_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch5_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch5_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch5_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch6_powerdown_m;
   wire  q1q2_xpipe_pipe_ch6_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch6_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch6_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch6_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch6_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch6_txdata_m;
   wire  q1q2_xpipe_pipe_ch6_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch6_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch6_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch6_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch6_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch6_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch6_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch6_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch6_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch6_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch6_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch6_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch6_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch6_rxdata_m;
   wire  q1q2_xpipe_pipe_ch6_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch6_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch6_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch6_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch6_rxvalid_m;   
   
   wire [1:0] q1q2_xpipe_pipe_ch7_powerdown_m;
   wire  q1q2_xpipe_pipe_ch7_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch7_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch7_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch7_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch7_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch7_txdata_m;
   wire  q1q2_xpipe_pipe_ch7_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch7_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch7_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch7_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch7_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch7_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch7_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch7_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch7_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch7_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch7_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch7_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch7_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch7_rxdata_m;
   wire  q1q2_xpipe_pipe_ch7_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch7_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch7_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch7_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch7_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch8_powerdown_m;
   wire  q1q2_xpipe_pipe_ch8_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch8_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch8_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch8_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch8_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch8_txdata_m;
   wire  q1q2_xpipe_pipe_ch8_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch8_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch8_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch8_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch8_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch8_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch8_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch8_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch8_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch8_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch8_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch8_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch8_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch8_rxdata_m;
   wire  q1q2_xpipe_pipe_ch8_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch8_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch8_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch8_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch8_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch9_powerdown_m;
   wire  q1q2_xpipe_pipe_ch9_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch9_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch9_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch9_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch9_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch9_txdata_m;
   wire  q1q2_xpipe_pipe_ch9_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch9_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch9_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch9_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch9_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch9_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch9_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch9_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch9_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch9_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch9_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch9_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch9_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch9_rxdata_m;
   wire  q1q2_xpipe_pipe_ch9_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch9_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch9_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch9_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch9_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch10_powerdown_m;
   wire  q1q2_xpipe_pipe_ch10_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch10_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch10_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch10_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch10_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch10_txdata_m;
   wire  q1q2_xpipe_pipe_ch10_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch10_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch10_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch10_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch10_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch10_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch10_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch10_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch10_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch10_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch10_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch10_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch10_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch10_rxdata_m;
   wire  q1q2_xpipe_pipe_ch10_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch10_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch10_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch10_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch10_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch11_powerdown_m;
   wire  q1q2_xpipe_pipe_ch11_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch11_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch11_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch11_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch11_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch11_txdata_m;
   wire  q1q2_xpipe_pipe_ch11_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch11_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch11_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch11_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch11_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch11_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch11_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch11_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch11_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch11_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch11_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch11_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch11_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch11_rxdata_m;
   wire  q1q2_xpipe_pipe_ch11_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch11_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch11_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch11_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch11_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch12_powerdown_m;
   wire  q1q2_xpipe_pipe_ch12_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch12_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch12_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch12_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch12_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch12_txdata_m;
   wire  q1q2_xpipe_pipe_ch12_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch12_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch12_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch12_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch12_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch12_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch12_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch12_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch12_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch12_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch12_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch12_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch12_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch12_rxdata_m;
   wire  q1q2_xpipe_pipe_ch12_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch12_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch12_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch12_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch12_rxvalid_m;
   
   wire [1:0] q1q2_xpipe_pipe_ch13_powerdown_m;
   wire  q1q2_xpipe_pipe_ch13_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch13_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch13_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch13_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch13_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch13_txdata_m;
   wire  q1q2_xpipe_pipe_ch13_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch13_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch13_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch13_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch13_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch13_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch13_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch13_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch13_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch13_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch13_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch13_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch13_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch13_rxdata_m;
   wire  q1q2_xpipe_pipe_ch13_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch13_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch13_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch13_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch13_rxvalid_m;
   
   wire [1:0] q1q2_xpipe_pipe_ch14_powerdown_m;
   wire  q1q2_xpipe_pipe_ch14_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch14_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch14_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch14_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch14_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch14_txdata_m;
   wire  q1q2_xpipe_pipe_ch14_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch14_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch14_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch14_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch14_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch14_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch14_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch14_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch14_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch14_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch14_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch14_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch14_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch14_rxdata_m;
   wire  q1q2_xpipe_pipe_ch14_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch14_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch14_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch14_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch14_rxvalid_m;

   wire [1:0] q1q2_xpipe_pipe_ch15_powerdown_m;
   wire  q1q2_xpipe_pipe_ch15_rxpolarity_m;
   wire  q1q2_xpipe_pipe_ch15_rxtermination_m;
   wire [1:0] q1q2_xpipe_pipe_ch15_txcharisk_m;
   wire  q1q2_xpipe_pipe_ch15_txcompliance_m;
   wire  q1q2_xpipe_pipe_ch15_txdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch15_txdata_m;
   wire  q1q2_xpipe_pipe_ch15_txdeemph_m;
   wire  q1q2_xpipe_pipe_ch15_txdetectrxloopback_m;
   wire  q1q2_xpipe_pipe_ch15_txelecidle_m;
   wire [6:0] q1q2_xpipe_pipe_ch15_txmaincursor_m;
   wire [2:0] q1q2_xpipe_pipe_ch15_txmargin_m;
   wire [4:0] q1q2_xpipe_pipe_ch15_txpostcursor_m;
   wire [4:0] q1q2_xpipe_pipe_ch15_txprecursor_m;
   wire  q1q2_xpipe_pipe_ch15_txstartblock_m;
   wire  q1q2_xpipe_pipe_ch15_txswing_m;
   wire [1:0] q1q2_xpipe_pipe_ch15_txsyncheader_m;
   wire  q1q2_xpipe_pipe_ch15_phystatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch15_rxcharisk_m;
   wire  q1q2_xpipe_pipe_ch15_rxdatavalid_m;
   wire [31:0] q1q2_xpipe_pipe_ch15_rxdata_m;
   wire  q1q2_xpipe_pipe_ch15_rxelecidle_m;
   wire  q1q2_xpipe_pipe_ch15_rxstartblock_m;
   wire [2:0] q1q2_xpipe_pipe_ch15_rxstatus_m;
   wire [1:0] q1q2_xpipe_pipe_ch15_rxsyncheader_m;
   wire  q1q2_xpipe_pipe_ch15_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch0_powerdown_m;
   wire  q2q3_xpipe_pipe_ch0_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch0_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch0_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch0_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch0_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch0_txdata_m;
   wire  q2q3_xpipe_pipe_ch0_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch0_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch0_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch0_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch0_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch0_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch0_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch0_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch0_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch0_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch0_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch0_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch0_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch0_rxdata_m;
   wire  q2q3_xpipe_pipe_ch0_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch0_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch0_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch0_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch0_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch1_powerdown_m;
   wire  q2q3_xpipe_pipe_ch1_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch1_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch1_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch1_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch1_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch1_txdata_m;
   wire  q2q3_xpipe_pipe_ch1_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch1_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch1_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch1_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch1_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch1_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch1_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch1_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch1_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch1_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch1_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch1_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch1_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch1_rxdata_m;
   wire  q2q3_xpipe_pipe_ch1_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch1_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch1_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch1_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch1_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch2_powerdown_m;
   wire  q2q3_xpipe_pipe_ch2_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch2_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch2_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch2_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch2_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch2_txdata_m;
   wire  q2q3_xpipe_pipe_ch2_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch2_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch2_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch2_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch2_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch2_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch2_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch2_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch2_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch2_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch2_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch2_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch2_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch2_rxdata_m;
   wire  q2q3_xpipe_pipe_ch2_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch2_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch2_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch2_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch2_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch3_powerdown_m;
   wire  q2q3_xpipe_pipe_ch3_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch3_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch3_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch3_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch3_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch3_txdata_m;
   wire  q2q3_xpipe_pipe_ch3_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch3_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch3_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch3_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch3_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch3_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch3_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch3_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch3_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch3_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch3_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch3_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch3_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch3_rxdata_m;
   wire  q2q3_xpipe_pipe_ch3_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch3_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch3_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch3_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch3_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch4_powerdown_m;
   wire  q2q3_xpipe_pipe_ch4_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch4_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch4_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch4_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch4_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch4_txdata_m;
   wire  q2q3_xpipe_pipe_ch4_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch4_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch4_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch4_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch4_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch4_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch4_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch4_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch4_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch4_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch4_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch4_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch4_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch4_rxdata_m;
   wire  q2q3_xpipe_pipe_ch4_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch4_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch4_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch4_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch4_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch5_powerdown_m;
   wire  q2q3_xpipe_pipe_ch5_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch5_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch5_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch5_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch5_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch5_txdata_m;
   wire  q2q3_xpipe_pipe_ch5_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch5_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch5_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch5_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch5_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch5_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch5_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch5_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch5_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch5_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch5_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch5_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch5_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch5_rxdata_m;
   wire  q2q3_xpipe_pipe_ch5_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch5_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch5_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch5_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch5_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch6_powerdown_m;
   wire  q2q3_xpipe_pipe_ch6_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch6_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch6_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch6_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch6_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch6_txdata_m;
   wire  q2q3_xpipe_pipe_ch6_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch6_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch6_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch6_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch6_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch6_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch6_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch6_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch6_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch6_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch6_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch6_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch6_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch6_rxdata_m;
   wire  q2q3_xpipe_pipe_ch6_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch6_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch6_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch6_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch6_rxvalid_m;   
   
   wire [1:0] q2q3_xpipe_pipe_ch7_powerdown_m;
   wire  q2q3_xpipe_pipe_ch7_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch7_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch7_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch7_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch7_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch7_txdata_m;
   wire  q2q3_xpipe_pipe_ch7_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch7_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch7_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch7_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch7_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch7_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch7_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch7_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch7_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch7_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch7_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch7_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch7_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch7_rxdata_m;
   wire  q2q3_xpipe_pipe_ch7_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch7_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch7_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch7_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch7_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch8_powerdown_m;
   wire  q2q3_xpipe_pipe_ch8_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch8_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch8_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch8_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch8_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch8_txdata_m;
   wire  q2q3_xpipe_pipe_ch8_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch8_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch8_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch8_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch8_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch8_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch8_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch8_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch8_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch8_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch8_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch8_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch8_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch8_rxdata_m;
   wire  q2q3_xpipe_pipe_ch8_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch8_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch8_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch8_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch8_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch9_powerdown_m;
   wire  q2q3_xpipe_pipe_ch9_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch9_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch9_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch9_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch9_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch9_txdata_m;
   wire  q2q3_xpipe_pipe_ch9_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch9_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch9_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch9_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch9_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch9_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch9_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch9_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch9_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch9_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch9_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch9_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch9_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch9_rxdata_m;
   wire  q2q3_xpipe_pipe_ch9_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch9_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch9_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch9_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch9_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch10_powerdown_m;
   wire  q2q3_xpipe_pipe_ch10_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch10_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch10_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch10_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch10_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch10_txdata_m;
   wire  q2q3_xpipe_pipe_ch10_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch10_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch10_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch10_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch10_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch10_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch10_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch10_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch10_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch10_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch10_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch10_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch10_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch10_rxdata_m;
   wire  q2q3_xpipe_pipe_ch10_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch10_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch10_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch10_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch10_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch11_powerdown_m;
   wire  q2q3_xpipe_pipe_ch11_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch11_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch11_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch11_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch11_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch11_txdata_m;
   wire  q2q3_xpipe_pipe_ch11_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch11_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch11_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch11_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch11_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch11_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch11_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch11_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch11_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch11_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch11_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch11_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch11_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch11_rxdata_m;
   wire  q2q3_xpipe_pipe_ch11_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch11_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch11_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch11_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch11_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch12_powerdown_m;
   wire  q2q3_xpipe_pipe_ch12_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch12_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch12_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch12_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch12_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch12_txdata_m;
   wire  q2q3_xpipe_pipe_ch12_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch12_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch12_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch12_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch12_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch12_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch12_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch12_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch12_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch12_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch12_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch12_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch12_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch12_rxdata_m;
   wire  q2q3_xpipe_pipe_ch12_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch12_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch12_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch12_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch12_rxvalid_m;
   
   wire [1:0] q2q3_xpipe_pipe_ch13_powerdown_m;
   wire  q2q3_xpipe_pipe_ch13_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch13_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch13_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch13_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch13_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch13_txdata_m;
   wire  q2q3_xpipe_pipe_ch13_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch13_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch13_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch13_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch13_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch13_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch13_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch13_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch13_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch13_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch13_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch13_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch13_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch13_rxdata_m;
   wire  q2q3_xpipe_pipe_ch13_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch13_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch13_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch13_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch13_rxvalid_m;
   
   wire [1:0] q2q3_xpipe_pipe_ch14_powerdown_m;
   wire  q2q3_xpipe_pipe_ch14_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch14_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch14_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch14_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch14_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch14_txdata_m;
   wire  q2q3_xpipe_pipe_ch14_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch14_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch14_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch14_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch14_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch14_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch14_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch14_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch14_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch14_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch14_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch14_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch14_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch14_rxdata_m;
   wire  q2q3_xpipe_pipe_ch14_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch14_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch14_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch14_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch14_rxvalid_m;

   wire [1:0] q2q3_xpipe_pipe_ch15_powerdown_m;
   wire  q2q3_xpipe_pipe_ch15_rxpolarity_m;
   wire  q2q3_xpipe_pipe_ch15_rxtermination_m;
   wire [1:0] q2q3_xpipe_pipe_ch15_txcharisk_m;
   wire  q2q3_xpipe_pipe_ch15_txcompliance_m;
   wire  q2q3_xpipe_pipe_ch15_txdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch15_txdata_m;
   wire  q2q3_xpipe_pipe_ch15_txdeemph_m;
   wire  q2q3_xpipe_pipe_ch15_txdetectrxloopback_m;
   wire  q2q3_xpipe_pipe_ch15_txelecidle_m;
   wire [6:0] q2q3_xpipe_pipe_ch15_txmaincursor_m;
   wire [2:0] q2q3_xpipe_pipe_ch15_txmargin_m;
   wire [4:0] q2q3_xpipe_pipe_ch15_txpostcursor_m;
   wire [4:0] q2q3_xpipe_pipe_ch15_txprecursor_m;
   wire  q2q3_xpipe_pipe_ch15_txstartblock_m;
   wire  q2q3_xpipe_pipe_ch15_txswing_m;
   wire [1:0] q2q3_xpipe_pipe_ch15_txsyncheader_m;
   wire  q2q3_xpipe_pipe_ch15_phystatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch15_rxcharisk_m;
   wire  q2q3_xpipe_pipe_ch15_rxdatavalid_m;
   wire [31:0] q2q3_xpipe_pipe_ch15_rxdata_m;
   wire  q2q3_xpipe_pipe_ch15_rxelecidle_m;
   wire  q2q3_xpipe_pipe_ch15_rxstartblock_m;
   wire [2:0] q2q3_xpipe_pipe_ch15_rxstatus_m;
   wire [1:0] q2q3_xpipe_pipe_ch15_rxsyncheader_m;
   wire  q2q3_xpipe_pipe_ch15_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch0_powerdown_m;
   wire  q3q4_xpipe_pipe_ch0_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch0_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch0_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch0_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch0_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch0_txdata_m;
   wire  q3q4_xpipe_pipe_ch0_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch0_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch0_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch0_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch0_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch0_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch0_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch0_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch0_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch0_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch0_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch0_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch0_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch0_rxdata_m;
   wire  q3q4_xpipe_pipe_ch0_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch0_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch0_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch0_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch0_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch1_powerdown_m;
   wire  q3q4_xpipe_pipe_ch1_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch1_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch1_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch1_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch1_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch1_txdata_m;
   wire  q3q4_xpipe_pipe_ch1_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch1_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch1_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch1_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch1_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch1_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch1_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch1_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch1_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch1_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch1_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch1_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch1_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch1_rxdata_m;
   wire  q3q4_xpipe_pipe_ch1_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch1_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch1_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch1_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch1_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch2_powerdown_m;
   wire  q3q4_xpipe_pipe_ch2_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch2_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch2_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch2_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch2_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch2_txdata_m;
   wire  q3q4_xpipe_pipe_ch2_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch2_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch2_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch2_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch2_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch2_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch2_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch2_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch2_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch2_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch2_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch2_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch2_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch2_rxdata_m;
   wire  q3q4_xpipe_pipe_ch2_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch2_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch2_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch2_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch2_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch3_powerdown_m;
   wire  q3q4_xpipe_pipe_ch3_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch3_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch3_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch3_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch3_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch3_txdata_m;
   wire  q3q4_xpipe_pipe_ch3_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch3_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch3_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch3_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch3_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch3_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch3_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch3_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch3_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch3_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch3_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch3_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch3_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch3_rxdata_m;
   wire  q3q4_xpipe_pipe_ch3_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch3_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch3_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch3_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch3_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch4_powerdown_m;
   wire  q3q4_xpipe_pipe_ch4_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch4_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch4_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch4_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch4_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch4_txdata_m;
   wire  q3q4_xpipe_pipe_ch4_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch4_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch4_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch4_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch4_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch4_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch4_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch4_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch4_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch4_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch4_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch4_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch4_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch4_rxdata_m;
   wire  q3q4_xpipe_pipe_ch4_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch4_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch4_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch4_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch4_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch5_powerdown_m;
   wire  q3q4_xpipe_pipe_ch5_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch5_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch5_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch5_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch5_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch5_txdata_m;
   wire  q3q4_xpipe_pipe_ch5_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch5_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch5_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch5_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch5_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch5_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch5_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch5_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch5_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch5_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch5_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch5_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch5_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch5_rxdata_m;
   wire  q3q4_xpipe_pipe_ch5_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch5_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch5_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch5_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch5_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch6_powerdown_m;
   wire  q3q4_xpipe_pipe_ch6_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch6_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch6_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch6_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch6_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch6_txdata_m;
   wire  q3q4_xpipe_pipe_ch6_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch6_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch6_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch6_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch6_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch6_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch6_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch6_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch6_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch6_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch6_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch6_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch6_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch6_rxdata_m;
   wire  q3q4_xpipe_pipe_ch6_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch6_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch6_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch6_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch6_rxvalid_m;   
   
   wire [1:0] q3q4_xpipe_pipe_ch7_powerdown_m;
   wire  q3q4_xpipe_pipe_ch7_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch7_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch7_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch7_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch7_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch7_txdata_m;
   wire  q3q4_xpipe_pipe_ch7_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch7_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch7_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch7_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch7_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch7_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch7_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch7_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch7_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch7_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch7_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch7_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch7_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch7_rxdata_m;
   wire  q3q4_xpipe_pipe_ch7_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch7_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch7_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch7_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch7_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch8_powerdown_m;
   wire  q3q4_xpipe_pipe_ch8_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch8_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch8_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch8_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch8_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch8_txdata_m;
   wire  q3q4_xpipe_pipe_ch8_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch8_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch8_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch8_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch8_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch8_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch8_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch8_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch8_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch8_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch8_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch8_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch8_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch8_rxdata_m;
   wire  q3q4_xpipe_pipe_ch8_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch8_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch8_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch8_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch8_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch9_powerdown_m;
   wire  q3q4_xpipe_pipe_ch9_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch9_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch9_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch9_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch9_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch9_txdata_m;
   wire  q3q4_xpipe_pipe_ch9_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch9_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch9_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch9_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch9_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch9_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch9_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch9_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch9_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch9_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch9_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch9_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch9_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch9_rxdata_m;
   wire  q3q4_xpipe_pipe_ch9_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch9_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch9_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch9_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch9_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch10_powerdown_m;
   wire  q3q4_xpipe_pipe_ch10_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch10_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch10_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch10_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch10_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch10_txdata_m;
   wire  q3q4_xpipe_pipe_ch10_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch10_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch10_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch10_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch10_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch10_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch10_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch10_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch10_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch10_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch10_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch10_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch10_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch10_rxdata_m;
   wire  q3q4_xpipe_pipe_ch10_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch10_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch10_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch10_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch10_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch11_powerdown_m;
   wire  q3q4_xpipe_pipe_ch11_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch11_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch11_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch11_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch11_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch11_txdata_m;
   wire  q3q4_xpipe_pipe_ch11_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch11_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch11_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch11_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch11_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch11_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch11_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch11_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch11_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch11_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch11_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch11_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch11_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch11_rxdata_m;
   wire  q3q4_xpipe_pipe_ch11_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch11_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch11_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch11_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch11_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch12_powerdown_m;
   wire  q3q4_xpipe_pipe_ch12_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch12_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch12_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch12_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch12_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch12_txdata_m;
   wire  q3q4_xpipe_pipe_ch12_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch12_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch12_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch12_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch12_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch12_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch12_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch12_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch12_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch12_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch12_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch12_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch12_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch12_rxdata_m;
   wire  q3q4_xpipe_pipe_ch12_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch12_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch12_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch12_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch12_rxvalid_m;
   
   wire [1:0] q3q4_xpipe_pipe_ch13_powerdown_m;
   wire  q3q4_xpipe_pipe_ch13_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch13_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch13_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch13_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch13_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch13_txdata_m;
   wire  q3q4_xpipe_pipe_ch13_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch13_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch13_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch13_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch13_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch13_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch13_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch13_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch13_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch13_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch13_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch13_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch13_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch13_rxdata_m;
   wire  q3q4_xpipe_pipe_ch13_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch13_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch13_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch13_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch13_rxvalid_m;
   
   wire [1:0] q3q4_xpipe_pipe_ch14_powerdown_m;
   wire  q3q4_xpipe_pipe_ch14_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch14_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch14_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch14_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch14_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch14_txdata_m;
   wire  q3q4_xpipe_pipe_ch14_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch14_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch14_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch14_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch14_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch14_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch14_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch14_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch14_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch14_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch14_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch14_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch14_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch14_rxdata_m;
   wire  q3q4_xpipe_pipe_ch14_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch14_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch14_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch14_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch14_rxvalid_m;

   wire [1:0] q3q4_xpipe_pipe_ch15_powerdown_m;
   wire  q3q4_xpipe_pipe_ch15_rxpolarity_m;
   wire  q3q4_xpipe_pipe_ch15_rxtermination_m;
   wire [1:0] q3q4_xpipe_pipe_ch15_txcharisk_m;
   wire  q3q4_xpipe_pipe_ch15_txcompliance_m;
   wire  q3q4_xpipe_pipe_ch15_txdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch15_txdata_m;
   wire  q3q4_xpipe_pipe_ch15_txdeemph_m;
   wire  q3q4_xpipe_pipe_ch15_txdetectrxloopback_m;
   wire  q3q4_xpipe_pipe_ch15_txelecidle_m;
   wire [6:0] q3q4_xpipe_pipe_ch15_txmaincursor_m;
   wire [2:0] q3q4_xpipe_pipe_ch15_txmargin_m;
   wire [4:0] q3q4_xpipe_pipe_ch15_txpostcursor_m;
   wire [4:0] q3q4_xpipe_pipe_ch15_txprecursor_m;
   wire  q3q4_xpipe_pipe_ch15_txstartblock_m;
   wire  q3q4_xpipe_pipe_ch15_txswing_m;
   wire [1:0] q3q4_xpipe_pipe_ch15_txsyncheader_m;
   wire  q3q4_xpipe_pipe_ch15_phystatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch15_rxcharisk_m;
   wire  q3q4_xpipe_pipe_ch15_rxdatavalid_m;
   wire [31:0] q3q4_xpipe_pipe_ch15_rxdata_m;
   wire  q3q4_xpipe_pipe_ch15_rxelecidle_m;
   wire  q3q4_xpipe_pipe_ch15_rxstartblock_m;
   wire [2:0] q3q4_xpipe_pipe_ch15_rxstatus_m;
   wire [1:0] q3q4_xpipe_pipe_ch15_rxsyncheader_m;
   wire  q3q4_xpipe_pipe_ch15_rxvalid_m;
   wire [1:0] r_cache ;
   wire [1:0] w_cache ;
   wire [1:0] s_ace_lite_gp2_ardomain_int ;
   wire [1:0] s_ace_lite_gp2_awdomain_int ;

   wire [3:0] s_ace_lite_gp2_arsnoop_int ;
   wire [2:0] s_ace_lite_gp2_awsnoop_int ;


assign  usr_capture0   =     usr_capture_i[0] ;
assign  usr_drck0      =     usr_drck_i[0];
assign  usr_reset0     =     usr_reset_i[0];
assign  usr_runtest0   =     usr_runtest_i[0];
assign  usr_sel0       =     usr_sel_i[0];
assign  usr_shift0     =     usr_shift_i[0];
assign  usr_tck0       =     usr_tck_i[0];
assign  usr_tdi0       =     usr_tdi_i[0];
assign  usr_tms0       =     usr_tms_i[0];
assign  usr_update0    =     usr_update_i[0];
assign  usr_tdo0    =     usr_tdo_i[0];


assign  usr_capture1   =     usr_capture_i[1];
assign  usr_drck1      =     usr_drck_i[1];
assign  usr_reset1     =     usr_reset_i[1];
assign  usr_runtest1   =     usr_runtest_i[1];
assign  usr_sel1       =     usr_sel_i[1];
assign  usr_shift1     =     usr_shift_i[1];
assign  usr_tck1       =     usr_tck_i[1];
assign  usr_tdi1       =     usr_tdi_i[1];
assign  usr_tms1       =     usr_tms_i[1];
assign  usr_update1    =     usr_update_i[1];
assign  usr_tdo1    =     usr_tdo_i[1];

assign  usr_capture2   =     usr_capture_i[2];
assign  usr_drck2      =     usr_drck_i[2];
assign  usr_reset2     =     usr_reset_i[2];
assign  usr_runtest2   =     usr_runtest_i[2];
assign  usr_sel2       =     usr_sel_i[2];
assign  usr_shift2     =     usr_shift_i[2];
assign  usr_tck2       =     usr_tck_i[2];
assign  usr_tdi2       =     usr_tdi_i[2];
assign  usr_tms2       =     usr_tms_i[2];
assign  usr_update2    =     usr_update_i[2];
assign  usr_tdo2    =     usr_tdo_i[2];


assign  usr_capture3   =     usr_capture_i[3];
assign  usr_drck3      =     usr_drck_i[3];
assign  usr_reset3     =     usr_reset_i[3];
assign  usr_runtest3   =     usr_runtest_i[3];
assign  usr_sel3       =     usr_sel_i[3];
assign  usr_shift3     =     usr_shift_i[3];
assign  usr_tck3       =     usr_tck_i[3];
assign  usr_tdi3       =     usr_tdi_i[3];
assign  usr_tms3       =     usr_tms_i[3];
assign  usr_update3    =     usr_update_i[3];
assign  usr_tdo3       =     usr_tdo_i[3];



assign  s_axi_gp2_arready =  (C_ACE_LITE == 1)?('b0):(s_axi_gp2_arready_t ) ;
assign  s_ace_lite_gp2_arready =  (C_ACE_LITE == 1)?(s_axi_gp2_arready_t ):('b0) ;

assign  s_axi_gp2_awready  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_awready_t) ;
assign  s_ace_lite_gp2_awready  = (C_ACE_LITE == 1)?(s_axi_gp2_awready_t):('b0) ;

assign  s_axi_gp2_bid  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_bid_t) ;
assign  s_ace_lite_gp2_bid  = (C_ACE_LITE == 1)?(s_axi_gp2_bid_t):('b0) ;


assign  s_axi_gp2_bresp  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_bresp_t) ;
assign  s_ace_lite_gp2_bresp  = (C_ACE_LITE == 1)?(s_axi_gp2_bresp_t):('b0) ;

assign  s_axi_gp2_bvalid  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_bvalid_t) ;
assign  s_ace_lite_gp2_bvalid  = (C_ACE_LITE == 1)?(s_axi_gp2_bvalid_t):('b0) ;


assign  s_axi_gp2_racount  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_racount_t) ;
assign  s_ace_lite_gp2_racount  = (C_ACE_LITE == 1)?(s_axi_gp2_racount_t):('b0) ;

assign  s_axi_gp2_rcount  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_rcount_t) ;
assign  s_ace_lite_gp2_rcount  = (C_ACE_LITE == 1)?(s_axi_gp2_rcount_t):('b0) ;


assign  s_axi_gp2_rdata  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_rdata_t) ;
assign  s_ace_lite_gp2_rdata  = (C_ACE_LITE == 1)?(s_axi_gp2_rdata_t):('b0) ;



assign  s_axi_gp2_rid  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_rid_t) ;
assign  s_ace_lite_gp2_rid  = (C_ACE_LITE == 1)?(s_axi_gp2_rid_t):('b0) ;


assign  s_axi_gp2_rlast  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_rlast_t) ;
assign  s_ace_lite_gp2_rlast  = (C_ACE_LITE == 1)?(s_axi_gp2_rlast_t):('b0) ;



assign  s_axi_gp2_rresp  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_rresp_t) ;
assign  s_ace_lite_gp2_rresp  = (C_ACE_LITE == 1)?(s_axi_gp2_rresp_t):('b0) ;


assign  s_axi_gp2_rvalid  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_rvalid_t) ;
assign  s_ace_lite_gp2_rvalid  = (C_ACE_LITE == 1)?(s_axi_gp2_rvalid_t):('b0) ;



assign  s_axi_gp2_wacount  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_wacount_t) ;
assign  s_ace_lite_gp2_wacount  = (C_ACE_LITE == 1)?(s_axi_gp2_wacount_t ) :('b0) ;

assign  s_axi_gp2_wcount  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_wcount_t) ;
assign  s_ace_lite_gp2_wcount  = (C_ACE_LITE == 1)?(s_axi_gp2_wcount_t):('b0) ;


assign  s_axi_gp2_wready  = (C_ACE_LITE == 1)?('b0):(s_axi_gp2_wready_t) ;
assign  s_ace_lite_gp2_wready  = (C_ACE_LITE == 1)?(s_axi_gp2_wready_t):('b0) ;




assign  s_axi_gp2_araddr_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_araddr):(s_axi_gp2_araddr) ;
assign  s_axi_gp2_arburst_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arburst):(s_axi_gp2_arburst) ;
assign  s_axi_gp2_arcache_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arcache):(s_axi_gp2_arcache) ;
assign  s_axi_gp2_arid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arid):(s_axi_gp2_arid) ;
assign  s_axi_gp2_arlen_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arlen):(s_axi_gp2_arlen) ;
assign  s_axi_gp2_arlock_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arlock):(s_axi_gp2_arlock) ;
assign  s_axi_gp2_arprot_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arprot):(s_axi_gp2_arprot) ;
assign  s_axi_gp2_arqos_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arqos):(s_axi_gp2_arqos) ;
assign  s_axi_gp2_arsize_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arsize):(s_axi_gp2_arsize) ;
assign  s_axi_gp2_arvalid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_arvalid):(s_axi_gp2_arvalid) ;
assign  s_axi_gp2_awaddr_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awaddr):(s_axi_gp2_awaddr) ;
assign  s_axi_gp2_awburst_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awburst):(s_axi_gp2_awburst) ;
assign  s_axi_gp2_awcache_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awcache):(s_axi_gp2_awcache) ;
assign  s_axi_gp2_awid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awid):(s_axi_gp2_awid) ;
assign  s_axi_gp2_awlen_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awlen):(s_axi_gp2_awlen) ;
assign  s_axi_gp2_awlock_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awlock):(s_axi_gp2_awlock) ;
assign  s_axi_gp2_awprot_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awprot):(s_axi_gp2_awprot) ;
assign  s_axi_gp2_awqos_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awqos):(s_axi_gp2_awqos) ;
assign  s_axi_gp2_awsize_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awsize):(s_axi_gp2_awsize) ;
assign  s_axi_gp2_awvalid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_awvalid):(s_axi_gp2_awvalid) ;
assign  s_axi_gp2_bready_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_bready):(s_axi_gp2_bready) ;
//assign  s_axi_gp2_rclk_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_rclk):(s_axi_gp2_rclk) ;
assign  s_axi_gp2_rready_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_rready):(s_axi_gp2_rready) ;
//assign  s_axi_gp2_wclk_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_wclk):(s_axi_gp2_wclk) ;
assign  s_axi_gp2_wdata_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_wdata):(s_axi_gp2_wdata) ;
assign  s_axi_gp2_wlast_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_wlast):(s_axi_gp2_wlast) ;
assign  s_axi_gp2_wstrb_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_wstrb):(s_axi_gp2_wstrb) ;
assign  s_axi_gp2_wvalid_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_wvalid):(s_axi_gp2_wvalid) ;
//assign  s_axi_gp2_aclk_t  = (C_ACE_LITE == 1)?(s_ace_lite_gp2_aclk):(s_axi_gp2_aclk) ;


// C_ACE_LITE = 0 >> AXI   ; C_ACE_LITE = 1 >> ACE_LITE ; When AXI *snoop will not be visible in BD diagram
assign s_ace_lite_gp2_arsnoop_int = (C_ACE_LITE == 1'b0)?('b0):s_ace_lite_gp2_arsnoop ;
assign s_ace_lite_gp2_awsnoop_int = (C_ACE_LITE == 1'b0)?('b0):s_ace_lite_gp2_awsnoop ;


assign r_cache = (s_axi_gp2_arcache[3:2] == 2'b0)? 2'b11 : 2'b10 ;
assign w_cache =(s_axi_gp2_awcache[3:2] == 2'b0)? 2'b11 : 2'b10 ;

assign s_ace_lite_gp2_ardomain_int = (C_ACE_LITE == 1'b0)?(r_cache):(s_ace_lite_gp2_ardomain);
assign s_ace_lite_gp2_awdomain_int =( C_ACE_LITE == 1'b0)?(w_cache):(s_ace_lite_gp2_awdomain);

assign rsmid = (C_ACE_LITE==1'b1)?(s_ace_lite_gp2_aruser[9:0]):(s_axi_gp2_aruser[9:0])  ;  
assign wsmid = (C_ACE_LITE==1'b1)?(s_ace_lite_gp2_awuser[9:0]):(s_axi_gp2_awuser[9:0])  ;  


assign  s_axi_gp2_aruser_t  =  {{2'b0},{ {s_ace_lite_gp2_arsnoop_int },{s_ace_lite_gp2_ardomain_int},{rsmid}}};
assign  s_axi_gp2_awuser_t  =  {{3'b0},{ {s_ace_lite_gp2_awsnoop_int },{s_ace_lite_gp2_awdomain_int},{wsmid}}};



<: if {$PLATFORM == "xcvu440"} { :>
localparam SPP_DEVICE = "xcvu440" ;
<: } else { :>
localparam SPP_DEVICE = "S80" ;
<: }:>


generate


   if ( (C_PMCPL_CLK0_BUF == "true")  | (C_PMCPL_CLK0_BUF == "TRUE") | (C_PMCPL_CLK0_BUF == 1) | (C_PMCPL_CLK0_BUF == 'b1) && ( SPP_DEVICE != "xcvu440") ) begin : buffer_pl_clk_0
     BUFG_PS PL_CLK_0_BUFG (.I(pmc_pl_ref_clk[0]), .O(pl_clk0));
   end 
   else begin
     assign pl_clk0 = pmc_pl_ref_clk[0]; 
   end

   if ( (C_PMCPL_CLK1_BUF == "true")  | (C_PMCPL_CLK1_BUF == "TRUE") | (C_PMCPL_CLK1_BUF == 1) | (C_PMCPL_CLK1_BUF == 'b1) && ( SPP_DEVICE != "xcvu440") ) begin : buffer_pl_clk_1
     BUFG_PS PL_CLK_1_BUFG (.I(pmc_pl_ref_clk[1]), .O(pl_clk1));
   end 
   else begin
     assign pl_clk1 = pmc_pl_ref_clk[1]; 
   end

   if ( (C_PMCPL_CLK2_BUF == "true")  | (C_PMCPL_CLK2_BUF == "TRUE") | (C_PMCPL_CLK2_BUF == 1) | (C_PMCPL_CLK2_BUF == 'b1) && ( SPP_DEVICE != "xcvu440")) begin : buffer_pl_clk_2
     BUFG_PS PL_CLK_2_BUFG (.I(pmc_pl_ref_clk[2]), .O(pl_clk2));
   end 
   else begin
     assign pl_clk2 = pmc_pl_ref_clk[2]; 
   end

   if ( (C_PMCPL_CLK3_BUF == "true")  | (C_PMCPL_CLK3_BUF == "TRUE") | (C_PMCPL_CLK3_BUF == 1) | (C_PMCPL_CLK3_BUF == 'b1) && ( SPP_DEVICE != "xcvu440") ) begin : buffer_pl_clk_3
     BUFG_PS PL_CLK_3_BUFG (.I(pmc_pl_ref_clk[3]), .O(pl_clk3));
   end 
   else begin
     assign pl_clk3 = pmc_pl_ref_clk[3]; 
   end


endgenerate





generate

   if (C_DIFF_RW_CLK_S_AXI_GP0 == 0) begin : clk_assign0
    assign s_axi_gp0_rclk_temp  =  s_axi_gp0_aclk ;
	assign s_axi_gp0_wclk_temp  =  s_axi_gp0_aclk ;
   end 
   else begin
      assign s_axi_gp0_rclk_temp  =  s_axi_gp0_rclk ;
	assign s_axi_gp0_wclk_temp  =  s_axi_gp0_wclk ;
   end
  
    if (C_DIFF_RW_CLK_S_AXI_GP2 == 0) begin : clk_assign2
    assign s_axi_gp2_rclk_temp  = (C_ACE_LITE==1)?(s_ace_lite_gp2_aclk):(s_axi_gp2_aclk) ;
	assign s_axi_gp2_wclk_temp  =  (C_ACE_LITE==1)?(s_ace_lite_gp2_aclk):(s_axi_gp2_aclk) ;
   end 
   else begin
      assign s_axi_gp2_rclk_temp  =  (C_ACE_LITE==1)?(s_ace_lite_gp2_rclk):(s_axi_gp2_rclk) ;
	assign s_axi_gp2_wclk_temp  = (C_ACE_LITE==1)?(s_ace_lite_gp2_wclk):(s_axi_gp2_wclk) ;
   end
  
     if (C_DIFF_RW_CLK_S_AXI_GP4 == 0) begin : clk_assign4
    assign s_axi_gp4_rclk_temp  =  s_axi_gp4_aclk ;
	assign s_axi_gp4_wclk_temp  =  s_axi_gp4_aclk ;
   end 
   else begin
      assign s_axi_gp4_rclk_temp  =  s_axi_gp4_rclk ;
	assign s_axi_gp4_wclk_temp  =  s_axi_gp4_wclk ;
   end
  
   
   
   
endgenerate

assign  pl_ps_irq0_i = {    
                         pl_ps_irq7, 
                         pl_ps_irq6, 
                         pl_ps_irq5, 
                         pl_ps_irq4, 
                         pl_ps_irq3, 
                         pl_ps_irq2, 
                         pl_ps_irq1,
                         pl_ps_irq0 };

assign  pl_ps_irq1_i = {    
                         pl_ps_irq15, 
                         pl_ps_irq14, 
                         pl_ps_irq13, 
                         pl_ps_irq12, 
                         pl_ps_irq11, 
                         pl_ps_irq10, 
                         pl_ps_irq9,
                         pl_ps_irq8 };


<: if {$PLATFORM == "xcvu440"} { :>
    PS9_SPP # (
        .C_SPP_PSPMC_TO_CORE_WIDTH(C_SPP_PSPMC_TO_CORE_WIDTH),
        .C_SPP_PSPMC_FROM_CORE_WIDTH(C_SPP_PSPMC_FROM_CORE_WIDTH)
    ) PS9_inst (
<: } else { :>

    PS9 PS9_inst (
<: }:>

        .ADMA2PLCACK(adma_2_pl_cack),
        .ADMA2PLTVLD(adma_2_pl_tvld),
        //.DPAUDIOREFCLK(dp_audio_ref_clk),
        //.DPVIDEOREFCLK(dp_video_ref_clk),
        .EMIOCAN0PHYTX(emio_can0_phy_tx),
        .EMIOCAN1PHYTX(emio_can1_phy_tx),
        .EMIOENET0DMABUSWIDTH(emio_enet0_dma_bus_width),
        .EMIOENET0DMATXENDTOG(emio_enet0_dma_tx_end_tog),
        .EMIOENET0GEMTSUTIMERCNT(emio_enet0_gem_tsu_timer_cnt),
        .EMIOENET0GMIITXD(emio_enet0_gmii_txd),
        .EMIOENET0GMIITXEN(emio_enet0_gmii_tx_en),
        .EMIOENET0GMIITXER(emio_enet0_gmii_tx_er),
        .EMIOENET0MDIOMDC(emio_enet0_mdio_mdc),
        .EMIOENET0MDIOO(emio_enet0_mdio_o),
        .EMIOENET0MDIOTN(emio_enet0_mdio_t_n),
        .EMIOENET0RXWDATA(emio_enet0_rx_w_data),
        .EMIOENET0RXWEOP(emio_enet0_rx_w_eop),
        .EMIOENET0RXWERR(emio_enet0_rx_w_err),
        .EMIOENET0RXWFLUSH(emio_enet0_rx_w_flush),
        .EMIOENET0RXWSOP(emio_enet0_rx_w_sop),
        .EMIOENET0RXWSTATUS(emio_enet0_rx_w_status),
        .EMIOENET0RXWWR(emio_enet0_rx_w_wr),
        .EMIOENET0SPEEDMODE(emio_enet0_speed_mode),
        .EMIOENET0TXRRD(emio_enet0_tx_r_rd),
        .EMIOENET0TXRSTATUS(emio_enet0_tx_r_status),
        .EMIOENET1DMABUSWIDTH(emio_enet1_dma_bus_width),
        .EMIOENET1DMATXENDTOG(emio_enet1_dma_tx_end_tog),
        .EMIOENET1GMIITXD(emio_enet1_gmii_txd),
        .EMIOENET1GMIITXEN(emio_enet1_gmii_tx_en),
        .EMIOENET1GMIITXER(emio_enet1_gmii_tx_er),
        .EMIOENET1MDIOMDC(emio_enet1_mdio_mdc),
        .EMIOENET1MDIOO(emio_enet1_mdio_o),
        .EMIOENET1MDIOTN(emio_enet1_mdio_t_n),
        .EMIOENET1RXWDATA(emio_enet1_rx_w_data),
        .EMIOENET1RXWEOP(emio_enet1_rx_w_eop),
        .EMIOENET1RXWERR(emio_enet1_rx_w_err),
        .EMIOENET1RXWFLUSH(emio_enet1_rx_w_flush),
        .EMIOENET1RXWSOP(emio_enet1_rx_w_sop),
        .EMIOENET1RXWSTATUS(emio_enet1_rx_w_status),
        .EMIOENET1RXWWR(emio_enet1_rx_w_wr),
        .EMIOENET1SPEEDMODE(emio_enet1_speed_mode),
        .EMIOENET1TXRRD(emio_enet1_tx_r_rd),
        .EMIOENET1TXRSTATUS(emio_enet1_tx_r_status),
        .EMIOGEM0DELAYREQRX(emio_gem0_delay_req_rx),
        .EMIOGEM0DELAYREQTX(emio_gem0_delay_req_tx),
        .EMIOGEM0PDELAYREQRX(emio_gem0_pdelay_req_rx),
        .EMIOGEM0PDELAYREQTX(emio_gem0_pdelay_req_tx),
        .EMIOGEM0PDELAYRESPRX(emio_gem0_pdelay_resp_rx),
        .EMIOGEM0PDELAYRESPTX(emio_gem0_pdelay_resp_tx),
        .EMIOGEM0RXSOF(emio_gem0_rx_sof),
        .EMIOGEM0SYNCFRAMERX(emio_gem0_sync_frame_rx),
        .EMIOGEM0SYNCFRAMETX(emio_gem0_sync_frame_tx),
        .EMIOGEM0TSUTIMERCMPVAL(emio_gem0_tsu_timer_cmp_val),
        .EMIOGEM0TXRFIXEDLAT(emio_gem0_tx_r_fixed_lat),
        .EMIOGEM0TXSOF(emio_gem0_tx_sof),
        .EMIOGEM1DELAYREQRX(emio_gem1_delay_req_rx),
        .EMIOGEM1DELAYREQTX(emio_gem1_delay_req_tx),
        .EMIOGEM1PDELAYREQRX(emio_gem1_pdelay_req_rx),
        .EMIOGEM1PDELAYREQTX(emio_gem1_pdelay_req_tx),
        .EMIOGEM1PDELAYRESPRX(emio_gem1_pdelay_resp_rx),
        .EMIOGEM1PDELAYRESPTX(emio_gem1_pdelay_resp_tx),
        .EMIOGEM1RXSOF(emio_gem1_rx_sof),
        .EMIOGEM1SYNCFRAMERX(emio_gem1_sync_frame_rx),
        .EMIOGEM1SYNCFRAMETX(emio_gem1_sync_frame_tx),
        .EMIOGEM1TSUTIMERCMPVAL(emio_gem1_tsu_timer_cmp_val),
        .EMIOGEM1TXRFIXEDLAT(emio_gem1_txr_fixed_lat),
        .EMIOGEM1TXSOF(emio_gem1_tx_sof),
        .EMIOI2C0SCLO(emio_i2c0_scl_o),
        .EMIOI2C0SCLTN(emio_i2c0_scl_t),
        .EMIOI2C0SDAO(emio_i2c0_sda_o),
        .EMIOI2C0SDATN(emio_i2c0_sda_tn),
        .EMIOI2C1SCLO(emio_i2c1_scl_o),
        .EMIOI2C1SCLTN(emio_i2c1_scl_t),
        .EMIOI2C1SDAO(emio_i2c1_sda_o),
        .EMIOI2C1SDATN(emio_i2c1_sda_tn),
        .EMIOSPI0MO(emio_spi0_m_o),
        .EMIOSPI0MOTN(emio_spi0_m_o_tn),
        .EMIOSPI0SCLKO(emio_spi0_sclk_o),
        .EMIOSPI0SCLKTN(emio_spi0_sclk_t_n),
        .EMIOSPI0SO(emio_spi0_s_o),
        .EMIOSPI0SSNTN(emio_spi0_ss_n_t_n),
        .EMIOSPI0SSON(emio_spi0_ss_o_n),
        .EMIOSPI0STN(emio_spi0_s_tn),
        .EMIOSPI1MO(emio_spi1_m_o),
        .EMIOSPI1MOTN(emio_spi1_m_o_t_n),
        .EMIOSPI1SCLKO(emio_spi1_sclk_o),
        .EMIOSPI1SCLKTN(emio_spi1_sclk_t_n),
        .EMIOSPI1SO(emio_spi1_so),
        .EMIOSPI1SSNTN(emio_spi1_ss_n_t_n),
        .EMIOSPI1SSON(emio_spi1_ss_o_n),
        .EMIOSPI1STN(emio_spi1_s_t_n),
        .EMIOTTC0WAVEO(emio_ttc0_waveo),
        .EMIOTTC1WAVEO(emio_ttc1_waveo),
        .EMIOTTC2WAVEO(emio_ttc2_waveo),
        .EMIOTTC3WAVEO(emio_ttc3_waveo),
        .EMIOU2DSPORTVBUSCTRLUSB30(emio_u2dsport_vbus_ctrl_usb3_0),
        //.EMIOU2DSPORTVBUSCTRLUSB31(emio_u2dsport_vbus_ctrl_usb3_1),
        //.EMIOU3DSPORTVBUSCTRLUSB30(emio_u3dsport_vbus_ctrl_usb3_0),
        //.EMIOU3DSPORTVBUSCTRLUSB31(emio_u3dsport_vbus_ctrl_usb3_1),
        .FMIOUART0NSIROUT(fmio_uart0_n_sir_out),
        .FMIOUART0NUARTDTR(fmio_uart0_n_uart_dtr),
        .FMIOUART0NUARTOUT1(fmio_uart0_n_uart_out1),
        .FMIOUART0NUARTOUT2(fmio_uart0_n_uart_out2),
        .FMIOUART0NUARTRTS(fmio_uart0_n_uart_rts),
        .FMIOUART0TXD(fmio_uart0_txd),
        .FMIOUART0NUARTCTS(fmio_uart0_n_uart_cts),
        .FMIOUART0NUARTDCD(fmio_uart0_n_uart_dcd),
        .FMIOUART0NUARTDSR(fmio_uart0_n_uart_dsr),
        .FMIOUART0NUARTRI(fmio_uart0_n_uart_ri),
        .FMIOUART0RXD(fmio_uart0_rxd),
        .FMIOUART0SIRIN(fmio_uart0_sir_in),
        .FMIOUART1NSIROUT(fmio_uart1_n_sir_out),
        .FMIOUART1NUARTDTR(fmio_uart1_n_uart_dtr),
        .FMIOUART1NUARTOUT1(fmio_uart1_n_uart_out1),
        .FMIOUART1NUARTOUT2(fmio_uart1_n_uart_out2),
        .FMIOUART1NUARTRTS(fmio_uart1_n_uart_rts),
        .FMIOUART1TXD(fmio_uart1_txd),
        .FMIOUART1NUARTCTS(fmio_uart1_n_uart_cts),
        .FMIOUART1NUARTDCD(fmio_uart1_n_uart_dcd),
        .FMIOUART1NUARTDSR(fmio_uart1_n_uart_dsr),
        .FMIOUART1NUARTRI(fmio_uart1_n_uart_ri),
        .FMIOUART1RXD(fmio_uart1_rxd),
        .FMIOUART1SIRIN(fmio_uart1_sir_in),
        //.EMIOUART0DTRN(emio_uart0dtrn),
        //.EMIOUART0RTSN(emio_uart0rtsn),
        //.EMIOUART0TX(emio_uart0tx),
        //.EMIOUART1DTRN(emio_uart1dtrn),
        //.EMIOUART1RTSN(emio_uart1rtsn),
        //.EMIOUART1TX(emio_uart1tx),
        //.EMIOUART2DTRN(emio_uart2dtrn),
        //.EMIOUART2RTSN(emio_uart2rtsn),
        //.EMIOUART2TX(emio_uart2tx),
        //.EMIOWDT0RSTO(emio_wdt0rsto),
        //.EMIOWDT1RSTO(emio_wdt1rsto),
        //.FMIOGEM0FIFORXCLKTOPLBUFG(fmiogem0fiforxclktoplbufg),
        //.FMIOGEM0FIFOTXCLKTOPLBUFG(fmiogem0fifotxclktoplbufg),
        //.FMIOGEM1FIFORXCLKTOPLBUFG(fmiogem1fiforxclktoplbufg),
        //.FMIOGEM1FIFOTXCLKTOPLBUFG(fmiogem1fifotxclktoplbufg),
        //.FMIOGEM2FIFORXCLKTOPLBUFG(fmiogem2fiforxclktoplbufg),
        //.FMIOGEM2FIFOTXCLKTOPLBUFG(fmiogem2fifotxclktoplbufg),
        //.FMIOGEM3FIFORXCLKTOPLBUFG(fmiogem3fiforxclktoplbufg),
        //.FMIOGEM3FIFOTXCLKTOPLBUFG(fmiogem3fifotxclktoplbufg),
        //.FMIOGEMTSUCLKTOPLBUFG(fmiogemtsuclktoplbufg),
        //.FMIOGPIOOEN(fmio_gpio_o_en),
        //.FMIOGPIOOUT(fmio_gpio_out),
        //.FMIOI2CSCLOEN(fmioi2cscloen),
        //.FMIOI2CSCLOUT(fmioi2csclout),
        //.FMIOI2CSDAOEN(fmioi2csdaoen),
        //.FMIOI2CSDAOUT(fmioi2csdaout),
        //.FMIOSD0BUSPOWEROUT(fmiosd0buspowerout),
        //.FMIOSD0BUSVOLTAGEOUT(fmiosd0busvoltageout),
        //.FMIOSD0DLLTESTOUT(fmiosd0dlltestout),
        //.FMIOSD0LEDCONTROLOUT(fmiosd0ledcontrolout),
        //.FMIOSD0SDIFCLKOUT(fmiosd0sdifclkout),
        //.FMIOSD0SDIFCMDOE(fmiosd0sdifcmdoe),
        //.FMIOSD0SDIFCMDOUT(fmiosd0sdifcmdout),
        //.FMIOSD0SDIFDATOE(fmiosd0sdifdatoe),
        //.FMIOSD0SDIFDATOUT(fmiosd0sdifdatout),
        //.FMIOSD1BUSPOWEROUT(fmiosd1buspowerout),
        //.FMIOSD1BUSVOLTAGEOUT(fmiosd1busvoltageout),
        //.FMIOSD1DLLTESTOUT(fmiosd1dlltestout),
        //.FMIOSD1LEDCONTROLOUT(fmiosd1ledcontrolout),
        //.FMIOSD1SDIFCLKOUT(fmiosd1sdifclkout),
        //.FMIOSD1SDIFCMDOE(fmiosd1sdifcmdoe),
        //.FMIOSD1SDIFCMDOUT(fmiosd1sdifcmdout),
        //.FMIOSD1SDIFDATOE(fmiosd1sdifdatoe),
        //.FMIOSD1SDIFDATOUT(fmiosd1sdifdatout),
          .EMIOGPIO2O(emio_ps_gpio_2o),
          .EMIOGPIO2TN(emio_ps_gpio_2tn),
          .EMIOGPIO2I(emio_ps_gpio_2i),
          .FMIOGPIOOEN(emio_pmc_gpio_oen),
          .FMIOGPIOOUT(emio_pmc_gpio_out),
          .FMIOGPIOIN(emio_pmc_gpio_in),
        .IFNOCPSCCIAXI0ARREADY(if_noc_ps_cci_axi0_arready),
        .IFNOCPSCCIAXI0AWREADY(if_noc_ps_cci_axi0_awready),
        .IFNOCPSCCIAXI0BID(if_noc_ps_cci_axi0_bid),
        .IFNOCPSCCIAXI0BRESP(if_noc_ps_cci_axi0_bresp),
        .IFNOCPSCCIAXI0BUSER(if_noc_ps_cci_axi0_buser),
        .IFNOCPSCCIAXI0BVALID(if_noc_ps_cci_axi0_bvalid),
        .IFNOCPSCCIAXI0RDATA(if_noc_ps_cci_axi0_rdata),
        .IFNOCPSCCIAXI0RID(if_noc_ps_cci_axi0_rid),
        .IFNOCPSCCIAXI0RLAST(if_noc_ps_cci_axi0_rlast),
        .IFNOCPSCCIAXI0RRESP(if_noc_ps_cci_axi0_rresp),
        .IFNOCPSCCIAXI0RUSER(if_noc_ps_cci_axi0_ruser),
        .IFNOCPSCCIAXI0RVALID(if_noc_ps_cci_axi0_rvalid),
        .IFNOCPSCCIAXI0WREADY(if_noc_ps_cci_axi0_wready),
        .IFNOCPSCCIAXI1ARREADY(if_noc_ps_cci_axi1_arready),
        .IFNOCPSCCIAXI1AWREADY(if_noc_ps_cci_axi1_awready),
        .IFNOCPSCCIAXI1BID(if_noc_ps_cci_axi1_bid),
        .IFNOCPSCCIAXI1BRESP(if_noc_ps_cci_axi1_bresp),
        .IFNOCPSCCIAXI1BUSER(if_noc_ps_cci_axi1_buser),
        .IFNOCPSCCIAXI1BVALID(if_noc_ps_cci_axi1_bvalid),
        .IFNOCPSCCIAXI1RDATA(if_noc_ps_cci_axi1_rdata),
        .IFNOCPSCCIAXI1RID(if_noc_ps_cci_axi1_rid),
        .IFNOCPSCCIAXI1RLAST(if_noc_ps_cci_axi1_rlast),
        .IFNOCPSCCIAXI1RRESP(if_noc_ps_cci_axi1_rresp),
        .IFNOCPSCCIAXI1RUSER(if_noc_ps_cci_axi1_ruser),
        .IFNOCPSCCIAXI1RVALID(if_noc_ps_cci_axi1_rvalid),
        .IFNOCPSCCIAXI1WREADY(if_noc_ps_cci_axi1_wready),
        .IFNOCPSNCIAXI0ARREADY(if_noc_ps_nci_axi0_arready),
        .IFNOCPSNCIAXI0AWREADY(if_noc_ps_nci_axi0_awready),
        .IFNOCPSNCIAXI0BID(if_noc_ps_nci_axi0_bid),
        .IFNOCPSNCIAXI0BRESP(if_noc_ps_nci_axi0_bresp),
        .IFNOCPSNCIAXI0BUSER(if_noc_ps_nci_axi0_buser),
        .IFNOCPSNCIAXI0BVALID(if_noc_ps_nci_axi0_bvalid),
        .IFNOCPSNCIAXI0RDATA(if_noc_ps_nci_axi0_rdata),
        .IFNOCPSNCIAXI0RID(if_noc_ps_nci_axi0_rid),
        .IFNOCPSNCIAXI0RLAST(if_noc_ps_nci_axi0_rlast),
        .IFNOCPSNCIAXI0RRESP(if_noc_ps_nci_axi0_rresp),
        .IFNOCPSNCIAXI0RUSER(if_noc_ps_nci_axi0_ruser),
        .IFNOCPSNCIAXI0RVALID(if_noc_ps_nci_axi0_rvalid),
        .IFNOCPSNCIAXI0WREADY(if_noc_ps_nci_axi0_wready),
        .IFNOCPSNCIAXI1ARREADY(if_noc_ps_nci_axi1_arready),
        .IFNOCPSNCIAXI1AWREADY(if_noc_ps_nci_axi1_awready),
        .IFNOCPSNCIAXI1BID(if_noc_ps_nci_axi1_bid),
        .IFNOCPSNCIAXI1BRESP(if_noc_ps_nci_axi1_bresp),
        .IFNOCPSNCIAXI1BUSER(if_noc_ps_nci_axi1_buser),
        .IFNOCPSNCIAXI1BVALID(if_noc_ps_nci_axi1_bvalid),
        .IFNOCPSNCIAXI1RDATA(if_noc_ps_nci_axi1_rdata),
        .IFNOCPSNCIAXI1RID(if_noc_ps_nci_axi1_rid),
        .IFNOCPSNCIAXI1RLAST(if_noc_ps_nci_axi1_rlast),
        .IFNOCPSNCIAXI1RRESP(if_noc_ps_nci_axi1_rresp),
        .IFNOCPSNCIAXI1RUSER(if_noc_ps_nci_axi1_ruser),
        .IFNOCPSNCIAXI1RVALID(if_noc_ps_nci_axi1_rvalid),
        .IFNOCPSNCIAXI1WREADY(if_noc_ps_nci_axi1_wready),
        .IFNOCPSPCIAXI0ARREADY(if_noc_ps_pci_axi0_arready),
        .IFNOCPSPCIAXI0AWREADY(if_noc_ps_pci_axi0_awready),
        .IFNOCPSPCIAXI0BID(if_noc_ps_pci_axi0_bid),
        .IFNOCPSPCIAXI0BRESP(if_noc_ps_pci_axi0_bresp),
        .IFNOCPSPCIAXI0BUSER(if_noc_ps_pci_axi0_buser),
        .IFNOCPSPCIAXI0BVALID(if_noc_ps_pci_axi0_bvalid),
        .IFNOCPSPCIAXI0RDATA(if_noc_ps_pci_axi0_rdata),
        .IFNOCPSPCIAXI0RID(if_noc_ps_pci_axi0_rid),
        .IFNOCPSPCIAXI0RLAST(if_noc_ps_pci_axi0_rlast),
        .IFNOCPSPCIAXI0RRESP(if_noc_ps_pci_axi0_rresp),
        .IFNOCPSPCIAXI0RUSER(if_noc_ps_pci_axi0_ruser),
        .IFNOCPSPCIAXI0RVALID(if_noc_ps_pci_axi0_rvalid),
        .IFNOCPSPCIAXI0WREADY(if_noc_ps_pci_axi0_wready),
        .IFPSNOCCCIAXI0ARADDR(if_ps_noc_cci_axi0_araddr),
        .IFPSNOCCCIAXI0ARBURST(if_ps_noc_cci_axi0_arburst),
        .IFPSNOCCCIAXI0ARCACHE(if_ps_noc_cci_axi0_arcache),
        .IFPSNOCCCIAXI0ARID(if_ps_noc_cci_axi0_arid),
        .IFPSNOCCCIAXI0ARLEN(if_ps_noc_cci_axi0_arlen),
        .IFPSNOCCCIAXI0ARLOCK(if_ps_noc_cci_axi0_arlock),
        .IFPSNOCCCIAXI0ARPROT(if_ps_noc_cci_axi0_arprot),
        .IFPSNOCCCIAXI0ARQOS(if_ps_noc_cci_axi0_arqos),
        .IFPSNOCCCIAXI0ARREGION(if_ps_noc_cci_axi0_arregion),
        .IFPSNOCCCIAXI0ARSIZE(if_ps_noc_cci_axi0_arsize),
        .IFPSNOCCCIAXI0ARUSER(if_ps_noc_cci_axi0_aruser),
        .IFPSNOCCCIAXI0ARVALID(if_ps_noc_cci_axi0_arvalid),
        .IFPSNOCCCIAXI0AWADDR(if_ps_noc_cci_axi0_awaddr),
        .IFPSNOCCCIAXI0AWBURST(if_ps_noc_cci_axi0_awburst),
        .IFPSNOCCCIAXI0AWCACHE(if_ps_noc_cci_axi0_awcache),
        .IFPSNOCCCIAXI0AWID(if_ps_noc_cci_axi0_awid),
        .IFPSNOCCCIAXI0AWLEN(if_ps_noc_cci_axi0_awlen),
        .IFPSNOCCCIAXI0AWLOCK(if_ps_noc_cci_axi0_awlock),
        .IFPSNOCCCIAXI0AWPROT(if_ps_noc_cci_axi0_awprot),
        .IFPSNOCCCIAXI0AWQOS(if_ps_noc_cci_axi0_awqos),
        .IFPSNOCCCIAXI0AWREGION(if_ps_noc_cci_axi0_awregion),
        .IFPSNOCCCIAXI0AWSIZE(if_ps_noc_cci_axi0_awsize),
        .IFPSNOCCCIAXI0AWUSER(if_ps_noc_cci_axi0_awuser),
        .IFPSNOCCCIAXI0AWVALID(if_ps_noc_cci_axi0_awvalid),
        .IFPSNOCCCIAXI0BREADY(if_ps_noc_cci_axi0_bready),
        .IFPSNOCCCIAXI0RREADY(if_ps_noc_cci_axi0_rready),
        .IFPSNOCCCIAXI0WDATA(if_ps_noc_cci_axi0_wdata),
        .IFPSNOCCCIAXI0WID(if_ps_noc_cci_axi0_wid),
        .IFPSNOCCCIAXI0WLAST(if_ps_noc_cci_axi0_wlast),
        .IFPSNOCCCIAXI0WSTRB(if_ps_noc_cci_axi0_wstrb),
        .IFPSNOCCCIAXI0WUSER(if_ps_noc_cci_axi0_wuser),
        .IFPSNOCCCIAXI0WVALID(if_ps_noc_cci_axi0_wvalid),
        .IFPSNOCCCIAXI1ARADDR(if_ps_noc_cci_axi1_araddr),
        .IFPSNOCCCIAXI1ARBURST(if_ps_noc_cci_axi1_arburst),
        .IFPSNOCCCIAXI1ARCACHE(if_ps_noc_cci_axi1_arcache),
        .IFPSNOCCCIAXI1ARID(if_ps_noc_cci_axi1_arid),
        .IFPSNOCCCIAXI1ARLEN(if_ps_noc_cci_axi1_arlen),
        .IFPSNOCCCIAXI1ARLOCK(if_ps_noc_cci_axi1_arlock),
        .IFPSNOCCCIAXI1ARPROT(if_ps_noc_cci_axi1_arprot),
        .IFPSNOCCCIAXI1ARQOS(if_ps_noc_cci_axi1_arqos),
        .IFPSNOCCCIAXI1ARREGION(if_ps_noc_cci_axi1_arregion),
        .IFPSNOCCCIAXI1ARSIZE(if_ps_noc_cci_axi1_arsize),
        .IFPSNOCCCIAXI1ARUSER(if_ps_noc_cci_axi1_aruser),
        .IFPSNOCCCIAXI1ARVALID(if_ps_noc_cci_axi1_arvalid),
        .IFPSNOCCCIAXI1AWADDR(if_ps_noc_cci_axi1_awaddr),
        .IFPSNOCCCIAXI1AWBURST(if_ps_noc_cci_axi1_awburst),
        .IFPSNOCCCIAXI1AWCACHE(if_ps_noc_cci_axi1_awcache),
        .IFPSNOCCCIAXI1AWID(if_ps_noc_cci_axi1_awid),
        .IFPSNOCCCIAXI1AWLEN(if_ps_noc_cci_axi1_awlen),
        .IFPSNOCCCIAXI1AWLOCK(if_ps_noc_cci_axi1_awlock),
        .IFPSNOCCCIAXI1AWPROT(if_ps_noc_cci_axi1_awprot),
        .IFPSNOCCCIAXI1AWQOS(if_ps_noc_cci_axi1_awqos),
        .IFPSNOCCCIAXI1AWREGION(if_ps_noc_cci_axi1_awregion),
        .IFPSNOCCCIAXI1AWSIZE(if_ps_noc_cci_axi1_awsize),
        .IFPSNOCCCIAXI1AWUSER(if_ps_noc_cci_axi1_awuser),
        .IFPSNOCCCIAXI1AWVALID(if_ps_noc_cci_axi1_awvalid),
        .IFPSNOCCCIAXI1BREADY(if_ps_noc_cci_axi1_bready),
        .IFPSNOCCCIAXI1RREADY(if_ps_noc_cci_axi1_rready),
        .IFPSNOCCCIAXI1WDATA(if_ps_noc_cci_axi1_wdata),
        .IFPSNOCCCIAXI1WID(if_ps_noc_cci_axi1_wid),
        .IFPSNOCCCIAXI1WLAST(if_ps_noc_cci_axi1_wlast),
        .IFPSNOCCCIAXI1WSTRB(if_ps_noc_cci_axi1_wstrb),
        .IFPSNOCCCIAXI1WUSER(if_ps_noc_cci_axi1_wuser),
        .IFPSNOCCCIAXI1WVALID(if_ps_noc_cci_axi1_wvalid),
        .IFPSNOCCCIAXI2ARADDR(if_ps_noc_cci_axi2_araddr),
        .IFPSNOCCCIAXI2ARBURST(if_ps_noc_cci_axi2_arburst),
        .IFPSNOCCCIAXI2ARCACHE(if_ps_noc_cci_axi2_arcache),
        .IFPSNOCCCIAXI2ARID(if_ps_noc_cci_axi2_arid),
        .IFPSNOCCCIAXI2ARLEN(if_ps_noc_cci_axi2_arlen),
        .IFPSNOCCCIAXI2ARLOCK(if_ps_noc_cci_axi2_arlock),
        .IFPSNOCCCIAXI2ARPROT(if_ps_noc_cci_axi2_arprot),
        .IFPSNOCCCIAXI2ARQOS(if_ps_noc_cci_axi2_arqos),
        .IFPSNOCCCIAXI2ARREGION(if_ps_noc_cci_axi2_arregion),
        .IFPSNOCCCIAXI2ARSIZE(if_ps_noc_cci_axi2_arsize),
        .IFPSNOCCCIAXI2ARUSER(if_ps_noc_cci_axi2_aruser),
        .IFPSNOCCCIAXI2ARVALID(if_ps_noc_cci_axi2_arvalid),
        .IFPSNOCCCIAXI2AWADDR(if_ps_noc_cci_axi2_awaddr),
        .IFPSNOCCCIAXI2AWBURST(if_ps_noc_cci_axi2_awburst),
        .IFPSNOCCCIAXI2AWCACHE(if_ps_noc_cci_axi2_awcache),
        .IFPSNOCCCIAXI2AWID(if_ps_noc_cci_axi2_awid),
        .IFPSNOCCCIAXI2AWLEN(if_ps_noc_cci_axi2_awlen),
        .IFPSNOCCCIAXI2AWLOCK(if_ps_noc_cci_axi2_awlock),
        .IFPSNOCCCIAXI2AWPROT(if_ps_noc_cci_axi2_awprot),
        .IFPSNOCCCIAXI2AWQOS(if_ps_noc_cci_axi2_awqos),
        .IFPSNOCCCIAXI2AWREGION(if_ps_noc_cci_axi2_awregion),
        .IFPSNOCCCIAXI2AWSIZE(if_ps_noc_cci_axi2_awsize),
        .IFPSNOCCCIAXI2AWUSER(if_ps_noc_cci_axi2_awuser),
        .IFPSNOCCCIAXI2AWVALID(if_ps_noc_cci_axi2_awvalid),
        .IFPSNOCCCIAXI2BREADY(if_ps_noc_cci_axi2_bready),
        .IFPSNOCCCIAXI2RREADY(if_ps_noc_cci_axi2_rready),
        .IFPSNOCCCIAXI2WDATA(if_ps_noc_cci_axi2_wdata),
        .IFPSNOCCCIAXI2WID(if_ps_noc_cci_axi2_wid),
        .IFPSNOCCCIAXI2WLAST(if_ps_noc_cci_axi2_wlast),
        .IFPSNOCCCIAXI2WSTRB(if_ps_noc_cci_axi2_wstrb),
        .IFPSNOCCCIAXI2WUSER(if_ps_noc_cci_axi2_wuser),
        .IFPSNOCCCIAXI2WVALID(if_ps_noc_cci_axi2_wvalid),
        .IFPSNOCCCIAXI3ARADDR(if_ps_noc_cci_axi3_araddr),
        .IFPSNOCCCIAXI3ARBURST(if_ps_noc_cci_axi3_arburst),
        .IFPSNOCCCIAXI3ARCACHE(if_ps_noc_cci_axi3_arcache),
        .IFPSNOCCCIAXI3ARID(if_ps_noc_cci_axi3_arid),
        .IFPSNOCCCIAXI3ARLEN(if_ps_noc_cci_axi3_arlen),
        .IFPSNOCCCIAXI3ARLOCK(if_ps_noc_cci_axi3_arlock),
        .IFPSNOCCCIAXI3ARPROT(if_ps_noc_cci_axi3_arprot),
        .IFPSNOCCCIAXI3ARQOS(if_ps_noc_cci_axi3_arqos),
        .IFPSNOCCCIAXI3ARREGION(if_ps_noc_cci_axi3_arregion),
        .IFPSNOCCCIAXI3ARSIZE(if_ps_noc_cci_axi3_arsize),
        .IFPSNOCCCIAXI3ARUSER(if_ps_noc_cci_axi3_aruser),
        .IFPSNOCCCIAXI3ARVALID(if_ps_noc_cci_axi3_arvalid),
        .IFPSNOCCCIAXI3AWADDR(if_ps_noc_cci_axi3_awaddr),
        .IFPSNOCCCIAXI3AWBURST(if_ps_noc_cci_axi3_awburst),
        .IFPSNOCCCIAXI3AWCACHE(if_ps_noc_cci_axi3_awcache),
        .IFPSNOCCCIAXI3AWID(if_ps_noc_cci_axi3_awid),
        .IFPSNOCCCIAXI3AWLEN(if_ps_noc_cci_axi3_awlen),
        .IFPSNOCCCIAXI3AWLOCK(if_ps_noc_cci_axi3_awlock),
        .IFPSNOCCCIAXI3AWPROT(if_ps_noc_cci_axi3_awprot),
        .IFPSNOCCCIAXI3AWQOS(if_ps_noc_cci_axi3_awqos),
        .IFPSNOCCCIAXI3AWREGION(if_ps_noc_cci_axi3_awregion),
        .IFPSNOCCCIAXI3AWSIZE(if_ps_noc_cci_axi3_awsize),
        .IFPSNOCCCIAXI3AWUSER(if_ps_noc_cci_axi3_awuser),
        .IFPSNOCCCIAXI3AWVALID(if_ps_noc_cci_axi3_awvalid),
        .IFPSNOCCCIAXI3BREADY(if_ps_noc_cci_axi3_bready),
        .IFPSNOCCCIAXI3RREADY(if_ps_noc_cci_axi3_rready),
        .IFPSNOCCCIAXI3WDATA(if_ps_noc_cci_axi3_wdata),
        .IFPSNOCCCIAXI3WID(if_ps_noc_cci_axi3_wid),
        .IFPSNOCCCIAXI3WLAST(if_ps_noc_cci_axi3_wlast),
        .IFPSNOCCCIAXI3WSTRB(if_ps_noc_cci_axi3_wstrb),
        .IFPSNOCCCIAXI3WUSER(if_ps_noc_cci_axi3_wuser),
        .IFPSNOCCCIAXI3WVALID(if_ps_noc_cci_axi3_wvalid),
        .IFPSNOCNCIAXI0ARADDR(if_ps_noc_nci_axi0_araddr),
        .IFPSNOCNCIAXI0ARBURST(if_ps_noc_nci_axi0_arburst),
        .IFPSNOCNCIAXI0ARCACHE(if_ps_noc_nci_axi0_arcache),
        .IFPSNOCNCIAXI0ARID(if_ps_noc_nci_axi0_arid),
        .IFPSNOCNCIAXI0ARLEN(if_ps_noc_nci_axi0_arlen),
        .IFPSNOCNCIAXI0ARLOCK(if_ps_noc_nci_axi0_arlock),
        .IFPSNOCNCIAXI0ARPROT(if_ps_noc_nci_axi0_arprot),
        .IFPSNOCNCIAXI0ARQOS(if_ps_noc_nci_axi0_arqos),
        .IFPSNOCNCIAXI0ARREGION(if_ps_noc_nci_axi0_arregion),
        .IFPSNOCNCIAXI0ARSIZE(if_ps_noc_nci_axi0_arsize),
        .IFPSNOCNCIAXI0ARUSER(if_ps_noc_nci_axi0_aruser),
        .IFPSNOCNCIAXI0ARVALID(if_ps_noc_nci_axi0_arvalid),
        .IFPSNOCNCIAXI0AWADDR(if_ps_noc_nci_axi0_awaddr),
        .IFPSNOCNCIAXI0AWBURST(if_ps_noc_nci_axi0_awburst),
        .IFPSNOCNCIAXI0AWCACHE(if_ps_noc_nci_axi0_awcache),
        .IFPSNOCNCIAXI0AWID(if_ps_noc_nci_axi0_awid),
        .IFPSNOCNCIAXI0AWLEN(if_ps_noc_nci_axi0_awlen),
        .IFPSNOCNCIAXI0AWLOCK(if_ps_noc_nci_axi0_awlock),
        .IFPSNOCNCIAXI0AWPROT(if_ps_noc_nci_axi0_awprot),
        .IFPSNOCNCIAXI0AWQOS(if_ps_noc_nci_axi0_awqos),
        .IFPSNOCNCIAXI0AWREGION(if_ps_noc_nci_axi0_awregion),
        .IFPSNOCNCIAXI0AWSIZE(if_ps_noc_nci_axi0_awsize),
        .IFPSNOCNCIAXI0AWUSER(if_ps_noc_nci_axi0_awuser),
        .IFPSNOCNCIAXI0AWVALID(if_ps_noc_nci_axi0_awvalid),
        .IFPSNOCNCIAXI0BREADY(if_ps_noc_nci_axi0_bready),
        .IFPSNOCNCIAXI0RREADY(if_ps_noc_nci_axi0_rready),
        .IFPSNOCNCIAXI0WDATA(if_ps_noc_nci_axi0_wdata),
        .IFPSNOCNCIAXI0WID(if_ps_noc_nci_axi0_wid),
        .IFPSNOCNCIAXI0WLAST(if_ps_noc_nci_axi0_wlast),
        .IFPSNOCNCIAXI0WSTRB(if_ps_noc_nci_axi0_wstrb),
        .IFPSNOCNCIAXI0WUSER(if_ps_noc_nci_axi0_wuser),
        .IFPSNOCNCIAXI0WVALID(if_ps_noc_nci_axi0_wvalid),
        .IFPSNOCNCIAXI1ARADDR(if_ps_noc_nci_axi1_araddr),
        .IFPSNOCNCIAXI1ARBURST(if_ps_noc_nci_axi1_arburst),
        .IFPSNOCNCIAXI1ARCACHE(if_ps_noc_nci_axi1_arcache),
        .IFPSNOCNCIAXI1ARID(if_ps_noc_nci_axi1_arid),
        .IFPSNOCNCIAXI1ARLEN(if_ps_noc_nci_axi1_arlen),
        .IFPSNOCNCIAXI1ARLOCK(if_ps_noc_nci_axi1_arlock),
        .IFPSNOCNCIAXI1ARPROT(if_ps_noc_nci_axi1_arprot),
        .IFPSNOCNCIAXI1ARQOS(if_ps_noc_nci_axi1_arqos),
        .IFPSNOCNCIAXI1ARREGION(if_ps_noc_nci_axi1_arregion),
        .IFPSNOCNCIAXI1ARSIZE(if_ps_noc_nci_axi1_arsize),
        .IFPSNOCNCIAXI1ARUSER(if_ps_noc_nci_axi1_aruser),
        .IFPSNOCNCIAXI1ARVALID(if_ps_noc_nci_axi1_arvalid),
        .IFPSNOCNCIAXI1AWADDR(if_ps_noc_nci_axi1_awaddr),
        .IFPSNOCNCIAXI1AWBURST(if_ps_noc_nci_axi1_awburst),
        .IFPSNOCNCIAXI1AWCACHE(if_ps_noc_nci_axi1_awcache),
        .IFPSNOCNCIAXI1AWID(if_ps_noc_nci_axi1_awid),
        .IFPSNOCNCIAXI1AWLEN(if_ps_noc_nci_axi1_awlen),
        .IFPSNOCNCIAXI1AWLOCK(if_ps_noc_nci_axi1_awlock),
        .IFPSNOCNCIAXI1AWPROT(if_ps_noc_nci_axi1_awprot),
        .IFPSNOCNCIAXI1AWQOS(if_ps_noc_nci_axi1_awqos),
        .IFPSNOCNCIAXI1AWREGION(if_ps_noc_nci_axi1_awregion),
        .IFPSNOCNCIAXI1AWSIZE(if_ps_noc_nci_axi1_awsize),
        .IFPSNOCNCIAXI1AWUSER(if_ps_noc_nci_axi1_awuser),
        .IFPSNOCNCIAXI1AWVALID(if_ps_noc_nci_axi1_awvalid),
        .IFPSNOCNCIAXI1BREADY(if_ps_noc_nci_axi1_bready),
        .IFPSNOCNCIAXI1RREADY(if_ps_noc_nci_axi1_rready),
        .IFPSNOCNCIAXI1WDATA(if_ps_noc_nci_axi1_wdata),
        .IFPSNOCNCIAXI1WID(if_ps_noc_nci_axi1_wid),
        .IFPSNOCNCIAXI1WLAST(if_ps_noc_nci_axi1_wlast),
        .IFPSNOCNCIAXI1WSTRB(if_ps_noc_nci_axi1_wstrb),
        .IFPSNOCNCIAXI1WUSER(if_ps_noc_nci_axi1_wuser),
        .IFPSNOCNCIAXI1WVALID(if_ps_noc_nci_axi1_wvalid),
        .IFPSNOCPCIAXI0ARADDR(if_ps_noc_pci_axi0_araddr),
        .IFPSNOCPCIAXI0ARBURST(if_ps_noc_pci_axi0_arburst),
        .IFPSNOCPCIAXI0ARCACHE(if_ps_noc_pci_axi0_arcache),
        .IFPSNOCPCIAXI0ARID(if_ps_noc_pci_axi0_arid),
        .IFPSNOCPCIAXI0ARLEN(if_ps_noc_pci_axi0_arlen),
        .IFPSNOCPCIAXI0ARLOCK(if_ps_noc_pci_axi0_arlock),
        .IFPSNOCPCIAXI0ARPROT(if_ps_noc_pci_axi0_arprot),
        .IFPSNOCPCIAXI0ARQOS(if_ps_noc_pci_axi0_arqos),
        .IFPSNOCPCIAXI0ARREGION(if_ps_noc_pci_axi0_arregion),
        .IFPSNOCPCIAXI0ARSIZE(if_ps_noc_pci_axi0_arsize),
        .IFPSNOCPCIAXI0ARUSER(if_ps_noc_pci_axi0_aruser),
        .IFPSNOCPCIAXI0ARVALID(if_ps_noc_pci_axi0_arvalid),
        .IFPSNOCPCIAXI0AWADDR(if_ps_noc_pci_axi0_awaddr),
        .IFPSNOCPCIAXI0AWBURST(if_ps_noc_pci_axi0_awburst),
        .IFPSNOCPCIAXI0AWCACHE(if_ps_noc_pci_axi0_awcache),
        .IFPSNOCPCIAXI0AWID(if_ps_noc_pci_axi0_awid),
        .IFPSNOCPCIAXI0AWLEN(if_ps_noc_pci_axi0_awlen),
        .IFPSNOCPCIAXI0AWLOCK(if_ps_noc_pci_axi0_awlock),
        .IFPSNOCPCIAXI0AWPROT(if_ps_noc_pci_axi0_awprot),
        .IFPSNOCPCIAXI0AWQOS(if_ps_noc_pci_axi0_awqos),
        .IFPSNOCPCIAXI0AWREGION(if_ps_noc_pci_axi0_awregion),
        .IFPSNOCPCIAXI0AWSIZE(if_ps_noc_pci_axi0_awsize),
        .IFPSNOCPCIAXI0AWUSER(if_ps_noc_pci_axi0_awuser),
        .IFPSNOCPCIAXI0AWVALID(if_ps_noc_pci_axi0_awvalid),
        .IFPSNOCPCIAXI0BREADY(if_ps_noc_pci_axi0_bready),
        .IFPSNOCPCIAXI0RREADY(if_ps_noc_pci_axi0_rready),
        .IFPSNOCPCIAXI0WDATA(if_ps_noc_pci_axi0_wdata),
        .IFPSNOCPCIAXI0WID(if_ps_noc_pci_axi0_wid),
        .IFPSNOCPCIAXI0WLAST(if_ps_noc_pci_axi0_wlast),
        .IFPSNOCPCIAXI0WSTRB(if_ps_noc_pci_axi0_wstrb),
        .IFPSNOCPCIAXI0WUSER(if_ps_noc_pci_axi0_wuser),
        .IFPSNOCPCIAXI0WVALID(if_ps_noc_pci_axi0_wvalid),
        .IFPSNOCPCIAXI1ARADDR(if_ps_noc_pci_axi1_araddr),
        .IFPSNOCPCIAXI1ARBURST(if_ps_noc_pci_axi1_arburst),
        .IFPSNOCPCIAXI1ARCACHE(if_ps_noc_pci_axi1_arcache),
        .IFPSNOCPCIAXI1ARID(if_ps_noc_pci_axi1_arid),
        .IFPSNOCPCIAXI1ARLEN(if_ps_noc_pci_axi1_arlen),
        .IFPSNOCPCIAXI1ARLOCK(if_ps_noc_pci_axi1_arlock),
        .IFPSNOCPCIAXI1ARPROT(if_ps_noc_pci_axi1_arprot),
        .IFPSNOCPCIAXI1ARQOS(if_ps_noc_pci_axi1_arqos),
        .IFPSNOCPCIAXI1ARREGION(if_ps_noc_pci_axi1_arregion),
        .IFPSNOCPCIAXI1ARSIZE(if_ps_noc_pci_axi1_arsize),
        .IFPSNOCPCIAXI1ARUSER(if_ps_noc_pci_axi1_aruser),
        .IFPSNOCPCIAXI1ARVALID(if_ps_noc_pci_axi1_arvalid),
        .IFPSNOCPCIAXI1AWADDR(if_ps_noc_pci_axi1_awaddr),
        .IFPSNOCPCIAXI1AWBURST(if_ps_noc_pci_axi1_awburst),
        .IFPSNOCPCIAXI1AWCACHE(if_ps_noc_pci_axi1_awcache),
        .IFPSNOCPCIAXI1AWID(if_ps_noc_pci_axi1_awid),
        .IFPSNOCPCIAXI1AWLEN(if_ps_noc_pci_axi1_awlen),
        .IFPSNOCPCIAXI1AWLOCK(if_ps_noc_pci_axi1_awlock),
        .IFPSNOCPCIAXI1AWPROT(if_ps_noc_pci_axi1_awprot),
        .IFPSNOCPCIAXI1AWQOS(if_ps_noc_pci_axi1_awqos),
        .IFPSNOCPCIAXI1AWREGION(if_ps_noc_pci_axi1_awregion),
        .IFPSNOCPCIAXI1AWSIZE(if_ps_noc_pci_axi1_awsize),
        .IFPSNOCPCIAXI1AWUSER(if_ps_noc_pci_axi1_awuser),
        .IFPSNOCPCIAXI1AWVALID(if_ps_noc_pci_axi1_awvalid),
        .IFPSNOCPCIAXI1BREADY(if_ps_noc_pci_axi1_bready),
        .IFPSNOCPCIAXI1RREADY(if_ps_noc_pci_axi1_rready),
        .IFPSNOCPCIAXI1WDATA(if_ps_noc_pci_axi1_wdata),
        .IFPSNOCPCIAXI1WID(if_ps_noc_pci_axi1_wid),
        .IFPSNOCPCIAXI1WLAST(if_ps_noc_pci_axi1_wlast),
        .IFPSNOCPCIAXI1WSTRB(if_ps_noc_pci_axi1_wstrb),
        .IFPSNOCPCIAXI1WUSER(if_ps_noc_pci_axi1_wuser),
        .IFPSNOCPCIAXI1WVALID(if_ps_noc_pci_axi1_wvalid),
        .IFPSNOCRPUAXI0ARADDR(if_ps_noc_rpu_axi0_araddr),
        .IFPSNOCRPUAXI0ARBURST(if_ps_noc_rpu_axi0_arburst),
        .IFPSNOCRPUAXI0ARCACHE(if_ps_noc_rpu_axi0_arcache),
        .IFPSNOCRPUAXI0ARID(if_ps_noc_rpu_axi0_arid),
        .IFPSNOCRPUAXI0ARLEN(if_ps_noc_rpu_axi0_arlen),
        .IFPSNOCRPUAXI0ARLOCK(if_ps_noc_rpu_axi0_arlock),
        .IFPSNOCRPUAXI0ARPROT(if_ps_noc_rpu_axi0_arprot),
        .IFPSNOCRPUAXI0ARQOS(if_ps_noc_rpu_axi0_arqos),
        .IFPSNOCRPUAXI0ARREGION(if_ps_noc_rpu_axi0_arregion),
        .IFPSNOCRPUAXI0ARSIZE(if_ps_noc_rpu_axi0_arsize),
        .IFPSNOCRPUAXI0ARUSER(if_ps_noc_rpu_axi0_aruser),
        .IFPSNOCRPUAXI0ARVALID(if_ps_noc_rpu_axi0_arvalid),
        .IFPSNOCRPUAXI0AWADDR(if_ps_noc_rpu_axi0_awaddr),
        .IFPSNOCRPUAXI0AWBURST(if_ps_noc_rpu_axi0_awburst),
        .IFPSNOCRPUAXI0AWCACHE(if_ps_noc_rpu_axi0_awcache),
        .IFPSNOCRPUAXI0AWID(if_ps_noc_rpu_axi0_awid),
        .IFPSNOCRPUAXI0AWLEN(if_ps_noc_rpu_axi0_awlen),
        .IFPSNOCRPUAXI0AWLOCK(if_ps_noc_rpu_axi0_awlock),
        .IFPSNOCRPUAXI0AWPROT(if_ps_noc_rpu_axi0_awprot),
        .IFPSNOCRPUAXI0AWQOS(if_ps_noc_rpu_axi0_awqos),
        .IFPSNOCRPUAXI0AWREGION(if_ps_noc_rpu_axi0_awregion),
        .IFPSNOCRPUAXI0AWSIZE(if_ps_noc_rpu_axi0_awsize),
        .IFPSNOCRPUAXI0AWUSER(if_ps_noc_rpu_axi0_awuser),
        .IFPSNOCRPUAXI0AWVALID(if_ps_noc_rpu_axi0_awvalid),
        .IFPSNOCRPUAXI0BREADY(if_ps_noc_rpu_axi0_bready),
        .IFPSNOCRPUAXI0RREADY(if_ps_noc_rpu_axi0_rready),
        .IFPSNOCRPUAXI0WDATA(if_ps_noc_rpu_axi0_wdata),
        .IFPSNOCRPUAXI0WID(if_ps_noc_rpu_axi0_wid),
        .IFPSNOCRPUAXI0WLAST(if_ps_noc_rpu_axi0_wlast),
        .IFPSNOCRPUAXI0WSTRB(if_ps_noc_rpu_axi0_wstrb),
        .IFPSNOCRPUAXI0WUSER(if_ps_noc_rpu_axi0_wuser),
        .IFPSNOCRPUAXI0WVALID(if_ps_noc_rpu_axi0_wvalid),
        .MAXIGP0ARADDR(m_axi_gp0_araddr),
        .MAXIGP0ARBURST(m_axi_gp0_arburst),
        .MAXIGP0ARCACHE(m_axi_gp0_arcache),
        .MAXIGP0ARID(m_axi_gp0_arid),
        .MAXIGP0ARLEN(m_axi_gp0_arlen),
        .MAXIGP0ARLOCK(m_axi_gp0_arlock),
        .MAXIGP0ARPROT(m_axi_gp0_arprot),
        .MAXIGP0ARQOS(m_axi_gp0_arqos),
        .MAXIGP0ARSIZE(m_axi_gp0_arsize),
        .MAXIGP0ARUSER(m_axi_gp0_aruser),
        .MAXIGP0ARVALID(m_axi_gp0_arvalid),
        .MAXIGP0AWADDR(m_axi_gp0_awaddr),
        .MAXIGP0AWBURST(m_axi_gp0_awburst),
        .MAXIGP0AWCACHE(m_axi_gp0_awcache),
        .MAXIGP0AWID(m_axi_gp0_awid),
        .MAXIGP0AWLEN(m_axi_gp0_awlen),
        .MAXIGP0AWLOCK(m_axi_gp0_awlock),
        .MAXIGP0AWPROT(m_axi_gp0_awprot),
        .MAXIGP0AWQOS(m_axi_gp0_awqos),
        .MAXIGP0AWSIZE(m_axi_gp0_awsize),
        .MAXIGP0AWUSER(m_axi_gp0_awuser),
        .MAXIGP0AWVALID(m_axi_gp0_awvalid),
        .MAXIGP0BREADY(m_axi_gp0_bready),
        .MAXIGP0RREADY(m_axi_gp0_rready),
        .MAXIGP0WDATA(m_axi_gp0_wdata),
        .MAXIGP0WLAST(m_axi_gp0_wlast),
        .MAXIGP0WSTRB(m_axi_gp0_wstrb),
        .MAXIGP0WVALID(m_axi_gp0_wvalid),
        .MAXIGP2ARADDR(m_axi_gp2_araddr),
        .MAXIGP2ARBURST(m_axi_gp2_arburst),
        .MAXIGP2ARCACHE(m_axi_gp2_arcache),
        .MAXIGP2ARID(m_axi_gp2_arid),
        .MAXIGP2ARLEN(m_axi_gp2_arlen),
        .MAXIGP2ARLOCK(m_axi_gp2_arlock),
        .MAXIGP2ARPROT(m_axi_gp2_arprot),
        .MAXIGP2ARQOS(m_axi_gp2_arqos),
        .MAXIGP2ARSIZE(m_axi_gp2_arsize),
        .MAXIGP2ARUSER(m_axi_gp2_aruser),
        .MAXIGP2ARVALID(m_axi_gp2_arvalid),
        .MAXIGP2AWADDR(m_axi_gp2_awaddr),
        .MAXIGP2AWBURST(m_axi_gp2_awburst),
        .MAXIGP2AWCACHE(m_axi_gp2_awcache),
        .MAXIGP2AWID(m_axi_gp2_awid),
        .MAXIGP2AWLEN(m_axi_gp2_awlen),
        .MAXIGP2AWLOCK(m_axi_gp2_awlock),
        .MAXIGP2AWPROT(m_axi_gp2_awprot),
        .MAXIGP2AWQOS(m_axi_gp2_awqos),
        .MAXIGP2AWSIZE(m_axi_gp2_awsize),
        .MAXIGP2AWUSER(m_axi_gp2_awuser),
        .MAXIGP2AWVALID(m_axi_gp2_awvalid),
        .MAXIGP2BREADY(m_axi_gp2_bready),
        .MAXIGP2RREADY(m_axi_gp2_rready),
        .MAXIGP2WDATA(m_axi_gp2_wdata),
        .MAXIGP2WLAST(m_axi_gp2_wlast),
        .MAXIGP2WSTRB(m_axi_gp2_wstrb),
        .MAXIGP2WVALID(m_axi_gp2_wvalid),
        .MJTAGTDO(mjtag_tdo),
        .MJTAGTCK(mjtag_tck),
        .MJTAGTDI(mjtag_tdi),
        .MJTAGTMS(mjtag_tms),
//        .NOCCLK(noc_clk),
//        .NOCRSTN(noc_rstn),
//        .NPICLK(npi_clk),
//        .NPIRSTN(npi_rstn),
        .OSCRTCCLK(osc_rtc_clk),
        .PMCRCLKCLK(pmc_pl_ref_clk),
        //.PMCPLREFCLK(pmc_pl_ref_clk),
        .PMUAIBAFIFMFPDREQ(pmu_aib_afi_fm_fpd_req),
        .PMUAIBAFIFMLPDREQ(pmu_aib_afi_fm_lpd_req),
        .PMUERRORTOPL(pmu_error_to_pl),
        .PSNOCPSCCIAXI0CLK(ps_noc_ps_cci_axi0_clk),
        .PSNOCPSCCIAXI1CLK(ps_noc_ps_cci_axi1_clk),
        .PSNOCPSNCIAXI0CLK(ps_noc_ps_nci_axi0_clk),
        .PSNOCPSNCIAXI1CLK(ps_noc_ps_nci_axi1_clk),
        .PSNOCPSPCIAXI0CLK(ps_noc_ps_pci_axi0_clk),
        .PSPLEVENTO(ps_pl_event_o),
        .PSPLIRQFPD(ps_pl_irq_fpd),
        .PSPLIRQLPD(ps_pl_irq_lpd),
        .PSPLIRQPMC(ps_pl_irq_pmc),
        .PSPLSTANDBYWFE(ps_pl_standby_wfe),
        .PSPLSTANDBYWFI(ps_pl_standby_wfi),
        .PSPLTRACECTL(ps_pl_trace_ctl),
        .PSPLTRACEDATA(ps_pl_trace_data),
        .PSPLTRIGACK ({ps_pl_trigack_3, ps_pl_trigack_2, ps_pl_trigack_1, ps_pl_trigack_0}),
        .PSPLTRIGGER ({ps_pl_trigger_3, ps_pl_trigger_2, ps_pl_trigger_1, ps_pl_trigger_0}),
        .PSPSNOCCCIAXI0CLK(ps_ps_noc_cci_axi0_clk),
        .PSPSNOCCCIAXI1CLK(ps_ps_noc_cci_axi1_clk),
        .PSPSNOCCCIAXI2CLK(ps_ps_noc_cci_axi2_clk),
        .PSPSNOCCCIAXI3CLK(ps_ps_noc_cci_axi3_clk),
        .PSPSNOCNCIAXI0CLK(ps_ps_noc_nci_axi0_clk),
        .PSPSNOCNCIAXI1CLK(ps_ps_noc_nci_axi1_clk),
        .PSPSNOCPCIAXI0CLK(ps_ps_noc_pci_axi0_clk),
        .PSPSNOCPCIAXI1CLK(ps_ps_noc_pci_axi1_clk),
        .PSPSNOCRPUAXI0CLK(ps_ps_noc_rpu_axi0_clk),
        .RPUEVENTO0(rpu_event_o0),
        .RPUEVENTO1(rpu_event_o1),
        .SACEFPDACADDR(s_ace_fpd_acaddr),
        .SACEFPDACPROT(s_ace_fpd_acprot),
        .SACEFPDACSNOOP(s_ace_fpd_acsnoop),
        .SACEFPDACVALID(s_ace_fpd_acvalid),
        .SACEFPDARREADY(s_ace_fpd_arready),
        .SACEFPDAWREADY(s_ace_fpd_awready),
        .SACEFPDBID(s_ace_fpd_bid),
        .SACEFPDBRESP(s_ace_fpd_bresp),
        .SACEFPDBUSER(s_ace_fpd_buser),
        .SACEFPDBVALID(s_ace_fpd_bvalid),
        .SACEFPDCDREADY(s_ace_fpd_cdready),
        .SACEFPDCRREADY(s_ace_fpd_crready),
        .SACEFPDRDATA(s_ace_fpd_rdata),
        .SACEFPDRID(s_ace_fpd_rid),
        .SACEFPDRLAST(s_ace_fpd_rlast),
        .SACEFPDRRESP(s_ace_fpd_rresp),
        .SACEFPDRUSER(s_ace_fpd_ruser),
        .SACEFPDRVALID(s_ace_fpd_rvalid),
        .SACEFPDWREADY(s_ace_fpd_wready),
        .SAXIACPARREADY(s_axi_acp_arready),
        .SAXIACPAWREADY(s_axi_acp_awready),
        .SAXIACPBID(s_axi_acp_bid),
        .SAXIACPBRESP(s_axi_acp_bresp),
        .SAXIACPBVALID(s_axi_acp_bvalid),
        .SAXIACPRDATA(s_axi_acp_rdata),
        .SAXIACPRID(s_axi_acp_rid),
        .SAXIACPRLAST(s_axi_acp_rlast),
        .SAXIACPRRESP(s_axi_acp_rresp),
        .SAXIACPRVALID(s_axi_acp_rvalid),
        .SAXIACPWREADY(s_axi_acp_wready),
        .SAXIGP0ARREADY(s_axi_gp0_arready),
        .SAXIGP0AWREADY(s_axi_gp0_awready),
        .SAXIGP0BID(s_axi_gp0_bid),
        .SAXIGP0BRESP(s_axi_gp0_bresp),
        .SAXIGP0BVALID(s_axi_gp0_bvalid),
        .SAXIGP0RACOUNT(s_axi_gp0_racount),
        .SAXIGP0RCOUNT(s_axi_gp0_rcount),
        .SAXIGP0RDATA(s_axi_gp0_rdata),
        .SAXIGP0RID(s_axi_gp0_rid),
        .SAXIGP0RLAST(s_axi_gp0_rlast),
        .SAXIGP0RRESP(s_axi_gp0_rresp),
        .SAXIGP0RVALID(s_axi_gp0_rvalid),
        .SAXIGP0WACOUNT(s_axi_gp0_wacount),
        .SAXIGP0WCOUNT(s_axi_gp0_wcount),
        .SAXIGP0WREADY(s_axi_gp0_wready),
        .SAXIGP2ARREADY(s_axi_gp2_arready_t),
        .SAXIGP2AWREADY(s_axi_gp2_awready_t),
        .SAXIGP2BID(s_axi_gp2_bid_t),
        .SAXIGP2BRESP(s_axi_gp2_bresp_t),
        .SAXIGP2BVALID(s_axi_gp2_bvalid_t),
        .SAXIGP2RACOUNT(s_axi_gp2_racount_t),
        .SAXIGP2RCOUNT(s_axi_gp2_rcount_t),
        .SAXIGP2RDATA(s_axi_gp2_rdata_t),
        .SAXIGP2RID(s_axi_gp2_rid_t),
        .SAXIGP2RLAST(s_axi_gp2_rlast_t),
        .SAXIGP2RRESP(s_axi_gp2_rresp_t),
        .SAXIGP2RVALID(s_axi_gp2_rvalid_t),
        .SAXIGP2WACOUNT(s_axi_gp2_wacount_t),
        .SAXIGP2WCOUNT(s_axi_gp2_wcount_t),
        .SAXIGP2WREADY(s_axi_gp2_wready_t),
        .SAXIGP4ARREADY(s_axi_gp4_arready),
        .SAXIGP4AWREADY(s_axi_gp4_awready),
        .SAXIGP4BID(s_axi_gp4_bid),
        .SAXIGP4BRESP(s_axi_gp4_bresp),
        .SAXIGP4BVALID(s_axi_gp4_bvalid),
        .SAXIGP4RACOUNT(s_axi_gp4_racount),
        .SAXIGP4RCOUNT(s_axi_gp4_rcount),
        .SAXIGP4RDATA(s_axi_gp4_rdata),
        .SAXIGP4RID(s_axi_gp4_rid),
        .SAXIGP4RLAST(s_axi_gp4_rlast),
        .SAXIGP4RRESP(s_axi_gp4_rresp),
        .SAXIGP4RVALID(s_axi_gp4_rvalid),
        .SAXIGP4WACOUNT(s_axi_gp4_wacount),
        .SAXIGP4WCOUNT(s_axi_gp4_wcount),
        .SAXIGP4WREADY(s_axi_gp4_wready),
        .PSS_PAD_LPDMIO(pss_pad_lpdmio),
        .ADMAFCICLK(adma_fci_clk),
        .AIBPMUAFIFMFPDACK(aib_pmu_afi_fm_fpd_ack),
        .AIBPMUAFIFMLPDACK(aib_pmu_afi_fm_lpd_ack),
        .EMIOCAN0PHYRX(emio_can0_phy_rx),
        .EMIOCAN1PHYRX(emio_can1_phy_rx),
        .EMIOENET0DMATXSTATUSTOG(emio_enet0_dma_tx_status_tog),
        .EMIOENET0EXTINTIN(emio_enet0_ext_int_in),
        .EMIOENET0GMIICOL(emio_enet0_gmii_col),
        .EMIOENET0GMIICRS(emio_enet0_gmii_crs),
        .EMIOENET0GMIIRXCLK(emio_enet0_gmii_rx_clk),
        .EMIOENET0GMIIRXD(emio_enet0_gmii_rxd),
        .EMIOENET0GMIIRXDV(emio_enet0_gmii_rx_dv),
        .EMIOENET0GMIIRXER(emio_enet0_gmii_rx_er),
        .EMIOENET0GMIITXCLK(emio_enet0_gmii_tx_clk),
        .EMIOENET0MDIOI(emio_enet0_mdio_i),
        .EMIOENET0RXWOVERFLOW(emio_enet0_rx_w_overflow),
        .EMIOENET0TXRCONTROL(emio_enet0_tx_r_control),
        .EMIOENET0TXRDATA(emio_enet0_tx_r_data),
        .EMIOENET0TXRDATARDY(emio_enet0_tx_r_data_rdy),
        .EMIOENET0TXREOP(emio_enet0_tx_r_eop),
        .EMIOENET0TXRERR(emio_enet0_tx_r_err),
        .EMIOENET0TXRFLUSHED(emio_enet0_tx_r_flushed),
        .EMIOENET0TXRSOP(emio_enet0_tx_r_sop),
        .EMIOENET0TXRUNDERFLOW(emio_enet0_tx_r_underflow),
        .EMIOENET0TXRVALID(emio_enet0_tx_r_valid),
        .EMIOENET1DMATXSTATUSTOG(emio_enet1_dma_tx_status_tog),
        .EMIOENET1EXTINTIN(emio_enet1_ext_int_in),
        .EMIOENET1GMIICOL(emio_enet1_gmii_col),
        .EMIOENET1GMIICRS(emio_enet1_gmii_crs),
        .EMIOENET1GMIIRXCLK(emio_enet1_gmii_rx_clk),
        .EMIOENET1GMIIRXD(emio_enet1_gmii_rxd),
        .EMIOENET1GMIIRXDV(emio_enet1_gmii_rx_dv),
        .EMIOENET1GMIIRXER(emio_enet1_gmii_rx_er),
        .EMIOENET1GMIITXCLK(emio_enet1_gmii_tx_clk),
        .EMIOENET1MDIOI(emio_enet1_mdio_i),
        .EMIOENET1RXWOVERFLOW(emio_enet1_rx_w_overflow),
        .EMIOENET1TXRCONTROL(emio_enet1_tx_r_control),
        .EMIOENET1TXRDATA(emio_enet1_tx_r_data),
        .EMIOENET1TXRDATARDY(emio_enet1_tx_r_data_rdy),
        .EMIOENET1TXREOP(emio_enet1_tx_r_eop),
        .EMIOENET1TXRERR(emio_enet1_tx_r_err),
        .EMIOENET1TXRFLUSHED(emio_enet1_tx_r_flushed),
        .EMIOENET1TXRSOP(emio_enet1_tx_r_sop),
        .EMIOENET1TXRUNDERFLOW(emio_enet1_tx_r_underflow),
        .EMIOENET1TXRVALID(emio_enet1_tx_r_valid),
        .EMIOENETTSUCLK(emio_enet_tsu_clk),
        .EMIOGEM0TSUINCCTRL(emio_gem0_tsu_inc_ctrl),
        .EMIOGEM1TSUINCCTRL(emio_gem1_tsu_inc_ctrl),
        .EMIOHUBPORTOVERCRNTUSB20(emio_hub_port_overcrnt_usb20),
        //.EMIOHUBPORTOVERCRNTUSB21(emio_hub_port_overcrnt_usb21),
        //.EMIOHUBPORTOVERCRNTUSB30(emio_hub_port_overcrnt_usb30),
        //.EMIOHUBPORTOVERCRNTUSB31(emio_hub_port_overcrnt_usb31),
        .EMIOI2C0SCLI(emio_i2c0_scl_i),
        .EMIOI2C0SDAI(emio_i2c0_sda_i),
        .EMIOI2C1SCLI(emio_i2c1_scl_i),
        .EMIOI2C1SDAI(emio_i2c1_sda_i),
        .EMIOSPI0MI(emio_spi0_m_i),
        .EMIOSPI0SCLKI(emio_spi0_sclk_i),
        .EMIOSPI0SI(emio_spi0_s_i),
        .EMIOSPI0SSIN(emio_spi0_ss_i_n),
        .EMIOSPI1MI(emio_spi1_m_i),
        .EMIOSPI1SCLKI(emio_spi1_sclk_i),
        .EMIOSPI1SI(emio_spi1_s_i),
        .EMIOSPI1SSIN(emio_spi1_ss_i_n),
        .EMIOTTC0CLKI(emio_ttc0_clk_i),
        .EMIOTTC1CLKI(emio_ttc1_clk_i),
        .EMIOTTC2CLKI(emio_ttc2_clk_i),
        .EMIOTTC3CLKI(emio_ttc3_clk_i),
        //.EMIOUART0CTSN(emio_uart0_ctsn),
        //.EMIOUART0DCDN(emio_uart0_dcdn),
        //.EMIOUART0DSRN(emio_uart0_dsrn),
        //.EMIOUART0RIN(emio_uart0_rin),
        //.EMIOUART0RX(emio_uart0_rx),
        //.EMIOUART1CTSN(emio_uart1_ctsn),
        //.EMIOUART1DCDN(emio_uart1_dcdn),
        //.EMIOUART1DSRN(emio_uart1_dsrn),
        //.EMIOUART1RIN(emio_uart1_rin),
        //.EMIOUART1RX(emio_uart1_rx),
        //.EMIOUART2CTSN(emio_uart2_ctsn),
        //.EMIOUART2DCDN(emio_uart2_dcdn),
        //.EMIOUART2DSRN(emio_uart2_dsrn),
        //.EMIOUART2RIN(emio_uart2_rin),
        //.EMIOUART2RX(emio_uart2_rx),
        //.EMIOWDT0CLKI(emio_wdt0_clk_i),
        //.EMIOWDT1CLKI(emio_wdt1_clk_i),
        //.FMIOGEM0FIFORXCLKFROMPL(fmiogem0fiforxclkfrompl),
        //.FMIOGEM0FIFOTXCLKFROMPL(fmiogem0fifotxclkfrompl),
        //.FMIOGEM0SIGNALDETECT(fmiogem0signaldetect),
        //.FMIOGEM1FIFORXCLKFROMPL(fmiogem1fiforxclkfrompl),
        //.FMIOGEM1FIFOTXCLKFROMPL(fmiogem1fifotxclkfrompl),
        //.FMIOGEM1SIGNALDETECT(fmiogem1signaldetect),
        //.FMIOGEMTSUCLKFROMPL(fmiogemtsuclkfrompl),
        //.FMIOGPIOIN(fmio_gpio_in),
        //.FMIOI2CSCLIN(fmioi2csclin),
        //.FMIOI2CSDAIN(fmioi2csdain),
        //.FMIOSD0DLLTESTIN(fmiosd0dlltestin),
        //.FMIOSD0SDIFCDNIN(fmiosd0sdifcdnin),
        //.FMIOSD0SDIFCMDIN(fmiosd0sdifcmdin),
        //.FMIOSD0SDIFDATIN(fmiosd0sdifdatin),
        //.FMIOSD0SDIFWPIN(fmiosd0sdifwpin),
        //.FMIOSD1DLLTESTIN(fmiosd1dlltestin),
        //.FMIOSD1SDIFCDNIN(fmiosd1sdifcdnin),
        //.FMIOSD1SDIFCMDIN(fmiosd1sdifcmdin),
        //.FMIOSD1SDIFDATIN(fmiosd1sdifdatin),
        //.FMIOSD1SDIFWPIN(fmiosd1sdifwpin),
        //.FMIOSDIO0RXCLKIN(fmiosdio0rxclkin),
        //.FMIOSDIO1RXCLKIN(fmiosdio1rxclkin),
        .FTMGPI(ftm_gpi),
        .IFNOCPSCCIAXI0ARADDR(if_noc_ps_cci_axi0_araddr),
        .IFNOCPSCCIAXI0ARBURST(if_noc_ps_cci_axi0_arburst),
        .IFNOCPSCCIAXI0ARCACHE(if_noc_ps_cci_axi0_arcache),
        .IFNOCPSCCIAXI0ARID(if_noc_ps_cci_axi0_arid),
        .IFNOCPSCCIAXI0ARLEN(if_noc_ps_cci_axi0_arlen),
        .IFNOCPSCCIAXI0ARLOCK(if_noc_ps_cci_axi0_arlock),
        .IFNOCPSCCIAXI0ARPROT(if_noc_ps_cci_axi0_arprot),
        .IFNOCPSCCIAXI0ARQOS(if_noc_ps_cci_axi0_arqos),
        .IFNOCPSCCIAXI0ARREGION(if_noc_ps_cci_axi0_arregion),
        .IFNOCPSCCIAXI0ARSIZE(if_noc_ps_cci_axi0_arsize),
        .IFNOCPSCCIAXI0ARUSER(if_noc_ps_cci_axi0_aruser),
        .IFNOCPSCCIAXI0ARVALID(if_noc_ps_cci_axi0_arvalid),
        .IFNOCPSCCIAXI0AWADDR(if_noc_ps_cci_axi0_awaddr),
        .IFNOCPSCCIAXI0AWBURST(if_noc_ps_cci_axi0_awburst),
        .IFNOCPSCCIAXI0AWCACHE(if_noc_ps_cci_axi0_awcache),
        .IFNOCPSCCIAXI0AWID(if_noc_ps_cci_axi0_awid),
        .IFNOCPSCCIAXI0AWLEN(if_noc_ps_cci_axi0_awlen),
        .IFNOCPSCCIAXI0AWLOCK(if_noc_ps_cci_axi0_awlock),
        .IFNOCPSCCIAXI0AWPROT(if_noc_ps_cci_axi0_awprot),
        .IFNOCPSCCIAXI0AWQOS(if_noc_ps_cci_axi0_awqos),
        .IFNOCPSCCIAXI0AWREGION(if_noc_ps_cci_axi0_awregion),
        .IFNOCPSCCIAXI0AWSIZE(if_noc_ps_cci_axi0_awsize),
        .IFNOCPSCCIAXI0AWUSER(if_noc_ps_cci_axi0_awuser),
        .IFNOCPSCCIAXI0AWVALID(if_noc_ps_cci_axi0_awvalid),
        .IFNOCPSCCIAXI0BREADY(if_noc_ps_cci_axi0_bready),
        .IFNOCPSCCIAXI0RREADY(if_noc_ps_cci_axi0_rready),
        .IFNOCPSCCIAXI0WDATA(if_noc_ps_cci_axi0_wdata),
        .IFNOCPSCCIAXI0WID(if_noc_ps_cci_axi0_wid),
        .IFNOCPSCCIAXI0WLAST(if_noc_ps_cci_axi0_wlast),
        .IFNOCPSCCIAXI0WSTRB(if_noc_ps_cci_axi0_wstrb),
        .IFNOCPSCCIAXI0WUSER(if_noc_ps_cci_axi0_wuser),
        .IFNOCPSCCIAXI0WVALID(if_noc_ps_cci_axi0_wvalid),
        .IFNOCPSCCIAXI1ARADDR(if_noc_ps_cci_axi1_araddr),
        .IFNOCPSCCIAXI1ARBURST(if_noc_ps_cci_axi1_arburst),
        .IFNOCPSCCIAXI1ARCACHE(if_noc_ps_cci_axi1_arcache),
        .IFNOCPSCCIAXI1ARID(if_noc_ps_cci_axi1_arid),
        .IFNOCPSCCIAXI1ARLEN(if_noc_ps_cci_axi1_arlen),
        .IFNOCPSCCIAXI1ARLOCK(if_noc_ps_cci_axi1_arlock),
        .IFNOCPSCCIAXI1ARPROT(if_noc_ps_cci_axi1_arprot),
        .IFNOCPSCCIAXI1ARQOS(if_noc_ps_cci_axi1_arqos),
        .IFNOCPSCCIAXI1ARREGION(if_noc_ps_cci_axi1_arregion),
        .IFNOCPSCCIAXI1ARSIZE(if_noc_ps_cci_axi1_arsize),
        .IFNOCPSCCIAXI1ARUSER(if_noc_ps_cci_axi1_aruser),
        .IFNOCPSCCIAXI1ARVALID(if_noc_ps_cci_axi1_arvalid),
        .IFNOCPSCCIAXI1AWADDR(if_noc_ps_cci_axi1_awaddr),
        .IFNOCPSCCIAXI1AWBURST(if_noc_ps_cci_axi1_awburst),
        .IFNOCPSCCIAXI1AWCACHE(if_noc_ps_cci_axi1_awcache),
        .IFNOCPSCCIAXI1AWID(if_noc_ps_cci_axi1_awid),
        .IFNOCPSCCIAXI1AWLEN(if_noc_ps_cci_axi1_awlen),
        .IFNOCPSCCIAXI1AWLOCK(if_noc_ps_cci_axi1_awlock),
        .IFNOCPSCCIAXI1AWPROT(if_noc_ps_cci_axi1_awprot),
        .IFNOCPSCCIAXI1AWQOS(if_noc_ps_cci_axi1_awqos),
        .IFNOCPSCCIAXI1AWREGION(if_noc_ps_cci_axi1_awregion),
        .IFNOCPSCCIAXI1AWSIZE(if_noc_ps_cci_axi1_awsize),
        .IFNOCPSCCIAXI1AWUSER(if_noc_ps_cci_axi1_awuser),
        .IFNOCPSCCIAXI1AWVALID(if_noc_ps_cci_axi1_awvalid),
        .IFNOCPSCCIAXI1BREADY(if_noc_ps_cci_axi1_bready),
        .IFNOCPSCCIAXI1RREADY(if_noc_ps_cci_axi1_rready),
        .IFNOCPSCCIAXI1WDATA(if_noc_ps_cci_axi1_wdata),
        .IFNOCPSCCIAXI1WID(if_noc_ps_cci_axi1_wid),
        .IFNOCPSCCIAXI1WLAST(if_noc_ps_cci_axi1_wlast),
        .IFNOCPSCCIAXI1WSTRB(if_noc_ps_cci_axi1_wstrb),
        .IFNOCPSCCIAXI1WUSER(if_noc_ps_cci_axi1_wuser),
        .IFNOCPSCCIAXI1WVALID(if_noc_ps_cci_axi1_wvalid),
        .IFNOCPSNCIAXI0ARADDR(if_noc_ps_nci_axi0_araddr),
        .IFNOCPSNCIAXI0ARBURST(if_noc_ps_nci_axi0_arburst),
        .IFNOCPSNCIAXI0ARCACHE(if_noc_ps_nci_axi0_arcache),
        .IFNOCPSNCIAXI0ARID(if_noc_ps_nci_axi0_arid),
        .IFNOCPSNCIAXI0ARLEN(if_noc_ps_nci_axi0_arlen),
        .IFNOCPSNCIAXI0ARLOCK(if_noc_ps_nci_axi0_arlock),
        .IFNOCPSNCIAXI0ARPROT(if_noc_ps_nci_axi0_arprot),
        .IFNOCPSNCIAXI0ARQOS(if_noc_ps_nci_axi0_arqos),
        .IFNOCPSNCIAXI0ARREGION(if_noc_ps_nci_axi0_arregion),
        .IFNOCPSNCIAXI0ARSIZE(if_noc_ps_nci_axi0_arsize),
        .IFNOCPSNCIAXI0ARUSER(if_noc_ps_nci_axi0_aruser),
        .IFNOCPSNCIAXI0ARVALID(if_noc_ps_nci_axi0_arvalid),
        .IFNOCPSNCIAXI0AWADDR(if_noc_ps_nci_axi0_awaddr),
        .IFNOCPSNCIAXI0AWBURST(if_noc_ps_nci_axi0_awburst),
        .IFNOCPSNCIAXI0AWCACHE(if_noc_ps_nci_axi0_awcache),
        .IFNOCPSNCIAXI0AWID(if_noc_ps_nci_axi0_awid),
        .IFNOCPSNCIAXI0AWLEN(if_noc_ps_nci_axi0_awlen),
        .IFNOCPSNCIAXI0AWLOCK(if_noc_ps_nci_axi0_awlock),
        .IFNOCPSNCIAXI0AWPROT(if_noc_ps_nci_axi0_awprot),
        .IFNOCPSNCIAXI0AWQOS(if_noc_ps_nci_axi0_awqos),
        .IFNOCPSNCIAXI0AWREGION(if_noc_ps_nci_axi0_awregion),
        .IFNOCPSNCIAXI0AWSIZE(if_noc_ps_nci_axi0_awsize),
        .IFNOCPSNCIAXI0AWUSER(if_noc_ps_nci_axi0_awuser),
        .IFNOCPSNCIAXI0AWVALID(if_noc_ps_nci_axi0_awvalid),
        .IFNOCPSNCIAXI0BREADY(if_noc_ps_nci_axi0_bready),
        .IFNOCPSNCIAXI0RREADY(if_noc_ps_nci_axi0_rready),
        .IFNOCPSNCIAXI0WDATA(if_noc_ps_nci_axi0_wdata),
        .IFNOCPSNCIAXI0WID(if_noc_ps_nci_axi0_wid),
        .IFNOCPSNCIAXI0WLAST(if_noc_ps_nci_axi0_wlast),
        .IFNOCPSNCIAXI0WSTRB(if_noc_ps_nci_axi0_wstrb),
        .IFNOCPSNCIAXI0WUSER(if_noc_ps_nci_axi0_wuser),
        .IFNOCPSNCIAXI0WVALID(if_noc_ps_nci_axi0_wvalid),
        .IFNOCPSNCIAXI1ARADDR(if_noc_ps_nci_axi1_araddr),
        .IFNOCPSNCIAXI1ARBURST(if_noc_ps_nci_axi1_arburst),
        .IFNOCPSNCIAXI1ARCACHE(if_noc_ps_nci_axi1_arcache),
        .IFNOCPSNCIAXI1ARID(if_noc_ps_nci_axi1_arid),
        .IFNOCPSNCIAXI1ARLEN(if_noc_ps_nci_axi1_arlen),
        .IFNOCPSNCIAXI1ARLOCK(if_noc_ps_nci_axi1_arlock),
        .IFNOCPSNCIAXI1ARPROT(if_noc_ps_nci_axi1_arprot),
        .IFNOCPSNCIAXI1ARQOS(if_noc_ps_nci_axi1_arqos),
        .IFNOCPSNCIAXI1ARREGION(if_noc_ps_nci_axi1_arregion),
        .IFNOCPSNCIAXI1ARSIZE(if_noc_ps_nci_axi1_arsize),
        .IFNOCPSNCIAXI1ARUSER(if_noc_ps_nci_axi1_aruser),
        .IFNOCPSNCIAXI1ARVALID(if_noc_ps_nci_axi1_arvalid),
        .IFNOCPSNCIAXI1AWADDR(if_noc_ps_nci_axi1_awaddr),
        .IFNOCPSNCIAXI1AWBURST(if_noc_ps_nci_axi1_awburst),
        .IFNOCPSNCIAXI1AWCACHE(if_noc_ps_nci_axi1_awcache),
        .IFNOCPSNCIAXI1AWID(if_noc_ps_nci_axi1_awid),
        .IFNOCPSNCIAXI1AWLEN(if_noc_ps_nci_axi1_awlen),
        .IFNOCPSNCIAXI1AWLOCK(if_noc_ps_nci_axi1_awlock),
        .IFNOCPSNCIAXI1AWPROT(if_noc_ps_nci_axi1_awprot),
        .IFNOCPSNCIAXI1AWQOS(if_noc_ps_nci_axi1_awqos),
        .IFNOCPSNCIAXI1AWREGION(if_noc_ps_nci_axi1_awregion),
        .IFNOCPSNCIAXI1AWSIZE(if_noc_ps_nci_axi1_awsize),
        .IFNOCPSNCIAXI1AWUSER(if_noc_ps_nci_axi1_awuser),
        .IFNOCPSNCIAXI1AWVALID(if_noc_ps_nci_axi1_awvalid),
        .IFNOCPSNCIAXI1BREADY(if_noc_ps_nci_axi1_bready),
        .IFNOCPSNCIAXI1RREADY(if_noc_ps_nci_axi1_rready),
        .IFNOCPSNCIAXI1WDATA(if_noc_ps_nci_axi1_wdata),
        .IFNOCPSNCIAXI1WID(if_noc_ps_nci_axi1_wid),
        .IFNOCPSNCIAXI1WLAST(if_noc_ps_nci_axi1_wlast),
        .IFNOCPSNCIAXI1WSTRB(if_noc_ps_nci_axi1_wstrb),
        .IFNOCPSNCIAXI1WUSER(if_noc_ps_nci_axi1_wuser),
        .IFNOCPSNCIAXI1WVALID(if_noc_ps_nci_axi1_wvalid),
        .IFNOCPSPCIAXI0ARADDR(if_noc_ps_pci_axi0_araddr),
        .IFNOCPSPCIAXI0ARBURST(if_noc_ps_pci_axi0_arburst),
        .IFNOCPSPCIAXI0ARCACHE(if_noc_ps_pci_axi0_arcache),
        .IFNOCPSPCIAXI0ARID(if_noc_ps_pci_axi0_arid),
        .IFNOCPSPCIAXI0ARLEN(if_noc_ps_pci_axi0_arlen),
        .IFNOCPSPCIAXI0ARLOCK(if_noc_ps_pci_axi0_arlock),
        .IFNOCPSPCIAXI0ARPROT(if_noc_ps_pci_axi0_arprot),
        .IFNOCPSPCIAXI0ARQOS(if_noc_ps_pci_axi0_arqos),
        .IFNOCPSPCIAXI0ARREGION(if_noc_ps_pci_axi0_arregion),
        .IFNOCPSPCIAXI0ARSIZE(if_noc_ps_pci_axi0_arsize),
        .IFNOCPSPCIAXI0ARUSER(if_noc_ps_pci_axi0_aruser),
        .IFNOCPSPCIAXI0ARVALID(if_noc_ps_pci_axi0_arvalid),
        .IFNOCPSPCIAXI0AWADDR(if_noc_ps_pci_axi0_awaddr),
        .IFNOCPSPCIAXI0AWBURST(if_noc_ps_pci_axi0_awburst),
        .IFNOCPSPCIAXI0AWCACHE(if_noc_ps_pci_axi0_awcache),
        .IFNOCPSPCIAXI0AWID(if_noc_ps_pci_axi0_awid),
        .IFNOCPSPCIAXI0AWLEN(if_noc_ps_pci_axi0_awlen),
        .IFNOCPSPCIAXI0AWLOCK(if_noc_ps_pci_axi0_awlock),
        .IFNOCPSPCIAXI0AWPROT(if_noc_ps_pci_axi0_awprot),
        .IFNOCPSPCIAXI0AWQOS(if_noc_ps_pci_axi0_awqos),
        .IFNOCPSPCIAXI0AWREGION(if_noc_ps_pci_axi0_awregion),
        .IFNOCPSPCIAXI0AWSIZE(if_noc_ps_pci_axi0_awsize),
        .IFNOCPSPCIAXI0AWUSER(if_noc_ps_pci_axi0_awuser),
        .IFNOCPSPCIAXI0AWVALID(if_noc_ps_pci_axi0_awvalid),
        .IFNOCPSPCIAXI0BREADY(if_noc_ps_pci_axi0_bready),
        .IFNOCPSPCIAXI0RREADY(if_noc_ps_pci_axi0_rready),
        .IFNOCPSPCIAXI0WDATA(if_noc_ps_pci_axi0_wdata),
        .IFNOCPSPCIAXI0WID(if_noc_ps_pci_axi0_wid),
        .IFNOCPSPCIAXI0WLAST(if_noc_ps_pci_axi0_wlast),
        .IFNOCPSPCIAXI0WSTRB(if_noc_ps_pci_axi0_wstrb),
        .IFNOCPSPCIAXI0WUSER(if_noc_ps_pci_axi0_wuser),
        .IFNOCPSPCIAXI0WVALID(if_noc_ps_pci_axi0_wvalid),
        .IFPSNOCCCIAXI0ARREADY(if_ps_noc_cci_axi0_arready),
        .IFPSNOCCCIAXI0AWREADY(if_ps_noc_cci_axi0_awready),
        .IFPSNOCCCIAXI0BID(if_ps_noc_cci_axi0_bid),
        .IFPSNOCCCIAXI0BRESP(if_ps_noc_cci_axi0_bresp),
        .IFPSNOCCCIAXI0BUSER(if_ps_noc_cci_axi0_buser),
        .IFPSNOCCCIAXI0BVALID(if_ps_noc_cci_axi0_bvalid),
        .IFPSNOCCCIAXI0RDATA(if_ps_noc_cci_axi0_rdata),
        .IFPSNOCCCIAXI0RID(if_ps_noc_cci_axi0_rid),
        .IFPSNOCCCIAXI0RLAST(if_ps_noc_cci_axi0_rlast),
        .IFPSNOCCCIAXI0RRESP(if_ps_noc_cci_axi0_rresp),
        .IFPSNOCCCIAXI0RUSER(if_ps_noc_cci_axi0_ruser),
        .IFPSNOCCCIAXI0RVALID(if_ps_noc_cci_axi0_rvalid),
        .IFPSNOCCCIAXI0WREADY(if_ps_noc_cci_axi0_wready),
        .IFPSNOCCCIAXI1ARREADY(if_ps_noc_cci_axi1_arready),
        .IFPSNOCCCIAXI1AWREADY(if_ps_noc_cci_axi1_awready),
        .IFPSNOCCCIAXI1BID(if_ps_noc_cci_axi1_bid),
        .IFPSNOCCCIAXI1BRESP(if_ps_noc_cci_axi1_bresp),
        .IFPSNOCCCIAXI1BUSER(if_ps_noc_cci_axi1_buser),
        .IFPSNOCCCIAXI1BVALID(if_ps_noc_cci_axi1_bvalid),
        .IFPSNOCCCIAXI1RDATA(if_ps_noc_cci_axi1_rdata),
        .IFPSNOCCCIAXI1RID(if_ps_noc_cci_axi1_rid),
        .IFPSNOCCCIAXI1RLAST(if_ps_noc_cci_axi1_rlast),
        .IFPSNOCCCIAXI1RRESP(if_ps_noc_cci_axi1_rresp),
        .IFPSNOCCCIAXI1RUSER(if_ps_noc_cci_axi1_ruser),
        .IFPSNOCCCIAXI1RVALID(if_ps_noc_cci_axi1_rvalid),
        .IFPSNOCCCIAXI1WREADY(if_ps_noc_cci_axi1_wready),
        .IFPSNOCCCIAXI2ARREADY(if_ps_noc_cci_axi2_arready),
        .IFPSNOCCCIAXI2AWREADY(if_ps_noc_cci_axi2_awready),
        .IFPSNOCCCIAXI2BID(if_ps_noc_cci_axi2_bid),
        .IFPSNOCCCIAXI2BRESP(if_ps_noc_cci_axi2_bresp),
        .IFPSNOCCCIAXI2BUSER(if_ps_noc_cci_axi2_buser),
        .IFPSNOCCCIAXI2BVALID(if_ps_noc_cci_axi2_bvalid),
        .IFPSNOCCCIAXI2RDATA(if_ps_noc_cci_axi2_rdata),
        .IFPSNOCCCIAXI2RID(if_ps_noc_cci_axi2_rid),
        .IFPSNOCCCIAXI2RLAST(if_ps_noc_cci_axi2_rlast),
        .IFPSNOCCCIAXI2RRESP(if_ps_noc_cci_axi2_rresp),
        .IFPSNOCCCIAXI2RUSER(if_ps_noc_cci_axi2_ruser),
        .IFPSNOCCCIAXI2RVALID(if_ps_noc_cci_axi2_rvalid),
        .IFPSNOCCCIAXI2WREADY(if_ps_noc_cci_axi2_wready),
        .IFPSNOCCCIAXI3ARREADY(if_ps_noc_cci_axi3_arready),
        .IFPSNOCCCIAXI3AWREADY(if_ps_noc_cci_axi3_awready),
        .IFPSNOCCCIAXI3BID(if_ps_noc_cci_axi3_bid),
        .IFPSNOCCCIAXI3BRESP(if_ps_noc_cci_axi3_bresp),
        .IFPSNOCCCIAXI3BUSER(if_ps_noc_cci_axi3_buser),
        .IFPSNOCCCIAXI3BVALID(if_ps_noc_cci_axi3_bvalid),
        .IFPSNOCCCIAXI3RDATA(if_ps_noc_cci_axi3_rdata),
        .IFPSNOCCCIAXI3RID(if_ps_noc_cci_axi3_rid),
        .IFPSNOCCCIAXI3RLAST(if_ps_noc_cci_axi3_rlast),
        .IFPSNOCCCIAXI3RRESP(if_ps_noc_cci_axi3_rresp),
        .IFPSNOCCCIAXI3RUSER(if_ps_noc_cci_axi3_ruser),
        .IFPSNOCCCIAXI3RVALID(if_ps_noc_cci_axi3_rvalid),
        .IFPSNOCCCIAXI3WREADY(if_ps_noc_cci_axi3_wready),
        .IFPSNOCNCIAXI0ARREADY(if_ps_noc_nci_axi0_arready),
        .IFPSNOCNCIAXI0AWREADY(if_ps_noc_nci_axi0_awready),
        .IFPSNOCNCIAXI0BID(if_ps_noc_nci_axi0_bid),
        .IFPSNOCNCIAXI0BRESP(if_ps_noc_nci_axi0_bresp),
        .IFPSNOCNCIAXI0BUSER(if_ps_noc_nci_axi0_buser),
        .IFPSNOCNCIAXI0BVALID(if_ps_noc_nci_axi0_bvalid),
        .IFPSNOCNCIAXI0RDATA(if_ps_noc_nci_axi0_rdata),
        .IFPSNOCNCIAXI0RID(if_ps_noc_nci_axi0_rid),
        .IFPSNOCNCIAXI0RLAST(if_ps_noc_nci_axi0_rlast),
        .IFPSNOCNCIAXI0RRESP(if_ps_noc_nci_axi0_rresp),
        .IFPSNOCNCIAXI0RUSER(if_ps_noc_nci_axi0_ruser),
        .IFPSNOCNCIAXI0RVALID(if_ps_noc_nci_axi0_rvalid),
        .IFPSNOCNCIAXI0WREADY(if_ps_noc_nci_axi0_wready),
        .IFPSNOCNCIAXI1ARREADY(if_ps_noc_nci_axi1_arready),
        .IFPSNOCNCIAXI1AWREADY(if_ps_noc_nci_axi1_awready),
        .IFPSNOCNCIAXI1BID(if_ps_noc_nci_axi1_bid),
        .IFPSNOCNCIAXI1BRESP(if_ps_noc_nci_axi1_bresp),
        .IFPSNOCNCIAXI1BUSER(if_ps_noc_nci_axi1_buser),
        .IFPSNOCNCIAXI1BVALID(if_ps_noc_nci_axi1_bvalid),
        .IFPSNOCNCIAXI1RDATA(if_ps_noc_nci_axi1_rdata),
        .IFPSNOCNCIAXI1RID(if_ps_noc_nci_axi1_rid),
        .IFPSNOCNCIAXI1RLAST(if_ps_noc_nci_axi1_rlast),
        .IFPSNOCNCIAXI1RRESP(if_ps_noc_nci_axi1_rresp),
        .IFPSNOCNCIAXI1RUSER(if_ps_noc_nci_axi1_ruser),
        .IFPSNOCNCIAXI1RVALID(if_ps_noc_nci_axi1_rvalid),
        .IFPSNOCNCIAXI1WREADY(if_ps_noc_nci_axi1_wready),
        .IFPSNOCPCIAXI0ARREADY(if_ps_noc_pci_axi0_arready),
        .IFPSNOCPCIAXI0AWREADY(if_ps_noc_pci_axi0_awready),
        .IFPSNOCPCIAXI0BID(if_ps_noc_pci_axi0_bid),
        .IFPSNOCPCIAXI0BRESP(if_ps_noc_pci_axi0_bresp),
        .IFPSNOCPCIAXI0BUSER(if_ps_noc_pci_axi0_buser),
        .IFPSNOCPCIAXI0BVALID(if_ps_noc_pci_axi0_bvalid),
        .IFPSNOCPCIAXI0RDATA(if_ps_noc_pci_axi0_rdata),
        .IFPSNOCPCIAXI0RID(if_ps_noc_pci_axi0_rid),
        .IFPSNOCPCIAXI0RLAST(if_ps_noc_pci_axi0_rlast),
        .IFPSNOCPCIAXI0RRESP(if_ps_noc_pci_axi0_rresp),
        .IFPSNOCPCIAXI0RUSER(if_ps_noc_pci_axi0_ruser),
        .IFPSNOCPCIAXI0RVALID(if_ps_noc_pci_axi0_rvalid),
        .IFPSNOCPCIAXI0WREADY(if_ps_noc_pci_axi0_wready),
        .IFPSNOCPCIAXI1ARREADY(if_ps_noc_pci_axi1_arready),
        .IFPSNOCPCIAXI1AWREADY(if_ps_noc_pci_axi1_awready),
        .IFPSNOCPCIAXI1BID(if_ps_noc_pci_axi1_bid),
        .IFPSNOCPCIAXI1BRESP(if_ps_noc_pci_axi1_bresp),
        .IFPSNOCPCIAXI1BUSER(if_ps_noc_pci_axi1_buser),
        .IFPSNOCPCIAXI1BVALID(if_ps_noc_pci_axi1_bvalid),
        .IFPSNOCPCIAXI1RDATA(if_ps_noc_pci_axi1_rdata),
        .IFPSNOCPCIAXI1RID(if_ps_noc_pci_axi1_rid),
        .IFPSNOCPCIAXI1RLAST(if_ps_noc_pci_axi1_rlast),
        .IFPSNOCPCIAXI1RRESP(if_ps_noc_pci_axi1_rresp),
        .IFPSNOCPCIAXI1RUSER(if_ps_noc_pci_axi1_ruser),
        .IFPSNOCPCIAXI1RVALID(if_ps_noc_pci_axi1_rvalid),
        .IFPSNOCPCIAXI1WREADY(if_ps_noc_pci_axi1_wready),
        .IFPSNOCRPUAXI0ARREADY(if_ps_noc_rpu_axi0_arready),
        .IFPSNOCRPUAXI0AWREADY(if_ps_noc_rpu_axi0_awready),
        .IFPSNOCRPUAXI0BID(if_ps_noc_rpu_axi0_bid),
        .IFPSNOCRPUAXI0BRESP(if_ps_noc_rpu_axi0_bresp),
        .IFPSNOCRPUAXI0BUSER(if_ps_noc_rpu_axi0_buser),
        .IFPSNOCRPUAXI0BVALID(if_ps_noc_rpu_axi0_bvalid),
        .IFPSNOCRPUAXI0RDATA(if_ps_noc_rpu_axi0_rdata),
        .IFPSNOCRPUAXI0RID(if_ps_noc_rpu_axi0_rid),
        .IFPSNOCRPUAXI0RLAST(if_ps_noc_rpu_axi0_rlast),
        .IFPSNOCRPUAXI0RRESP(if_ps_noc_rpu_axi0_rresp),
        .IFPSNOCRPUAXI0RUSER(if_ps_noc_rpu_axi0_ruser),
        .IFPSNOCRPUAXI0RVALID(if_ps_noc_rpu_axi0_rvalid),
        .IFPSNOCRPUAXI0WREADY(if_ps_noc_rpu_axi0_wready),
        .MAXIGP0ACLK(m_axi_gp0_aclk),
        .MAXIGP0ARREADY(m_axi_gp0_arready),
        .MAXIGP0AWREADY(m_axi_gp0_awready),
        .MAXIGP0BID(m_axi_gp0_bid),
        .MAXIGP0BRESP(m_axi_gp0_bresp),
        .MAXIGP0BVALID(m_axi_gp0_bvalid),
        .MAXIGP0RDATA(m_axi_gp0_rdata),
        .MAXIGP0RID(m_axi_gp0_rid),
        .MAXIGP0RLAST(m_axi_gp0_rlast),
        .MAXIGP0RRESP(m_axi_gp0_rresp),
        .MAXIGP0RVALID(m_axi_gp0_rvalid),
        .MAXIGP0WREADY(m_axi_gp0_wready),
        .MAXIGP2ACLK(m_axi_gp2_aclk),
        .MAXIGP2ARREADY(m_axi_gp2_arready),
        .MAXIGP2AWREADY(m_axi_gp2_awready),
        .MAXIGP2BID(m_axi_gp2_bid),
        .MAXIGP2BRESP(m_axi_gp2_bresp),
        .MAXIGP2BVALID(m_axi_gp2_bvalid),
        .MAXIGP2RDATA(m_axi_gp2_rdata),
        .MAXIGP2RID(m_axi_gp2_rid),
        .MAXIGP2RLAST(m_axi_gp2_rlast),
        .MAXIGP2RRESP(m_axi_gp2_rresp),
        .MAXIGP2RVALID(m_axi_gp2_rvalid),
        .MAXIGP2WREADY(m_axi_gp2_wready),
        .NFIQ0LPDRPU(nfiq0_lpd_rpu),
        .NFIQ1LPDRPU(nfiq1_lpd_rpu),
        .NIRQ0LPDRPU(nirq0_lpd_rpu),
        .NIRQ1LPDRPU(nirq1_lpd_rpu),
        .PL2ADMACVLD(pl_2_adma_cvld),
        .PL2ADMATACK(pl_2_adma_tack),
        .PLACECLK(s_ace_fpd_aclk),
        .PLCONFIGDONE(pl_config_done),
        //.PLFPGASTOP(pl_fpga_stop),
        //.PLLAUXREFCLKFPD(pll_aux_ref_clk_fpd),
        //.PLLAUXREFCLKLPD(pll_aux_ref_clk_lpd),
        .PLPMCAUXREFCLK(pl_pmc_aux_ref_clk),
        .PLPSAPUGICFIQ(pl_ps_apu_gic_fiq),
        .PLPSAPUGICIRQ(pl_ps_apu_gic_irq),
        .PLPSEVENTI(pl_ps_event_i),
        .PLPSIRQ0(pl_ps_irq0_i),
        .PLPSIRQ1(pl_ps_irq1_i),
        .PLPSSMMUARREADY(pl_pssmmu_arready),
        .PLPSSMMUAWREADY(pl_pssmmu_awready),
        .PLPSSMMUCOMPRDREADY(pl_pssmmu_comprdready),
        .PLPSSMMUCOMPWRREADY(pl_pssmmu_compwrready),
        .PSSMMUPLARADDR(pssmmu_pl_araddr),
        .PSSMMUPLARCACHE(pssmmu_pl_arcache),
        .PSSMMUPLARID(pssmmu_pl_arid),
        .PSSMMUPLARVALID(pssmmu_pl_arvalid),
        .PSSMMUPLAWADDR(pssmmu_pl_awaddr),
        .PSSMMUPLAWCACHE(pssmmu_pl_awcache),
        .PSSMMUPLAWID(pssmmu_pl_awid),
        .PSSMMUPLAWVALID(pssmmu_pl_awvalid),
        .PSSMMUPLBID(pssmmu_pl_bid),
        .PSSMMUPLBRESP(pssmmu_pl_bresp),
        .PSSMMUPLBVALID(pssmmu_pl_bvalid),
        .PSSMMUPLRERR(pssmmu_pl_rerr),
        .PSSMMUPLRID(pssmmu_pl_rid),
        .PSSMMUPLRNS(pssmmu_pl_rns),
        .PSSMMUPLRRESP(pssmmu_pl_rresp),
        .PSSMMUPLRVALID(pssmmu_pl_rvalid),
        .PSSMMUPLWERR(pssmmu_pl_werr),
        .PSSMMUPLWNS(pssmmu_pl_wns),
        .PLPSSMMUARADDR(pl_pssmmu_araddr),
        .PLPSSMMUARCACHE(pl_pssmmu_arcache),
        .PLPSSMMUARID(pl_pssmmu_arid),
        .PLPSSMMUARVALID(pl_pssmmu_arvalid),
        .PLPSSMMUAWADDR(pl_pssmmu_awaddr),
        .PLPSSMMUAWCACHE(pl_pssmmu_awcache),
        .PLPSSMMUAWID(pl_pssmmu_awid),
        .PLPSSMMUAWVALID(pl_pssmmu_awvalid),
        .PLPSSMMUCLOCK(pl_pssmmu_clock),
        .PLPSSMMUCOMPRDID(pl_pssmmu_comprdid),
        .PLPSSMMUCOMPRDVAL(pl_pssmmu_comprdval),
        .PLPSSMMUCOMPWRID(pl_pssmmu_compwrid),
        .PLPSSMMUCOMPWRVAL(pl_pssmmu_compwrval),
        .PLPSSMMURNS(pl_pssmmu_rns),
        .PLPSSMMURSMID(pl_pssmmu_rsmid),
        .PLPSSMMUWNS(pl_pssmmu_wns),
        .PLPSSMMUWSMID(pl_pssmmu_wsmid),
        .PSSMMUPLARREADY(pssmmu_pl_arready),
        .PSSMMUPLAWREADY(pssmmu_pl_awready),
        .PSSMMUPLBREADY(pssmmu_pl_bready),
        .PSSMMUPLRREADY(pssmmu_pl_rready),
        .PLPSTRACECLK(pl_ps_trace_clk),
        .PLPSTRIGACK ({pl_ps_trigack_3, pl_ps_trigack_2, pl_ps_trigack_1, pl_ps_trigack_0}),
        .PLPSTRIGGER ({pl_ps_trigger_3, pl_ps_trigger_2, pl_ps_trigger_1, pl_ps_trigger_0}),
        .PMUERRORFROMPL(pmu_error_from_pl),
        .RPUEVENTI0(rpu_event_i0),
        .RPUEVENTI1(rpu_event_i1),
        .SACEFPDACREADY(s_ace_fpd_acready),
        .SACEFPDARADDR(s_ace_fpd_araddr),
        .SACEFPDARBAR(s_ace_fpd_arbar),
        .SACEFPDARBURST(s_ace_fpd_arburst),
        .SACEFPDARCACHE(s_ace_fpd_arcache),
        .SACEFPDARDOMAIN(s_ace_fpd_ardomain),
        .SACEFPDARID(s_ace_fpd_arid),
        .SACEFPDARLEN(s_ace_fpd_arlen),
        .SACEFPDARLOCK(s_ace_fpd_arlock),
        .SACEFPDARPROT(s_ace_fpd_arprot),
        .SACEFPDARQOS(s_ace_fpd_arqos),
        .SACEFPDARREGION(s_ace_fpd_arregion),
        .SACEFPDARSIZE(s_ace_fpd_arsize),
        .SACEFPDARSNOOP(s_ace_fpd_arsnoop),
        .SACEFPDARUSER(s_ace_fpd_aruser),
        .SACEFPDARVALID(s_ace_fpd_arvalid),
        .SACEFPDAWADDR(s_ace_fpd_awaddr),
        .SACEFPDAWBAR(s_ace_fpd_awbar),
        .SACEFPDAWBURST(s_ace_fpd_awburst),
        .SACEFPDAWCACHE(s_ace_fpd_awcache),
        .SACEFPDAWDOMAIN(s_ace_fpd_awdomain),
        .SACEFPDAWID(s_ace_fpd_awid),
        .SACEFPDAWLEN(s_ace_fpd_awlen),
        .SACEFPDAWLOCK(s_ace_fpd_awlock),
        .SACEFPDAWPROT(s_ace_fpd_awprot),
        .SACEFPDAWQOS(s_ace_fpd_awqos),
        .SACEFPDAWREGION(s_ace_fpd_awregion),
        .SACEFPDAWSIZE(s_ace_fpd_awsize),
        .SACEFPDAWSNOOP(s_ace_fpd_awsnoop),
        .SACEFPDAWUSER(s_ace_fpd_awuser),
        .SACEFPDAWVALID(s_ace_fpd_awvalid),
        .SACEFPDBREADY(s_ace_fpd_bready),
        .SACEFPDCDDATA(s_ace_fpd_cddata),
        .SACEFPDCDLAST(s_ace_fpd_cdlast),
        .SACEFPDCDVALID(s_ace_fpd_cdvalid),
        .SACEFPDCRRESP(s_ace_fpd_crresp),
        .SACEFPDCRVALID(s_ace_fpd_crvalid),
        .SACEFPDRACK(s_ace_fpd_rack),
        .SACEFPDRREADY(s_ace_fpd_rready),
        .SACEFPDWACK(s_ace_fpd_wack),
        .SACEFPDWDATA(s_ace_fpd_wdata),
        .SACEFPDWLAST(s_ace_fpd_wlast),
        .SACEFPDWSTRB(s_ace_fpd_wstrb),
        .SACEFPDWUSER(s_ace_fpd_wuser),
        .SACEFPDWVALID(s_ace_fpd_wvalid),
        .SAXIACPACLK(s_axi_acp_aclk),
        .SAXIACPARADDR(s_axi_acp_araddr),
        //.SAXIACPARBURST(s_axi_acp_arburst),
        .SAXIACPARCACHE(s_axi_acp_arcache),
        .SAXIACPARID(s_axi_acp_arid),
        .SAXIACPARLEN(s_axi_acp_arlen),
        //.SAXIACPARLOCK(s_axi_acp_arlock),
        .SAXIACPARPROT(s_axi_acp_arprot),
        //.SAXIACPARQOS(s_axi_acp_arqos),
        //.SAXIACPARSIZE(s_axi_acp_arsize),
        .SAXIACPARUSER(s_axi_acp_aruser),
        .SAXIACPARVALID(s_axi_acp_arvalid),
        .SAXIACPAWADDR(s_axi_acp_awaddr),
        //.SAXIACPAWBURST(s_axi_acp_awburst),
        .SAXIACPAWCACHE(s_axi_acp_awcache),
        .SAXIACPAWID(s_axi_acp_awid),
        .SAXIACPAWLEN(s_axi_acp_awlen),
        //.SAXIACPAWLOCK(s_axi_acp_awlock),
        .SAXIACPAWPROT(s_axi_acp_awprot),
        //.SAXIACPAWQOS(s_axi_acp_awqos),
        //.SAXIACPAWSIZE(s_axi_acp_awsize),
        .SAXIACPAWUSER(s_axi_acp_awuser),
        .SAXIACPAWVALID(s_axi_acp_awvalid),
        .SAXIACPBREADY(s_axi_acp_bready),
        .SAXIACPRREADY(s_axi_acp_rready),
        .SAXIACPWDATA(s_axi_acp_wdata),
        .SAXIACPWLAST(s_axi_acp_wlast),
        .SAXIACPWSTRB(s_axi_acp_wstrb),
        .SAXIACPWVALID(s_axi_acp_wvalid),
        .SAXIGP0ARADDR(s_axi_gp0_araddr),
        .SAXIGP0ARBURST(s_axi_gp0_arburst),
        .SAXIGP0ARCACHE(s_axi_gp0_arcache),
        .SAXIGP0ARID(s_axi_gp0_arid),
        .SAXIGP0ARLEN(s_axi_gp0_arlen),
        .SAXIGP0ARLOCK(s_axi_gp0_arlock),
        .SAXIGP0ARPROT(s_axi_gp0_arprot),
        .SAXIGP0ARQOS(s_axi_gp0_arqos),
        .SAXIGP0ARSIZE(s_axi_gp0_arsize),
        .SAXIGP0ARUSER(s_axi_gp0_aruser),
        .SAXIGP0ARVALID(s_axi_gp0_arvalid),
        .SAXIGP0AWADDR(s_axi_gp0_awaddr),
        .SAXIGP0AWBURST(s_axi_gp0_awburst),
        .SAXIGP0AWCACHE(s_axi_gp0_awcache),
        .SAXIGP0AWID(s_axi_gp0_awid),
        .SAXIGP0AWLEN(s_axi_gp0_awlen),
        .SAXIGP0AWLOCK(s_axi_gp0_awlock),
        .SAXIGP0AWPROT(s_axi_gp0_awprot),
        .SAXIGP0AWQOS(s_axi_gp0_awqos),
        .SAXIGP0AWSIZE(s_axi_gp0_awsize),
        .SAXIGP0AWUSER(s_axi_gp0_awuser),
        .SAXIGP0AWVALID(s_axi_gp0_awvalid),
        .SAXIGP0BREADY(s_axi_gp0_bready),
        .SAXIGP0RCLK(s_axi_gp0_rclk_temp),
        .SAXIGP0RREADY(s_axi_gp0_rready),
        .SAXIGP0WCLK(s_axi_gp0_wclk_temp),
        .SAXIGP0WDATA(s_axi_gp0_wdata),
        .SAXIGP0WLAST(s_axi_gp0_wlast),
        .SAXIGP0WSTRB(s_axi_gp0_wstrb),
        .SAXIGP0WVALID(s_axi_gp0_wvalid),
        .SAXIGP2ARADDR(s_axi_gp2_araddr_t),
        .SAXIGP2ARBURST(s_axi_gp2_arburst_t),
        .SAXIGP2ARCACHE(s_axi_gp2_arcache_t),
        .SAXIGP2ARID(s_axi_gp2_arid_t),
        .SAXIGP2ARLEN(s_axi_gp2_arlen_t),
        .SAXIGP2ARLOCK(s_axi_gp2_arlock_t),
        .SAXIGP2ARPROT(s_axi_gp2_arprot_t),
        .SAXIGP2ARQOS(s_axi_gp2_arqos_t),
        .SAXIGP2ARSIZE(s_axi_gp2_arsize_t),
        .SAXIGP2ARUSER(s_axi_gp2_aruser_t),
        .SAXIGP2ARVALID(s_axi_gp2_arvalid_t),
        .SAXIGP2AWADDR(s_axi_gp2_awaddr_t),
        .SAXIGP2AWBURST(s_axi_gp2_awburst_t),
        .SAXIGP2AWCACHE(s_axi_gp2_awcache_t),
        .SAXIGP2AWID(s_axi_gp2_awid_t),
        .SAXIGP2AWLEN(s_axi_gp2_awlen_t),
        .SAXIGP2AWLOCK(s_axi_gp2_awlock_t),
        .SAXIGP2AWPROT(s_axi_gp2_awprot_t),
        .SAXIGP2AWQOS(s_axi_gp2_awqos_t),
        .SAXIGP2AWSIZE(s_axi_gp2_awsize_t),
        .SAXIGP2AWUSER(s_axi_gp2_awuser_t),
        .SAXIGP2AWVALID(s_axi_gp2_awvalid_t),
        .SAXIGP2BREADY(s_axi_gp2_bready_t),
        .SAXIGP2RCLK(s_axi_gp2_rclk_temp),
        .SAXIGP2RREADY(s_axi_gp2_rready_t),
        .SAXIGP2WCLK(s_axi_gp2_wclk_temp),
        .SAXIGP2WDATA(s_axi_gp2_wdata_t),
        .SAXIGP2WLAST(s_axi_gp2_wlast_t),
        .SAXIGP2WSTRB(s_axi_gp2_wstrb_t),
        .SAXIGP2WVALID(s_axi_gp2_wvalid_t),
        .SAXIGP4ARADDR(s_axi_gp4_araddr),
        .SAXIGP4ARBURST(s_axi_gp4_arburst),
        .SAXIGP4ARCACHE(s_axi_gp4_arcache),
        .SAXIGP4ARID(s_axi_gp4_arid),
        .SAXIGP4ARLEN(s_axi_gp4_arlen),
        .SAXIGP4ARLOCK(s_axi_gp4_arlock),
        .SAXIGP4ARPROT(s_axi_gp4_arprot),
        .SAXIGP4ARQOS(s_axi_gp4_arqos),
        .SAXIGP4ARSIZE(s_axi_gp4_arsize),
        .SAXIGP4ARUSER(s_axi_gp4_aruser),
        .SAXIGP4ARVALID(s_axi_gp4_arvalid),
        .SAXIGP4AWADDR(s_axi_gp4_awaddr),
        .SAXIGP4AWBURST(s_axi_gp4_awburst),
        .SAXIGP4AWCACHE(s_axi_gp4_awcache),
        .SAXIGP4AWID(s_axi_gp4_awid),
        .SAXIGP4AWLEN(s_axi_gp4_awlen),
        .SAXIGP4AWLOCK(s_axi_gp4_awlock),
        .SAXIGP4AWPROT(s_axi_gp4_awprot),
        .SAXIGP4AWQOS(s_axi_gp4_awqos),
        .SAXIGP4AWSIZE(s_axi_gp4_awsize),
        .SAXIGP4AWUSER(s_axi_gp4_awuser),
        .SAXIGP4AWVALID(s_axi_gp4_awvalid),
        .SAXIGP4BREADY(s_axi_gp4_bready),
        .SAXIGP4RCLK(s_axi_gp4_rclk_temp),
        .SAXIGP4RREADY(s_axi_gp4_rready),
        .SAXIGP4WCLK(s_axi_gp4_wclk_temp),
        .SAXIGP4WDATA(s_axi_gp4_wdata),
        .SAXIGP4WLAST(s_axi_gp4_wlast),
        .SAXIGP4WSTRB(s_axi_gp4_wstrb),
        .SAXIGP4WVALID(s_axi_gp4_wvalid),
        // BSCAN ports 
        .USRCAPTURE(usr_capture_i),
        .USRDRCK(usr_drck_i),
        .USRRESET(usr_reset_i),
        .USRRUNTEST(usr_runtest_i),
        .USRSEL(usr_sel_i),
        .USRSHIFT(usr_shift_i),
        .USRTCK(usr_tck_i),
        .USRTDI(usr_tdi_i ),
        .USRTMS(usr_tms_i),
        .USRUPDATE(usr_update_i ),
        .USRTDO(usr_tdo_i),
        //.SYSRST1N(pl_resetn1_i),
        //.SYSRST2N(pl_resetn2),
        //.SYSRST3N(pl_resetn3),
        .PLRST0N(pl_resetn0),
        .PLRST1N(pl_resetn1),
        .PLRST2N(pl_resetn2),
        .PLRST3N(pl_resetn3),
        //PMC_NOC ports below
        .IFPMCNOCAXI0ARADDR(if_pmc_noc_axi0_araddr),
        .IFPMCNOCAXI0ARBURST(if_pmc_noc_axi0_arburst),
        .IFPMCNOCAXI0ARCACHE(if_pmc_noc_axi0_arcache),
        .IFPMCNOCAXI0ARID(if_pmc_noc_axi0_arid),
        .IFPMCNOCAXI0ARLEN(if_pmc_noc_axi0_arlen),
        .IFPMCNOCAXI0ARLOCK(if_pmc_noc_axi0_arlock),
        .IFPMCNOCAXI0ARPROT(if_pmc_noc_axi0_arprot),
        .IFPMCNOCAXI0ARQOS(if_pmc_noc_axi0_arqos),
        .IFPMCNOCAXI0ARREGION(if_pmc_noc_axi0_arregion),
        .IFPMCNOCAXI0ARSIZE(if_pmc_noc_axi0_arsize),
        .IFPMCNOCAXI0ARUSER(if_pmc_noc_axi0_aruser),
        .IFPMCNOCAXI0ARVALID(if_pmc_noc_axi0_arvalid),
        .IFPMCNOCAXI0AWADDR(if_pmc_noc_axi0_awaddr),
        .IFPMCNOCAXI0AWBURST(if_pmc_noc_axi0_awburst),
        .IFPMCNOCAXI0AWCACHE(if_pmc_noc_axi0_awcache),
        .IFPMCNOCAXI0AWID(if_pmc_noc_axi0_awid),
        .IFPMCNOCAXI0AWLEN(if_pmc_noc_axi0_awlen),
        .IFPMCNOCAXI0AWLOCK(if_pmc_noc_axi0_awlock),
        .IFPMCNOCAXI0AWPROT(if_pmc_noc_axi0_awprot),
        .IFPMCNOCAXI0AWQOS(if_pmc_noc_axi0_awqos),
        .IFPMCNOCAXI0AWREGION(if_pmc_noc_axi0_awregion),
        .IFPMCNOCAXI0AWSIZE(if_pmc_noc_axi0_awsize),
        .IFPMCNOCAXI0AWUSER(if_pmc_noc_axi0_awuser),
        .IFPMCNOCAXI0AWVALID(if_pmc_noc_axi0_awvalid),
        .IFPMCNOCAXI0BREADY(if_pmc_noc_axi0_bready),
        .IFPMCNOCAXI0RREADY(if_pmc_noc_axi0_rready),
        .IFPMCNOCAXI0WDATA(if_pmc_noc_axi0_wdata),
        .IFPMCNOCAXI0WID(if_pmc_noc_axi0_wid),
        .IFPMCNOCAXI0WLAST(if_pmc_noc_axi0_wlast),
        .IFPMCNOCAXI0WSTRB(if_pmc_noc_axi0_wstrb),
        .IFPMCNOCAXI0WUSER(if_pmc_noc_axi0_wuser),
        .IFPMCNOCAXI0WVALID(if_pmc_noc_axi0_wvalid),
        .PSPMCNOCAXI0CLK(ps_pmc_noc_axi0_clk),
        .IFPMCNOCAXI0ARREADY(if_pmc_noc_axi0_arready),
        .IFPMCNOCAXI0AWREADY(if_pmc_noc_axi0_awready),
        .IFPMCNOCAXI0BID(if_pmc_noc_axi0_bid),
        .IFPMCNOCAXI0BRESP(if_pmc_noc_axi0_bresp),
        .IFPMCNOCAXI0BUSER(if_pmc_noc_axi0_buser),
        .IFPMCNOCAXI0BVALID(if_pmc_noc_axi0_bvalid),
        .IFPMCNOCAXI0RDATA(if_pmc_noc_axi0_rdata),
        .IFPMCNOCAXI0RID(if_pmc_noc_axi0_rid),
        .IFPMCNOCAXI0RLAST(if_pmc_noc_axi0_rlast),
        .IFPMCNOCAXI0RRESP(if_pmc_noc_axi0_rresp),
        .IFPMCNOCAXI0RUSER(if_pmc_noc_axi0_ruser),
        .IFPMCNOCAXI0RVALID(if_pmc_noc_axi0_rvalid),
        .IFPMCNOCAXI0WREADY(if_pmc_noc_axi0_wready),
        //PMC_NOC ports above
        //NOC_PMC ports below
        .IFNOCPMCAXI0ARREADY(if_noc_pmc_axi0_arready),
        .IFNOCPMCAXI0AWREADY(if_noc_pmc_axi0_awready),
        .IFNOCPMCAXI0BID(if_noc_pmc_axi0_bid),
        .IFNOCPMCAXI0BRESP(if_noc_pmc_axi0_bresp),
        .IFNOCPMCAXI0BUSER(if_noc_pmc_axi0_buser),
        .IFNOCPMCAXI0BVALID(if_noc_pmc_axi0_bvalid),
        .IFNOCPMCAXI0RDATA(if_noc_pmc_axi0_rdata),
        .IFNOCPMCAXI0RID(if_noc_pmc_axi0_rid),
        .IFNOCPMCAXI0RLAST(if_noc_pmc_axi0_rlast),
        .IFNOCPMCAXI0RRESP(if_noc_pmc_axi0_rresp),
        .IFNOCPMCAXI0RUSER(if_noc_pmc_axi0_ruser),
        .IFNOCPMCAXI0RVALID(if_noc_pmc_axi0_rvalid),
        .IFNOCPMCAXI0WREADY(if_noc_pmc_axi0_wready),
        .PSNOCPMCAXI0CLK(ps_noc_pmc_axi0_clk),
        .IFNOCPMCAXI0ARADDR(if_noc_pmc_axi0_araddr),
        .IFNOCPMCAXI0ARBURST(if_noc_pmc_axi0_arburst),
        .IFNOCPMCAXI0ARCACHE(if_noc_pmc_axi0_arcache),
        .IFNOCPMCAXI0ARID(if_noc_pmc_axi0_arid),
        .IFNOCPMCAXI0ARLEN(if_noc_pmc_axi0_arlen),
        .IFNOCPMCAXI0ARLOCK(if_noc_pmc_axi0_arlock),
        .IFNOCPMCAXI0ARPROT(if_noc_pmc_axi0_arprot),
        .IFNOCPMCAXI0ARQOS(if_noc_pmc_axi0_arqos),
        .IFNOCPMCAXI0ARREGION(if_noc_pmc_axi0_arregion),
        .IFNOCPMCAXI0ARSIZE(if_noc_pmc_axi0_arsize),
        .IFNOCPMCAXI0ARUSER(if_noc_pmc_axi0_aruser),
        .IFNOCPMCAXI0ARVALID(if_noc_pmc_axi0_arvalid),
        .IFNOCPMCAXI0AWADDR(if_noc_pmc_axi0_awaddr),
        .IFNOCPMCAXI0AWBURST(if_noc_pmc_axi0_awburst),
        .IFNOCPMCAXI0AWCACHE(if_noc_pmc_axi0_awcache),
        .IFNOCPMCAXI0AWID(if_noc_pmc_axi0_awid),
        .IFNOCPMCAXI0AWLEN(if_noc_pmc_axi0_awlen),
        .IFNOCPMCAXI0AWLOCK(if_noc_pmc_axi0_awlock),
        .IFNOCPMCAXI0AWPROT(if_noc_pmc_axi0_awprot),
        .IFNOCPMCAXI0AWQOS(if_noc_pmc_axi0_awqos),
        .IFNOCPMCAXI0AWREGION(if_noc_pmc_axi0_awregion),
        .IFNOCPMCAXI0AWSIZE(if_noc_pmc_axi0_awsize),
        .IFNOCPMCAXI0AWUSER(if_noc_pmc_axi0_awuser),
        .IFNOCPMCAXI0AWVALID(if_noc_pmc_axi0_awvalid),
        .IFNOCPMCAXI0BREADY(if_noc_pmc_axi0_bready),
        .IFNOCPMCAXI0RREADY(if_noc_pmc_axi0_rready),
        .IFNOCPMCAXI0WDATA(if_noc_pmc_axi0_wdata),
        .IFNOCPMCAXI0WID(if_noc_pmc_axi0_wid),
        .IFNOCPMCAXI0WLAST(if_noc_pmc_axi0_wlast),
        .IFNOCPMCAXI0WSTRB(if_noc_pmc_axi0_wstrb),
        .IFNOCPMCAXI0WUSER(if_noc_pmc_axi0_wuser),
        .IFNOCPMCAXI0WVALID(if_noc_pmc_axi0_wvalid),
         
        .PERST0N(perst0n),
        .PERST1N(perst1n),
        .PLHSDPEGRESSTDATA(pl_hsdp_egress_tdata),
        .PLHSDPEGRESSTKEEP(pl_hsdp_egress_tkeep),
        .PLHSDPEGRESSTLAST(pl_hsdp_egress_tlast),
        .PLHSDPEGRESSTUSER(pl_hsdp_egress_tuser),
        .PLHSDPEGRESSTVALID(pl_hsdp_egress_tvalid),
        .PLHSDPINGRESSTREADY(pl_hsdp_ingress_tready),
        .PLHSDPCLK(pl_hsdp_clk),
        .PLHSDPEGRESSTREADY(pl_hsdp_egress_tready),
        .PLHSDPINGRESSTDATA(pl_hsdp_ingress_tdata),
        .PLHSDPINGRESSTKEEP(pl_hsdp_ingress_tkeep),
        .PLHSDPINGRESSTLAST(pl_hsdp_ingress_tlast),
        .PLHSDPINGRESSTVALID(pl_hsdp_ingress_tvalid),

        .IFCPMPSAXI0ARADDR(ifcpmpsaxi0araddr),
        .IFCPMPSAXI0ARBURST(ifcpmpsaxi0arburst),
        .IFCPMPSAXI0ARCACHE(ifcpmpsaxi0arcache),
        .IFCPMPSAXI0ARID(ifcpmpsaxi0arid),
        .IFCPMPSAXI0ARLEN(ifcpmpsaxi0arlen),
        .IFCPMPSAXI0ARLOCK(ifcpmpsaxi0arlock),
        .IFCPMPSAXI0ARPROT(ifcpmpsaxi0arprot),
        .IFCPMPSAXI0ARQOS(ifcpmpsaxi0arqos),
        .IFCPMPSAXI0ARREGION(ifcpmpsaxi0arregion),
        .IFCPMPSAXI0ARSIZE(ifcpmpsaxi0arsize),
        .IFCPMPSAXI0ARUSER(ifcpmpsaxi0aruser),
        .IFCPMPSAXI0ARVALID(ifcpmpsaxi0arvalid),
        .IFCPMPSAXI0AWADDR(ifcpmpsaxi0awaddr),
        .IFCPMPSAXI0AWBURST(ifcpmpsaxi0awburst),
        .IFCPMPSAXI0AWCACHE(ifcpmpsaxi0awcache),
        .IFCPMPSAXI0AWID(ifcpmpsaxi0awid),
        .IFCPMPSAXI0AWLEN(ifcpmpsaxi0awlen),
        .IFCPMPSAXI0AWLOCK(ifcpmpsaxi0awlock),
        .IFCPMPSAXI0AWPROT(ifcpmpsaxi0awprot),
        .IFCPMPSAXI0AWQOS(ifcpmpsaxi0awqos),
        .IFCPMPSAXI0AWREGION(ifcpmpsaxi0awregion),
        .IFCPMPSAXI0AWSIZE(ifcpmpsaxi0awsize),
        .IFCPMPSAXI0AWUSER(ifcpmpsaxi0awuser),
        .IFCPMPSAXI0AWVALID(ifcpmpsaxi0awvalid),
        .IFCPMPSAXI0BREADY(ifcpmpsaxi0bready),
        .IFCPMPSAXI0RREADY(ifcpmpsaxi0rready),
        .IFCPMPSAXI0WDATA(ifcpmpsaxi0wdata),
        .IFCPMPSAXI0WID(ifcpmpsaxi0wid),
        .IFCPMPSAXI0WLAST(ifcpmpsaxi0wlast),
        .IFCPMPSAXI0WSTRB(ifcpmpsaxi0wstrb),
        .IFCPMPSAXI0WUSER(ifcpmpsaxi0wuser),
        .IFCPMPSAXI0WVALID(ifcpmpsaxi0wvalid),
        .IFCPMPSAXI1ARADDR(ifcpmpsaxi1araddr),
        .IFCPMPSAXI1ARBURST(ifcpmpsaxi1arburst),
        .IFCPMPSAXI1ARCACHE(ifcpmpsaxi1arcache),
        .IFCPMPSAXI1ARID(ifcpmpsaxi1arid),
        .IFCPMPSAXI1ARLEN(ifcpmpsaxi1arlen),
        .IFCPMPSAXI1ARLOCK(ifcpmpsaxi1arlock),
        .IFCPMPSAXI1ARPROT(ifcpmpsaxi1arprot),
        .IFCPMPSAXI1ARQOS(ifcpmpsaxi1arqos),
        .IFCPMPSAXI1ARREGION(ifcpmpsaxi1arregion),
        .IFCPMPSAXI1ARSIZE(ifcpmpsaxi1arsize),
        .IFCPMPSAXI1ARUSER(ifcpmpsaxi1aruser),
        .IFCPMPSAXI1ARVALID(ifcpmpsaxi1arvalid),
        .IFCPMPSAXI1AWADDR(ifcpmpsaxi1awaddr),
        .IFCPMPSAXI1AWBURST(ifcpmpsaxi1awburst),
        .IFCPMPSAXI1AWCACHE(ifcpmpsaxi1awcache),
        .IFCPMPSAXI1AWID(ifcpmpsaxi1awid),
        .IFCPMPSAXI1AWLEN(ifcpmpsaxi1awlen),
        .IFCPMPSAXI1AWLOCK(ifcpmpsaxi1awlock),
        .IFCPMPSAXI1AWPROT(ifcpmpsaxi1awprot),
        .IFCPMPSAXI1AWQOS(ifcpmpsaxi1awqos),
        .IFCPMPSAXI1AWREGION(ifcpmpsaxi1awregion),
        .IFCPMPSAXI1AWSIZE(ifcpmpsaxi1awsize),
        .IFCPMPSAXI1AWUSER(ifcpmpsaxi1awuser),
        .IFCPMPSAXI1AWVALID(ifcpmpsaxi1awvalid),
        .IFCPMPSAXI1BREADY(ifcpmpsaxi1bready),
        .IFCPMPSAXI1RREADY(ifcpmpsaxi1rready),
        .IFCPMPSAXI1WDATA(ifcpmpsaxi1wdata),
        .IFCPMPSAXI1WID(ifcpmpsaxi1wid),
        .IFCPMPSAXI1WLAST(ifcpmpsaxi1wlast),
        .IFCPMPSAXI1WSTRB(ifcpmpsaxi1wstrb),
        .IFCPMPSAXI1WUSER(ifcpmpsaxi1wuser),
        .IFCPMPSAXI1WVALID(ifcpmpsaxi1wvalid),
        .IFCPMPSAXI0ARREADY(ifcpmpsaxi0arready),
        .IFCPMPSAXI0AWREADY(ifcpmpsaxi0awready),
        .IFCPMPSAXI0BID(ifcpmpsaxi0bid),
        .IFCPMPSAXI0BRESP(ifcpmpsaxi0bresp),
        .IFCPMPSAXI0BUSER(ifcpmpsaxi0buser),
        .IFCPMPSAXI0BVALID(ifcpmpsaxi0bvalid),
        .IFCPMPSAXI0RDATA(ifcpmpsaxi0rdata),
        .IFCPMPSAXI0RID(ifcpmpsaxi0rid),
        .IFCPMPSAXI0RLAST(ifcpmpsaxi0rlast),
        .IFCPMPSAXI0RRESP(ifcpmpsaxi0rresp),
        .IFCPMPSAXI0RUSER(ifcpmpsaxi0ruser),
        .IFCPMPSAXI0RVALID(ifcpmpsaxi0rvalid),
        .IFCPMPSAXI0WREADY(ifcpmpsaxi0wready),
        .IFCPMPSAXI1ARREADY(ifcpmpsaxi1arready),
        .IFCPMPSAXI1AWREADY(ifcpmpsaxi1awready),
        .IFCPMPSAXI1BID(ifcpmpsaxi1bid),
        .IFCPMPSAXI1BRESP(ifcpmpsaxi1bresp),
        .IFCPMPSAXI1BUSER(ifcpmpsaxi1buser),
        .IFCPMPSAXI1BVALID(ifcpmpsaxi1bvalid),
        .IFCPMPSAXI1RDATA(ifcpmpsaxi1rdata),
        .IFCPMPSAXI1RID(ifcpmpsaxi1rid),
        .IFCPMPSAXI1RLAST(ifcpmpsaxi1rlast),
        .IFCPMPSAXI1RRESP(ifcpmpsaxi1rresp),
        .IFCPMPSAXI1RUSER(ifcpmpsaxi1ruser),
        .IFCPMPSAXI1RVALID(ifcpmpsaxi1rvalid),
        .IFCPMPSAXI1WREADY(ifcpmpsaxi1wready),
        .IFCPMPSISRCORREVENT(ifcpmpsisrcorrevent),
        .IFCPMPSISRMISCEVENT(ifcpmpsisrmiscevent),
        .IFCPMPSISRUNCORREVENT(ifcpmpsisruncorrevent),
        .IFPSCPMCHANNEL0XPIPEPHYSTATUS(ifpscpmchannel0xpipephystatus),
        .IFPSCPMCHANNEL0XPIPERXCHARISK(ifpscpmchannel0xpiperxcharisk),
        .IFPSCPMCHANNEL0XPIPERXDATA(ifpscpmchannel0xpiperxdata),
        .IFPSCPMCHANNEL0XPIPERXDATAVALID(ifpscpmchannel0xpiperxdatavalid),
        .IFPSCPMCHANNEL0XPIPERXELECIDLE(ifpscpmchannel0xpiperxelecidle),
        .IFPSCPMCHANNEL0XPIPERXSTARTBLOCK(ifpscpmchannel0xpiperxstartblock),
        .IFPSCPMCHANNEL0XPIPERXSTATUS(ifpscpmchannel0xpiperxstatus),
        .IFPSCPMCHANNEL0XPIPERXSYNCHEADER(ifpscpmchannel0xpiperxsyncheader),
        .IFPSCPMCHANNEL0XPIPERXVALID(ifpscpmchannel0xpiperxvalid),
        .IFPSCPMCHANNEL10XPIPEPHYSTATUS(ifpscpmchannel10xpipephystatus),
        .IFPSCPMCHANNEL10XPIPERXCHARISK(ifpscpmchannel10xpiperxcharisk),
        .IFPSCPMCHANNEL10XPIPERXDATA(ifpscpmchannel10xpiperxdata),
        .IFPSCPMCHANNEL10XPIPERXDATAVALID(ifpscpmchannel10xpiperxdatavalid),
        .IFPSCPMCHANNEL10XPIPERXELECIDLE(ifpscpmchannel10xpiperxelecidle),
        .IFPSCPMCHANNEL10XPIPERXSTARTBLOCK(ifpscpmchannel10xpiperxstartblock),
        .IFPSCPMCHANNEL10XPIPERXSTATUS(ifpscpmchannel10xpiperxstatus),
        .IFPSCPMCHANNEL10XPIPERXSYNCHEADER(ifpscpmchannel10xpiperxsyncheader),
        .IFPSCPMCHANNEL10XPIPERXVALID(ifpscpmchannel10xpiperxvalid),
        .IFPSCPMCHANNEL11XPIPEPHYSTATUS(ifpscpmchannel11xpipephystatus),
        .IFPSCPMCHANNEL11XPIPERXCHARISK(ifpscpmchannel11xpiperxcharisk),
        .IFPSCPMCHANNEL11XPIPERXDATA(ifpscpmchannel11xpiperxdata),
        .IFPSCPMCHANNEL11XPIPERXDATAVALID(ifpscpmchannel11xpiperxdatavalid),
        .IFPSCPMCHANNEL11XPIPERXELECIDLE(ifpscpmchannel11xpiperxelecidle),
        .IFPSCPMCHANNEL11XPIPERXSTARTBLOCK(ifpscpmchannel11xpiperxstartblock),
        .IFPSCPMCHANNEL11XPIPERXSTATUS(ifpscpmchannel11xpiperxstatus),
        .IFPSCPMCHANNEL11XPIPERXSYNCHEADER(ifpscpmchannel11xpiperxsyncheader),
        .IFPSCPMCHANNEL11XPIPERXVALID(ifpscpmchannel11xpiperxvalid),
        .IFPSCPMCHANNEL12XPIPEPHYSTATUS(ifpscpmchannel12xpipephystatus),
        .IFPSCPMCHANNEL12XPIPERXCHARISK(ifpscpmchannel12xpiperxcharisk),
        .IFPSCPMCHANNEL12XPIPERXDATA(ifpscpmchannel12xpiperxdata),
        .IFPSCPMCHANNEL12XPIPERXDATAVALID(ifpscpmchannel12xpiperxdatavalid),
        .IFPSCPMCHANNEL12XPIPERXELECIDLE(ifpscpmchannel12xpiperxelecidle),
        .IFPSCPMCHANNEL12XPIPERXSTARTBLOCK(ifpscpmchannel12xpiperxstartblock),
        .IFPSCPMCHANNEL12XPIPERXSTATUS(ifpscpmchannel12xpiperxstatus),
        .IFPSCPMCHANNEL12XPIPERXSYNCHEADER(ifpscpmchannel12xpiperxsyncheader),
        .IFPSCPMCHANNEL12XPIPERXVALID(ifpscpmchannel12xpiperxvalid),
        .IFPSCPMCHANNEL13XPIPEPHYSTATUS(ifpscpmchannel13xpipephystatus),
        .IFPSCPMCHANNEL13XPIPERXCHARISK(ifpscpmchannel13xpiperxcharisk),
        .IFPSCPMCHANNEL13XPIPERXDATA(ifpscpmchannel13xpiperxdata),
        .IFPSCPMCHANNEL13XPIPERXDATAVALID(ifpscpmchannel13xpiperxdatavalid),
        .IFPSCPMCHANNEL13XPIPERXELECIDLE(ifpscpmchannel13xpiperxelecidle),
        .IFPSCPMCHANNEL13XPIPERXSTARTBLOCK(ifpscpmchannel13xpiperxstartblock),
        .IFPSCPMCHANNEL13XPIPERXSTATUS(ifpscpmchannel13xpiperxstatus),
        .IFPSCPMCHANNEL13XPIPERXSYNCHEADER(ifpscpmchannel13xpiperxsyncheader),
        .IFPSCPMCHANNEL13XPIPERXVALID(ifpscpmchannel13xpiperxvalid),
        .IFPSCPMCHANNEL14XPIPEPHYSTATUS(ifpscpmchannel14xpipephystatus),
        .IFPSCPMCHANNEL14XPIPERXCHARISK(ifpscpmchannel14xpiperxcharisk),
        .IFPSCPMCHANNEL14XPIPERXDATA(ifpscpmchannel14xpiperxdata),
        .IFPSCPMCHANNEL14XPIPERXDATAVALID(ifpscpmchannel14xpiperxdatavalid),
        .IFPSCPMCHANNEL14XPIPERXELECIDLE(ifpscpmchannel14xpiperxelecidle),
        .IFPSCPMCHANNEL14XPIPERXSTARTBLOCK(ifpscpmchannel14xpiperxstartblock),
        .IFPSCPMCHANNEL14XPIPERXSTATUS(ifpscpmchannel14xpiperxstatus),
        .IFPSCPMCHANNEL14XPIPERXSYNCHEADER(ifpscpmchannel14xpiperxsyncheader),
        .IFPSCPMCHANNEL14XPIPERXVALID(ifpscpmchannel14xpiperxvalid),
        .IFPSCPMCHANNEL15XPIPEPHYSTATUS(ifpscpmchannel15xpipephystatus),
        .IFPSCPMCHANNEL15XPIPERXCHARISK(ifpscpmchannel15xpiperxcharisk),
        .IFPSCPMCHANNEL15XPIPERXDATA(ifpscpmchannel15xpiperxdata),
        .IFPSCPMCHANNEL15XPIPERXDATAVALID(ifpscpmchannel15xpiperxdatavalid),
        .IFPSCPMCHANNEL15XPIPERXELECIDLE(ifpscpmchannel15xpiperxelecidle),
        .IFPSCPMCHANNEL15XPIPERXSTARTBLOCK(ifpscpmchannel15xpiperxstartblock),
        .IFPSCPMCHANNEL15XPIPERXSTATUS(ifpscpmchannel15xpiperxstatus),
        .IFPSCPMCHANNEL15XPIPERXSYNCHEADER(ifpscpmchannel15xpiperxsyncheader),
        .IFPSCPMCHANNEL15XPIPERXVALID(ifpscpmchannel15xpiperxvalid),
        .IFPSCPMCHANNEL1XPIPEPHYSTATUS(ifpscpmchannel1xpipephystatus),
        .IFPSCPMCHANNEL1XPIPERXCHARISK(ifpscpmchannel1xpiperxcharisk),
        .IFPSCPMCHANNEL1XPIPERXDATA(ifpscpmchannel1xpiperxdata),
        .IFPSCPMCHANNEL1XPIPERXDATAVALID(ifpscpmchannel1xpiperxdatavalid),
        .IFPSCPMCHANNEL1XPIPERXELECIDLE(ifpscpmchannel1xpiperxelecidle),
        .IFPSCPMCHANNEL1XPIPERXSTARTBLOCK(ifpscpmchannel1xpiperxstartblock),
        .IFPSCPMCHANNEL1XPIPERXSTATUS(ifpscpmchannel1xpiperxstatus),
        .IFPSCPMCHANNEL1XPIPERXSYNCHEADER(ifpscpmchannel1xpiperxsyncheader),
        .IFPSCPMCHANNEL1XPIPERXVALID(ifpscpmchannel1xpiperxvalid),
        .IFPSCPMCHANNEL2XPIPEPHYSTATUS(ifpscpmchannel2xpipephystatus),
        .IFPSCPMCHANNEL2XPIPERXCHARISK(ifpscpmchannel2xpiperxcharisk),
        .IFPSCPMCHANNEL2XPIPERXDATA(ifpscpmchannel2xpiperxdata),
        .IFPSCPMCHANNEL2XPIPERXDATAVALID(ifpscpmchannel2xpiperxdatavalid),
        .IFPSCPMCHANNEL2XPIPERXELECIDLE(ifpscpmchannel2xpiperxelecidle),
        .IFPSCPMCHANNEL2XPIPERXSTARTBLOCK(ifpscpmchannel2xpiperxstartblock),
        .IFPSCPMCHANNEL2XPIPERXSTATUS(ifpscpmchannel2xpiperxstatus),
        .IFPSCPMCHANNEL2XPIPERXSYNCHEADER(ifpscpmchannel2xpiperxsyncheader),
        .IFPSCPMCHANNEL2XPIPERXVALID(ifpscpmchannel2xpiperxvalid),
        .IFPSCPMCHANNEL3XPIPEPHYSTATUS(ifpscpmchannel3xpipephystatus),
        .IFPSCPMCHANNEL3XPIPERXCHARISK(ifpscpmchannel3xpiperxcharisk),
        .IFPSCPMCHANNEL3XPIPERXDATA(ifpscpmchannel3xpiperxdata),
        .IFPSCPMCHANNEL3XPIPERXDATAVALID(ifpscpmchannel3xpiperxdatavalid),
        .IFPSCPMCHANNEL3XPIPERXELECIDLE(ifpscpmchannel3xpiperxelecidle),
        .IFPSCPMCHANNEL3XPIPERXSTARTBLOCK(ifpscpmchannel3xpiperxstartblock),
        .IFPSCPMCHANNEL3XPIPERXSTATUS(ifpscpmchannel3xpiperxstatus),
        .IFPSCPMCHANNEL3XPIPERXSYNCHEADER(ifpscpmchannel3xpiperxsyncheader),
        .IFPSCPMCHANNEL3XPIPERXVALID(ifpscpmchannel3xpiperxvalid),
        .IFPSCPMCHANNEL4XPIPEPHYSTATUS(ifpscpmchannel4xpipephystatus),
        .IFPSCPMCHANNEL4XPIPERXCHARISK(ifpscpmchannel4xpiperxcharisk),
        .IFPSCPMCHANNEL4XPIPERXDATA(ifpscpmchannel4xpiperxdata),
        .IFPSCPMCHANNEL4XPIPERXDATAVALID(ifpscpmchannel4xpiperxdatavalid),
        .IFPSCPMCHANNEL4XPIPERXELECIDLE(ifpscpmchannel4xpiperxelecidle),
        .IFPSCPMCHANNEL4XPIPERXSTARTBLOCK(ifpscpmchannel4xpiperxstartblock),
        .IFPSCPMCHANNEL4XPIPERXSTATUS(ifpscpmchannel4xpiperxstatus),
        .IFPSCPMCHANNEL4XPIPERXSYNCHEADER(ifpscpmchannel4xpiperxsyncheader),
        .IFPSCPMCHANNEL4XPIPERXVALID(ifpscpmchannel4xpiperxvalid),
        .IFPSCPMCHANNEL5XPIPEPHYSTATUS(ifpscpmchannel5xpipephystatus),
        .IFPSCPMCHANNEL5XPIPERXCHARISK(ifpscpmchannel5xpiperxcharisk),
        .IFPSCPMCHANNEL5XPIPERXDATA(ifpscpmchannel5xpiperxdata),
        .IFPSCPMCHANNEL5XPIPERXDATAVALID(ifpscpmchannel5xpiperxdatavalid),
        .IFPSCPMCHANNEL5XPIPERXELECIDLE(ifpscpmchannel5xpiperxelecidle),
        .IFPSCPMCHANNEL5XPIPERXSTARTBLOCK(ifpscpmchannel5xpiperxstartblock),
        .IFPSCPMCHANNEL5XPIPERXSTATUS(ifpscpmchannel5xpiperxstatus),
        .IFPSCPMCHANNEL5XPIPERXSYNCHEADER(ifpscpmchannel5xpiperxsyncheader),
        .IFPSCPMCHANNEL5XPIPERXVALID(ifpscpmchannel5xpiperxvalid),
        .IFPSCPMCHANNEL6XPIPEPHYSTATUS(ifpscpmchannel6xpipephystatus),
        .IFPSCPMCHANNEL6XPIPERXCHARISK(ifpscpmchannel6xpiperxcharisk),
        .IFPSCPMCHANNEL6XPIPERXDATA(ifpscpmchannel6xpiperxdata),
        .IFPSCPMCHANNEL6XPIPERXDATAVALID(ifpscpmchannel6xpiperxdatavalid),
        .IFPSCPMCHANNEL6XPIPERXELECIDLE(ifpscpmchannel6xpiperxelecidle),
        .IFPSCPMCHANNEL6XPIPERXSTARTBLOCK(ifpscpmchannel6xpiperxstartblock),
        .IFPSCPMCHANNEL6XPIPERXSTATUS(ifpscpmchannel6xpiperxstatus),
        .IFPSCPMCHANNEL6XPIPERXSYNCHEADER(ifpscpmchannel6xpiperxsyncheader),
        .IFPSCPMCHANNEL6XPIPERXVALID(ifpscpmchannel6xpiperxvalid),
        .IFPSCPMCHANNEL7XPIPEPHYSTATUS(ifpscpmchannel7xpipephystatus),
        .IFPSCPMCHANNEL7XPIPERXCHARISK(ifpscpmchannel7xpiperxcharisk),
        .IFPSCPMCHANNEL7XPIPERXDATA(ifpscpmchannel7xpiperxdata),
        .IFPSCPMCHANNEL7XPIPERXDATAVALID(ifpscpmchannel7xpiperxdatavalid),
        .IFPSCPMCHANNEL7XPIPERXELECIDLE(ifpscpmchannel7xpiperxelecidle),
        .IFPSCPMCHANNEL7XPIPERXSTARTBLOCK(ifpscpmchannel7xpiperxstartblock),
        .IFPSCPMCHANNEL7XPIPERXSTATUS(ifpscpmchannel7xpiperxstatus),
        .IFPSCPMCHANNEL7XPIPERXSYNCHEADER(ifpscpmchannel7xpiperxsyncheader),
        .IFPSCPMCHANNEL7XPIPERXVALID(ifpscpmchannel7xpiperxvalid),
        .IFPSCPMCHANNEL8XPIPEPHYSTATUS(ifpscpmchannel8xpipephystatus),
        .IFPSCPMCHANNEL8XPIPERXCHARISK(ifpscpmchannel8xpiperxcharisk),
        .IFPSCPMCHANNEL8XPIPERXDATA(ifpscpmchannel8xpiperxdata),
        .IFPSCPMCHANNEL8XPIPERXDATAVALID(ifpscpmchannel8xpiperxdatavalid),
        .IFPSCPMCHANNEL8XPIPERXELECIDLE(ifpscpmchannel8xpiperxelecidle),
        .IFPSCPMCHANNEL8XPIPERXSTARTBLOCK(ifpscpmchannel8xpiperxstartblock),
        .IFPSCPMCHANNEL8XPIPERXSTATUS(ifpscpmchannel8xpiperxstatus),
        .IFPSCPMCHANNEL8XPIPERXSYNCHEADER(ifpscpmchannel8xpiperxsyncheader),
        .IFPSCPMCHANNEL8XPIPERXVALID(ifpscpmchannel8xpiperxvalid),
        .IFPSCPMCHANNEL9XPIPEPHYSTATUS(ifpscpmchannel9xpipephystatus),
        .IFPSCPMCHANNEL9XPIPERXCHARISK(ifpscpmchannel9xpiperxcharisk),
        .IFPSCPMCHANNEL9XPIPERXDATA(ifpscpmchannel9xpiperxdata),
        .IFPSCPMCHANNEL9XPIPERXDATAVALID(ifpscpmchannel9xpiperxdatavalid),
        .IFPSCPMCHANNEL9XPIPERXELECIDLE(ifpscpmchannel9xpiperxelecidle),
        .IFPSCPMCHANNEL9XPIPERXSTARTBLOCK(ifpscpmchannel9xpiperxstartblock),
        .IFPSCPMCHANNEL9XPIPERXSTATUS(ifpscpmchannel9xpiperxstatus),
        .IFPSCPMCHANNEL9XPIPERXSYNCHEADER(ifpscpmchannel9xpiperxsyncheader),
        .IFPSCPMCHANNEL9XPIPERXVALID(ifpscpmchannel9xpiperxvalid),
        .IFPSCPMHSDPCHANNEL0XPIPERXDATAVALID(ifpscpmhsdpchannel0xpiperxdatavalid),
        .IFPSCPMHSDPCHANNEL0XPIPERXHEADER(ifpscpmhsdpchannel0xpiperxheader),
        .IFPSCPMHSDPCHANNEL0XPIPERXHEADERVALID(ifpscpmhsdpchannel0xpiperxheadervalid),
        .IFPSCPMHSDPCHANNEL0XPIPERXRESETDONE(ifpscpmhsdpchannel0xpiperxresetdone),
        .IFPSCPMHSDPCHANNEL0XPIPETXRESETDONE(ifpscpmhsdpchannel0xpipetxresetdone),
        .IFPSCPMHSDPCHANNEL1XPIPERXDATAVALID(ifpscpmhsdpchannel1xpiperxdatavalid),
        .IFPSCPMHSDPCHANNEL1XPIPERXHEADER(ifpscpmhsdpchannel1xpiperxheader),
        .IFPSCPMHSDPCHANNEL1XPIPERXHEADERVALID(ifpscpmhsdpchannel1xpiperxheadervalid),
        .IFPSCPMHSDPCHANNEL1XPIPERXRESETDONE(ifpscpmhsdpchannel1xpiperxresetdone),
        .IFPSCPMHSDPCHANNEL1XPIPETXRESETDONE(ifpscpmhsdpchannel1xpipetxresetdone),
        .IFPSCPMHSDPCHANNEL2XPIPERXDATAVALID(ifpscpmhsdpchannel2xpiperxdatavalid),
        .IFPSCPMHSDPCHANNEL2XPIPERXHEADER(ifpscpmhsdpchannel2xpiperxheader),
        .IFPSCPMHSDPCHANNEL2XPIPERXHEADERVALID(ifpscpmhsdpchannel2xpiperxheadervalid),
        .IFPSCPMHSDPCHANNEL2XPIPERXRESETDONE(ifpscpmhsdpchannel2xpiperxresetdone),
        .IFPSCPMHSDPCHANNEL2XPIPETXRESETDONE(ifpscpmhsdpchannel2xpipetxresetdone),
        .IFPSCPMHSDPLINKXPIPEGTRXOUTCLK(ifpscpmhsdplinkxpipegtrxoutclk),
        .IFPSCPMINTQUADXPIPEPHYREADYTOBOT(ifpscpmintquadxpipephyreadytobot),
        .IFPSCPMLINK0XPIPEBUFGTCE(ifpscpmlink0xpipebufgtce),
        .IFPSCPMLINK0XPIPEBUFGTCEMASK(ifpscpmlink0xpipebufgtcemask),
        .IFPSCPMLINK0XPIPEBUFGTDIV(ifpscpmlink0xpipebufgtdiv),
        .IFPSCPMLINK0XPIPEBUFGTRST(ifpscpmlink0xpipebufgtrst),
        .IFPSCPMLINK0XPIPEBUFGTRSTMASK(ifpscpmlink0xpipebufgtrstmask),
        .IFPSCPMLINK0XPIPEGTOUTCLK(ifpscpmlink0xpipegtoutclk),
        .IFPSCPMLINK0XPIPEPHYREADY(ifpscpmlink0xpipephyready),
        .IFPSCPMLINK1XPIPEBUFGTCE(ifpscpmlink1xpipebufgtce),
        .IFPSCPMLINK1XPIPEBUFGTCEMASK(ifpscpmlink1xpipebufgtcemask),
        .IFPSCPMLINK1XPIPEBUFGTDIV(ifpscpmlink1xpipebufgtdiv),
        .IFPSCPMLINK1XPIPEBUFGTRST(ifpscpmlink1xpipebufgtrst),
        .IFPSCPMLINK1XPIPEBUFGTRSTMASK(ifpscpmlink1xpipebufgtrstmask),
        .IFPSCPMLINK1XPIPEGTOUTCLK(ifpscpmlink1xpipegtoutclk),
        .IFPSCPMLINK1XPIPEPHYREADY(ifpscpmlink1xpipephyready),
        .IFPSCPMQUAD0XPIPERXMARGINREQACK(ifpscpmquad0xpiperxmarginreqack),
        .IFPSCPMQUAD0XPIPERXMARGINRESCMD(ifpscpmquad0xpiperxmarginrescmd),
        .IFPSCPMQUAD0XPIPERXMARGINRESLANENUM(ifpscpmquad0xpiperxmarginreslanenum),
        .IFPSCPMQUAD0XPIPERXMARGINRESPAYLOAD(ifpscpmquad0xpiperxmarginrespayload),
        .IFPSCPMQUAD0XPIPERXMARGINRESREQ(ifpscpmquad0xpiperxmarginresreq),
        .IFPSCPMQUAD1XPIPERXMARGINREQACK(ifpscpmquad1xpiperxmarginreqack),
        .IFPSCPMQUAD1XPIPERXMARGINRESCMD(ifpscpmquad1xpiperxmarginrescmd),
        .IFPSCPMQUAD1XPIPERXMARGINRESLANENUM(ifpscpmquad1xpiperxmarginreslanenum),
        .IFPSCPMQUAD1XPIPERXMARGINRESPAYLOAD(ifpscpmquad1xpiperxmarginrespayload),
        .IFPSCPMQUAD1XPIPERXMARGINRESREQ(ifpscpmquad1xpiperxmarginresreq),
        .IFPSCPMQUAD2XPIPERXMARGINREQACK(ifpscpmquad2xpiperxmarginreqack),
        .IFPSCPMQUAD2XPIPERXMARGINRESCMD(ifpscpmquad2xpiperxmarginrescmd),
        .IFPSCPMQUAD2XPIPERXMARGINRESLANENUM(ifpscpmquad2xpiperxmarginreslanenum),
        .IFPSCPMQUAD2XPIPERXMARGINRESPAYLOAD(ifpscpmquad2xpiperxmarginrespayload),
        .IFPSCPMQUAD2XPIPERXMARGINRESREQ(ifpscpmquad2xpiperxmarginresreq),
        .IFPSCPMQUAD3XPIPERXMARGINREQACK(ifpscpmquad3xpiperxmarginreqack),
        .IFPSCPMQUAD3XPIPERXMARGINRESCMD(ifpscpmquad3xpiperxmarginrescmd),
        .IFPSCPMQUAD3XPIPERXMARGINRESLANENUM(ifpscpmquad3xpiperxmarginreslanenum),
        .IFPSCPMQUAD3XPIPERXMARGINRESPAYLOAD(ifpscpmquad3xpiperxmarginrespayload),
        .IFPSCPMQUAD3XPIPERXMARGINRESREQ(ifpscpmquad3xpiperxmarginresreq),
        .IFPSCPMCHANNEL0XPIPEPOWERDOWN(ifpscpmchannel0xpipepowerdown),
        .IFPSCPMCHANNEL0XPIPERXPOLARITY(ifpscpmchannel0xpiperxpolarity),
        .IFPSCPMCHANNEL0XPIPERXTERMINATION(ifpscpmchannel0xpiperxtermination),
        .IFPSCPMCHANNEL0XPIPETXCHARISK(ifpscpmchannel0xpipetxcharisk),
        .IFPSCPMCHANNEL0XPIPETXCOMPLIANCE(ifpscpmchannel0xpipetxcompliance),
        .IFPSCPMCHANNEL0XPIPETXDATA(ifpscpmchannel0xpipetxdata),
        .IFPSCPMCHANNEL0XPIPETXDATAVALID(ifpscpmchannel0xpipetxdatavalid),
        .IFPSCPMCHANNEL0XPIPETXDEEMPH(ifpscpmchannel0xpipetxdeemph),
        .IFPSCPMCHANNEL0XPIPETXDETECTRXLOOPBACK(ifpscpmchannel0xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL0XPIPETXELECIDLE(ifpscpmchannel0xpipetxelecidle),
        .IFPSCPMCHANNEL0XPIPETXMAINCURSOR(ifpscpmchannel0xpipetxmaincursor),
        .IFPSCPMCHANNEL0XPIPETXMARGIN(ifpscpmchannel0xpipetxmargin),
        .IFPSCPMCHANNEL0XPIPETXPOSTCURSOR(ifpscpmchannel0xpipetxpostcursor),
        .IFPSCPMCHANNEL0XPIPETXPRECURSOR(ifpscpmchannel0xpipetxprecursor),
        .IFPSCPMCHANNEL0XPIPETXSTARTBLOCK(ifpscpmchannel0xpipetxstartblock),
        .IFPSCPMCHANNEL0XPIPETXSWING(ifpscpmchannel0xpipetxswing),
        .IFPSCPMCHANNEL0XPIPETXSYNCHEADER(ifpscpmchannel0xpipetxsyncheader),
        .IFPSCPMCHANNEL10XPIPEPOWERDOWN(ifpscpmchannel10xpipepowerdown),
        .IFPSCPMCHANNEL10XPIPERXPOLARITY(ifpscpmchannel10xpiperxpolarity),
        .IFPSCPMCHANNEL10XPIPERXTERMINATION(ifpscpmchannel10xpiperxtermination),
        .IFPSCPMCHANNEL10XPIPETXCHARISK(ifpscpmchannel10xpipetxcharisk),
        .IFPSCPMCHANNEL10XPIPETXCOMPLIANCE(ifpscpmchannel10xpipetxcompliance),
        .IFPSCPMCHANNEL10XPIPETXDATA(ifpscpmchannel10xpipetxdata),
        .IFPSCPMCHANNEL10XPIPETXDATAVALID(ifpscpmchannel10xpipetxdatavalid),
        .IFPSCPMCHANNEL10XPIPETXDEEMPH(ifpscpmchannel10xpipetxdeemph),
        .IFPSCPMCHANNEL10XPIPETXDETECTRXLOOPBACK(ifpscpmchannel10xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL10XPIPETXELECIDLE(ifpscpmchannel10xpipetxelecidle),
        .IFPSCPMCHANNEL10XPIPETXMAINCURSOR(ifpscpmchannel10xpipetxmaincursor),
        .IFPSCPMCHANNEL10XPIPETXMARGIN(ifpscpmchannel10xpipetxmargin),
        .IFPSCPMCHANNEL10XPIPETXPOSTCURSOR(ifpscpmchannel10xpipetxpostcursor),
        .IFPSCPMCHANNEL10XPIPETXPRECURSOR(ifpscpmchannel10xpipetxprecursor),
        .IFPSCPMCHANNEL10XPIPETXSTARTBLOCK(ifpscpmchannel10xpipetxstartblock),
        .IFPSCPMCHANNEL10XPIPETXSWING(ifpscpmchannel10xpipetxswing),
        .IFPSCPMCHANNEL10XPIPETXSYNCHEADER(ifpscpmchannel10xpipetxsyncheader),
        .IFPSCPMCHANNEL11XPIPEPOWERDOWN(ifpscpmchannel11xpipepowerdown),
        .IFPSCPMCHANNEL11XPIPERXPOLARITY(ifpscpmchannel11xpiperxpolarity),
        .IFPSCPMCHANNEL11XPIPERXTERMINATION(ifpscpmchannel11xpiperxtermination),
        .IFPSCPMCHANNEL11XPIPETXCHARISK(ifpscpmchannel11xpipetxcharisk),
        .IFPSCPMCHANNEL11XPIPETXCOMPLIANCE(ifpscpmchannel11xpipetxcompliance),
        .IFPSCPMCHANNEL11XPIPETXDATA(ifpscpmchannel11xpipetxdata),
        .IFPSCPMCHANNEL11XPIPETXDATAVALID(ifpscpmchannel11xpipetxdatavalid),
        .IFPSCPMCHANNEL11XPIPETXDEEMPH(ifpscpmchannel11xpipetxdeemph),
        .IFPSCPMCHANNEL11XPIPETXDETECTRXLOOPBACK(ifpscpmchannel11xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL11XPIPETXELECIDLE(ifpscpmchannel11xpipetxelecidle),
        .IFPSCPMCHANNEL11XPIPETXMAINCURSOR(ifpscpmchannel11xpipetxmaincursor),
        .IFPSCPMCHANNEL11XPIPETXMARGIN(ifpscpmchannel11xpipetxmargin),
        .IFPSCPMCHANNEL11XPIPETXPOSTCURSOR(ifpscpmchannel11xpipetxpostcursor),
        .IFPSCPMCHANNEL11XPIPETXPRECURSOR(ifpscpmchannel11xpipetxprecursor),
        .IFPSCPMCHANNEL11XPIPETXSTARTBLOCK(ifpscpmchannel11xpipetxstartblock),
        .IFPSCPMCHANNEL11XPIPETXSWING(ifpscpmchannel11xpipetxswing),
        .IFPSCPMCHANNEL11XPIPETXSYNCHEADER(ifpscpmchannel11xpipetxsyncheader),
        .IFPSCPMCHANNEL12XPIPEPOWERDOWN(ifpscpmchannel12xpipepowerdown),
        .IFPSCPMCHANNEL12XPIPERXPOLARITY(ifpscpmchannel12xpiperxpolarity),
        .IFPSCPMCHANNEL12XPIPERXTERMINATION(ifpscpmchannel12xpiperxtermination),
        .IFPSCPMCHANNEL12XPIPETXCHARISK(ifpscpmchannel12xpipetxcharisk),
        .IFPSCPMCHANNEL12XPIPETXCOMPLIANCE(ifpscpmchannel12xpipetxcompliance),
        .IFPSCPMCHANNEL12XPIPETXDATA(ifpscpmchannel12xpipetxdata),
        .IFPSCPMCHANNEL12XPIPETXDATAVALID(ifpscpmchannel12xpipetxdatavalid),
        .IFPSCPMCHANNEL12XPIPETXDEEMPH(ifpscpmchannel12xpipetxdeemph),
        .IFPSCPMCHANNEL12XPIPETXDETECTRXLOOPBACK(ifpscpmchannel12xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL12XPIPETXELECIDLE(ifpscpmchannel12xpipetxelecidle),
        .IFPSCPMCHANNEL12XPIPETXMAINCURSOR(ifpscpmchannel12xpipetxmaincursor),
        .IFPSCPMCHANNEL12XPIPETXMARGIN(ifpscpmchannel12xpipetxmargin),
        .IFPSCPMCHANNEL12XPIPETXPOSTCURSOR(ifpscpmchannel12xpipetxpostcursor),
        .IFPSCPMCHANNEL12XPIPETXPRECURSOR(ifpscpmchannel12xpipetxprecursor),
        .IFPSCPMCHANNEL12XPIPETXSTARTBLOCK(ifpscpmchannel12xpipetxstartblock),
        .IFPSCPMCHANNEL12XPIPETXSWING(ifpscpmchannel12xpipetxswing),
        .IFPSCPMCHANNEL12XPIPETXSYNCHEADER(ifpscpmchannel12xpipetxsyncheader),
        .IFPSCPMCHANNEL13XPIPEPOWERDOWN(ifpscpmchannel13xpipepowerdown),
        .IFPSCPMCHANNEL13XPIPERXPOLARITY(ifpscpmchannel13xpiperxpolarity),
        .IFPSCPMCHANNEL13XPIPERXTERMINATION(ifpscpmchannel13xpiperxtermination),
        .IFPSCPMCHANNEL13XPIPETXCHARISK(ifpscpmchannel13xpipetxcharisk),
        .IFPSCPMCHANNEL13XPIPETXCOMPLIANCE(ifpscpmchannel13xpipetxcompliance),
        .IFPSCPMCHANNEL13XPIPETXDATA(ifpscpmchannel13xpipetxdata),
        .IFPSCPMCHANNEL13XPIPETXDATAVALID(ifpscpmchannel13xpipetxdatavalid),
        .IFPSCPMCHANNEL13XPIPETXDEEMPH(ifpscpmchannel13xpipetxdeemph),
        .IFPSCPMCHANNEL13XPIPETXDETECTRXLOOPBACK(ifpscpmchannel13xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL13XPIPETXELECIDLE(ifpscpmchannel13xpipetxelecidle),
        .IFPSCPMCHANNEL13XPIPETXMAINCURSOR(ifpscpmchannel13xpipetxmaincursor),
        .IFPSCPMCHANNEL13XPIPETXMARGIN(ifpscpmchannel13xpipetxmargin),
        .IFPSCPMCHANNEL13XPIPETXPOSTCURSOR(ifpscpmchannel13xpipetxpostcursor),
        .IFPSCPMCHANNEL13XPIPETXPRECURSOR(ifpscpmchannel13xpipetxprecursor),
        .IFPSCPMCHANNEL13XPIPETXSTARTBLOCK(ifpscpmchannel13xpipetxstartblock),
        .IFPSCPMCHANNEL13XPIPETXSWING(ifpscpmchannel13xpipetxswing),
        .IFPSCPMCHANNEL13XPIPETXSYNCHEADER(ifpscpmchannel13xpipetxsyncheader),
        .IFPSCPMCHANNEL14XPIPEPOWERDOWN(ifpscpmchannel14xpipepowerdown),
        .IFPSCPMCHANNEL14XPIPERXPOLARITY(ifpscpmchannel14xpiperxpolarity),
        .IFPSCPMCHANNEL14XPIPERXTERMINATION(ifpscpmchannel14xpiperxtermination),
        .IFPSCPMCHANNEL14XPIPETXCHARISK(ifpscpmchannel14xpipetxcharisk),
        .IFPSCPMCHANNEL14XPIPETXCOMPLIANCE(ifpscpmchannel14xpipetxcompliance),
        .IFPSCPMCHANNEL14XPIPETXDATA(ifpscpmchannel14xpipetxdata),
        .IFPSCPMCHANNEL14XPIPETXDATAVALID(ifpscpmchannel14xpipetxdatavalid),
        .IFPSCPMCHANNEL14XPIPETXDEEMPH(ifpscpmchannel14xpipetxdeemph),
        .IFPSCPMCHANNEL14XPIPETXDETECTRXLOOPBACK(ifpscpmchannel14xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL14XPIPETXELECIDLE(ifpscpmchannel14xpipetxelecidle),
        .IFPSCPMCHANNEL14XPIPETXMAINCURSOR(ifpscpmchannel14xpipetxmaincursor),
        .IFPSCPMCHANNEL14XPIPETXMARGIN(ifpscpmchannel14xpipetxmargin),
        .IFPSCPMCHANNEL14XPIPETXPOSTCURSOR(ifpscpmchannel14xpipetxpostcursor),
        .IFPSCPMCHANNEL14XPIPETXPRECURSOR(ifpscpmchannel14xpipetxprecursor),
        .IFPSCPMCHANNEL14XPIPETXSTARTBLOCK(ifpscpmchannel14xpipetxstartblock),
        .IFPSCPMCHANNEL14XPIPETXSWING(ifpscpmchannel14xpipetxswing),
        .IFPSCPMCHANNEL14XPIPETXSYNCHEADER(ifpscpmchannel14xpipetxsyncheader),
        .IFPSCPMCHANNEL15XPIPEPOWERDOWN(ifpscpmchannel15xpipepowerdown),
        .IFPSCPMCHANNEL15XPIPERXPOLARITY(ifpscpmchannel15xpiperxpolarity),
        .IFPSCPMCHANNEL15XPIPERXTERMINATION(ifpscpmchannel15xpiperxtermination),
        .IFPSCPMCHANNEL15XPIPETXCHARISK(ifpscpmchannel15xpipetxcharisk),
        .IFPSCPMCHANNEL15XPIPETXCOMPLIANCE(ifpscpmchannel15xpipetxcompliance),
        .IFPSCPMCHANNEL15XPIPETXDATA(ifpscpmchannel15xpipetxdata),
        .IFPSCPMCHANNEL15XPIPETXDATAVALID(ifpscpmchannel15xpipetxdatavalid),
        .IFPSCPMCHANNEL15XPIPETXDEEMPH(ifpscpmchannel15xpipetxdeemph),
        .IFPSCPMCHANNEL15XPIPETXDETECTRXLOOPBACK(ifpscpmchannel15xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL15XPIPETXELECIDLE(ifpscpmchannel15xpipetxelecidle),
        .IFPSCPMCHANNEL15XPIPETXMAINCURSOR(ifpscpmchannel15xpipetxmaincursor),
        .IFPSCPMCHANNEL15XPIPETXMARGIN(ifpscpmchannel15xpipetxmargin),
        .IFPSCPMCHANNEL15XPIPETXPOSTCURSOR(ifpscpmchannel15xpipetxpostcursor),
        .IFPSCPMCHANNEL15XPIPETXPRECURSOR(ifpscpmchannel15xpipetxprecursor),
        .IFPSCPMCHANNEL15XPIPETXSTARTBLOCK(ifpscpmchannel15xpipetxstartblock),
        .IFPSCPMCHANNEL15XPIPETXSWING(ifpscpmchannel15xpipetxswing),
        .IFPSCPMCHANNEL15XPIPETXSYNCHEADER(ifpscpmchannel15xpipetxsyncheader),
        .IFPSCPMCHANNEL1XPIPEPOWERDOWN(ifpscpmchannel1xpipepowerdown),
        .IFPSCPMCHANNEL1XPIPERXPOLARITY(ifpscpmchannel1xpiperxpolarity),
        .IFPSCPMCHANNEL1XPIPERXTERMINATION(ifpscpmchannel1xpiperxtermination),
        .IFPSCPMCHANNEL1XPIPETXCHARISK(ifpscpmchannel1xpipetxcharisk),
        .IFPSCPMCHANNEL1XPIPETXCOMPLIANCE(ifpscpmchannel1xpipetxcompliance),
        .IFPSCPMCHANNEL1XPIPETXDATA(ifpscpmchannel1xpipetxdata),
        .IFPSCPMCHANNEL1XPIPETXDATAVALID(ifpscpmchannel1xpipetxdatavalid),
        .IFPSCPMCHANNEL1XPIPETXDEEMPH(ifpscpmchannel1xpipetxdeemph),
        .IFPSCPMCHANNEL1XPIPETXDETECTRXLOOPBACK(ifpscpmchannel1xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL1XPIPETXELECIDLE(ifpscpmchannel1xpipetxelecidle),
        .IFPSCPMCHANNEL1XPIPETXMAINCURSOR(ifpscpmchannel1xpipetxmaincursor),
        .IFPSCPMCHANNEL1XPIPETXMARGIN(ifpscpmchannel1xpipetxmargin),
        .IFPSCPMCHANNEL1XPIPETXPOSTCURSOR(ifpscpmchannel1xpipetxpostcursor),
        .IFPSCPMCHANNEL1XPIPETXPRECURSOR(ifpscpmchannel1xpipetxprecursor),
        .IFPSCPMCHANNEL1XPIPETXSTARTBLOCK(ifpscpmchannel1xpipetxstartblock),
        .IFPSCPMCHANNEL1XPIPETXSWING(ifpscpmchannel1xpipetxswing),
        .IFPSCPMCHANNEL1XPIPETXSYNCHEADER(ifpscpmchannel1xpipetxsyncheader),
        .IFPSCPMCHANNEL2XPIPEPOWERDOWN(ifpscpmchannel2xpipepowerdown),
        .IFPSCPMCHANNEL2XPIPERXPOLARITY(ifpscpmchannel2xpiperxpolarity),
        .IFPSCPMCHANNEL2XPIPERXTERMINATION(ifpscpmchannel2xpiperxtermination),
        .IFPSCPMCHANNEL2XPIPETXCHARISK(ifpscpmchannel2xpipetxcharisk),
        .IFPSCPMCHANNEL2XPIPETXCOMPLIANCE(ifpscpmchannel2xpipetxcompliance),
        .IFPSCPMCHANNEL2XPIPETXDATA(ifpscpmchannel2xpipetxdata),
        .IFPSCPMCHANNEL2XPIPETXDATAVALID(ifpscpmchannel2xpipetxdatavalid),
        .IFPSCPMCHANNEL2XPIPETXDEEMPH(ifpscpmchannel2xpipetxdeemph),
        .IFPSCPMCHANNEL2XPIPETXDETECTRXLOOPBACK(ifpscpmchannel2xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL2XPIPETXELECIDLE(ifpscpmchannel2xpipetxelecidle),
        .IFPSCPMCHANNEL2XPIPETXMAINCURSOR(ifpscpmchannel2xpipetxmaincursor),
        .IFPSCPMCHANNEL2XPIPETXMARGIN(ifpscpmchannel2xpipetxmargin),
        .IFPSCPMCHANNEL2XPIPETXPOSTCURSOR(ifpscpmchannel2xpipetxpostcursor),
        .IFPSCPMCHANNEL2XPIPETXPRECURSOR(ifpscpmchannel2xpipetxprecursor),
        .IFPSCPMCHANNEL2XPIPETXSTARTBLOCK(ifpscpmchannel2xpipetxstartblock),
        .IFPSCPMCHANNEL2XPIPETXSWING(ifpscpmchannel2xpipetxswing),
        .IFPSCPMCHANNEL2XPIPETXSYNCHEADER(ifpscpmchannel2xpipetxsyncheader),
        .IFPSCPMCHANNEL3XPIPEPOWERDOWN(ifpscpmchannel3xpipepowerdown),
        .IFPSCPMCHANNEL3XPIPERXPOLARITY(ifpscpmchannel3xpiperxpolarity),
        .IFPSCPMCHANNEL3XPIPERXTERMINATION(ifpscpmchannel3xpiperxtermination),
        .IFPSCPMCHANNEL3XPIPETXCHARISK(ifpscpmchannel3xpipetxcharisk),
        .IFPSCPMCHANNEL3XPIPETXCOMPLIANCE(ifpscpmchannel3xpipetxcompliance),
        .IFPSCPMCHANNEL3XPIPETXDATA(ifpscpmchannel3xpipetxdata),
        .IFPSCPMCHANNEL3XPIPETXDATAVALID(ifpscpmchannel3xpipetxdatavalid),
        .IFPSCPMCHANNEL3XPIPETXDEEMPH(ifpscpmchannel3xpipetxdeemph),
        .IFPSCPMCHANNEL3XPIPETXDETECTRXLOOPBACK(ifpscpmchannel3xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL3XPIPETXELECIDLE(ifpscpmchannel3xpipetxelecidle),
        .IFPSCPMCHANNEL3XPIPETXMAINCURSOR(ifpscpmchannel3xpipetxmaincursor),
        .IFPSCPMCHANNEL3XPIPETXMARGIN(ifpscpmchannel3xpipetxmargin),
        .IFPSCPMCHANNEL3XPIPETXPOSTCURSOR(ifpscpmchannel3xpipetxpostcursor),
        .IFPSCPMCHANNEL3XPIPETXPRECURSOR(ifpscpmchannel3xpipetxprecursor),
        .IFPSCPMCHANNEL3XPIPETXSTARTBLOCK(ifpscpmchannel3xpipetxstartblock),
        .IFPSCPMCHANNEL3XPIPETXSWING(ifpscpmchannel3xpipetxswing),
        .IFPSCPMCHANNEL3XPIPETXSYNCHEADER(ifpscpmchannel3xpipetxsyncheader),
        .IFPSCPMCHANNEL4XPIPEPOWERDOWN(ifpscpmchannel4xpipepowerdown),
        .IFPSCPMCHANNEL4XPIPERXPOLARITY(ifpscpmchannel4xpiperxpolarity),
        .IFPSCPMCHANNEL4XPIPERXTERMINATION(ifpscpmchannel4xpiperxtermination),
        .IFPSCPMCHANNEL4XPIPETXCHARISK(ifpscpmchannel4xpipetxcharisk),
        .IFPSCPMCHANNEL4XPIPETXCOMPLIANCE(ifpscpmchannel4xpipetxcompliance),
        .IFPSCPMCHANNEL4XPIPETXDATA(ifpscpmchannel4xpipetxdata),
        .IFPSCPMCHANNEL4XPIPETXDATAVALID(ifpscpmchannel4xpipetxdatavalid),
        .IFPSCPMCHANNEL4XPIPETXDEEMPH(ifpscpmchannel4xpipetxdeemph),
        .IFPSCPMCHANNEL4XPIPETXDETECTRXLOOPBACK(ifpscpmchannel4xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL4XPIPETXELECIDLE(ifpscpmchannel4xpipetxelecidle),
        .IFPSCPMCHANNEL4XPIPETXMAINCURSOR(ifpscpmchannel4xpipetxmaincursor),
        .IFPSCPMCHANNEL4XPIPETXMARGIN(ifpscpmchannel4xpipetxmargin),
        .IFPSCPMCHANNEL4XPIPETXPOSTCURSOR(ifpscpmchannel4xpipetxpostcursor),
        .IFPSCPMCHANNEL4XPIPETXPRECURSOR(ifpscpmchannel4xpipetxprecursor),
        .IFPSCPMCHANNEL4XPIPETXSTARTBLOCK(ifpscpmchannel4xpipetxstartblock),
        .IFPSCPMCHANNEL4XPIPETXSWING(ifpscpmchannel4xpipetxswing),
        .IFPSCPMCHANNEL4XPIPETXSYNCHEADER(ifpscpmchannel4xpipetxsyncheader),
        .IFPSCPMCHANNEL5XPIPEPOWERDOWN(ifpscpmchannel5xpipepowerdown),
        .IFPSCPMCHANNEL5XPIPERXPOLARITY(ifpscpmchannel5xpiperxpolarity),
        .IFPSCPMCHANNEL5XPIPERXTERMINATION(ifpscpmchannel5xpiperxtermination),
        .IFPSCPMCHANNEL5XPIPETXCHARISK(ifpscpmchannel5xpipetxcharisk),
        .IFPSCPMCHANNEL5XPIPETXCOMPLIANCE(ifpscpmchannel5xpipetxcompliance),
        .IFPSCPMCHANNEL5XPIPETXDATA(ifpscpmchannel5xpipetxdata),
        .IFPSCPMCHANNEL5XPIPETXDATAVALID(ifpscpmchannel5xpipetxdatavalid),
        .IFPSCPMCHANNEL5XPIPETXDEEMPH(ifpscpmchannel5xpipetxdeemph),
        .IFPSCPMCHANNEL5XPIPETXDETECTRXLOOPBACK(ifpscpmchannel5xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL5XPIPETXELECIDLE(ifpscpmchannel5xpipetxelecidle),
        .IFPSCPMCHANNEL5XPIPETXMAINCURSOR(ifpscpmchannel5xpipetxmaincursor),
        .IFPSCPMCHANNEL5XPIPETXMARGIN(ifpscpmchannel5xpipetxmargin),
        .IFPSCPMCHANNEL5XPIPETXPOSTCURSOR(ifpscpmchannel5xpipetxpostcursor),
        .IFPSCPMCHANNEL5XPIPETXPRECURSOR(ifpscpmchannel5xpipetxprecursor),
        .IFPSCPMCHANNEL5XPIPETXSTARTBLOCK(ifpscpmchannel5xpipetxstartblock),
        .IFPSCPMCHANNEL5XPIPETXSWING(ifpscpmchannel5xpipetxswing),
        .IFPSCPMCHANNEL5XPIPETXSYNCHEADER(ifpscpmchannel5xpipetxsyncheader),
        .IFPSCPMCHANNEL6XPIPEPOWERDOWN(ifpscpmchannel6xpipepowerdown),
        .IFPSCPMCHANNEL6XPIPERXPOLARITY(ifpscpmchannel6xpiperxpolarity),
        .IFPSCPMCHANNEL6XPIPERXTERMINATION(ifpscpmchannel6xpiperxtermination),
        .IFPSCPMCHANNEL6XPIPETXCHARISK(ifpscpmchannel6xpipetxcharisk),
        .IFPSCPMCHANNEL6XPIPETXCOMPLIANCE(ifpscpmchannel6xpipetxcompliance),
        .IFPSCPMCHANNEL6XPIPETXDATA(ifpscpmchannel6xpipetxdata),
        .IFPSCPMCHANNEL6XPIPETXDATAVALID(ifpscpmchannel6xpipetxdatavalid),
        .IFPSCPMCHANNEL6XPIPETXDEEMPH(ifpscpmchannel6xpipetxdeemph),
        .IFPSCPMCHANNEL6XPIPETXDETECTRXLOOPBACK(ifpscpmchannel6xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL6XPIPETXELECIDLE(ifpscpmchannel6xpipetxelecidle),
        .IFPSCPMCHANNEL6XPIPETXMAINCURSOR(ifpscpmchannel6xpipetxmaincursor),
        .IFPSCPMCHANNEL6XPIPETXMARGIN(ifpscpmchannel6xpipetxmargin),
        .IFPSCPMCHANNEL6XPIPETXPOSTCURSOR(ifpscpmchannel6xpipetxpostcursor),
        .IFPSCPMCHANNEL6XPIPETXPRECURSOR(ifpscpmchannel6xpipetxprecursor),
        .IFPSCPMCHANNEL6XPIPETXSTARTBLOCK(ifpscpmchannel6xpipetxstartblock),
        .IFPSCPMCHANNEL6XPIPETXSWING(ifpscpmchannel6xpipetxswing),
        .IFPSCPMCHANNEL6XPIPETXSYNCHEADER(ifpscpmchannel6xpipetxsyncheader),
        .IFPSCPMCHANNEL7XPIPEPOWERDOWN(ifpscpmchannel7xpipepowerdown),
        .IFPSCPMCHANNEL7XPIPERXPOLARITY(ifpscpmchannel7xpiperxpolarity),
        .IFPSCPMCHANNEL7XPIPERXTERMINATION(ifpscpmchannel7xpiperxtermination),
        .IFPSCPMCHANNEL7XPIPETXCHARISK(ifpscpmchannel7xpipetxcharisk),
        .IFPSCPMCHANNEL7XPIPETXCOMPLIANCE(ifpscpmchannel7xpipetxcompliance),
        .IFPSCPMCHANNEL7XPIPETXDATA(ifpscpmchannel7xpipetxdata),
        .IFPSCPMCHANNEL7XPIPETXDATAVALID(ifpscpmchannel7xpipetxdatavalid),
        .IFPSCPMCHANNEL7XPIPETXDEEMPH(ifpscpmchannel7xpipetxdeemph),
        .IFPSCPMCHANNEL7XPIPETXDETECTRXLOOPBACK(ifpscpmchannel7xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL7XPIPETXELECIDLE(ifpscpmchannel7xpipetxelecidle),
        .IFPSCPMCHANNEL7XPIPETXMAINCURSOR(ifpscpmchannel7xpipetxmaincursor),
        .IFPSCPMCHANNEL7XPIPETXMARGIN(ifpscpmchannel7xpipetxmargin),
        .IFPSCPMCHANNEL7XPIPETXPOSTCURSOR(ifpscpmchannel7xpipetxpostcursor),
        .IFPSCPMCHANNEL7XPIPETXPRECURSOR(ifpscpmchannel7xpipetxprecursor),
        .IFPSCPMCHANNEL7XPIPETXSTARTBLOCK(ifpscpmchannel7xpipetxstartblock),
        .IFPSCPMCHANNEL7XPIPETXSWING(ifpscpmchannel7xpipetxswing),
        .IFPSCPMCHANNEL7XPIPETXSYNCHEADER(ifpscpmchannel7xpipetxsyncheader),
        .IFPSCPMCHANNEL8XPIPEPOWERDOWN(ifpscpmchannel8xpipepowerdown),
        .IFPSCPMCHANNEL8XPIPERXPOLARITY(ifpscpmchannel8xpiperxpolarity),
        .IFPSCPMCHANNEL8XPIPERXTERMINATION(ifpscpmchannel8xpiperxtermination),
        .IFPSCPMCHANNEL8XPIPETXCHARISK(ifpscpmchannel8xpipetxcharisk),
        .IFPSCPMCHANNEL8XPIPETXCOMPLIANCE(ifpscpmchannel8xpipetxcompliance),
        .IFPSCPMCHANNEL8XPIPETXDATA(ifpscpmchannel8xpipetxdata),
        .IFPSCPMCHANNEL8XPIPETXDATAVALID(ifpscpmchannel8xpipetxdatavalid),
        .IFPSCPMCHANNEL8XPIPETXDEEMPH(ifpscpmchannel8xpipetxdeemph),
        .IFPSCPMCHANNEL8XPIPETXDETECTRXLOOPBACK(ifpscpmchannel8xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL8XPIPETXELECIDLE(ifpscpmchannel8xpipetxelecidle),
        .IFPSCPMCHANNEL8XPIPETXMAINCURSOR(ifpscpmchannel8xpipetxmaincursor),
        .IFPSCPMCHANNEL8XPIPETXMARGIN(ifpscpmchannel8xpipetxmargin),
        .IFPSCPMCHANNEL8XPIPETXPOSTCURSOR(ifpscpmchannel8xpipetxpostcursor),
        .IFPSCPMCHANNEL8XPIPETXPRECURSOR(ifpscpmchannel8xpipetxprecursor),
        .IFPSCPMCHANNEL8XPIPETXSTARTBLOCK(ifpscpmchannel8xpipetxstartblock),
        .IFPSCPMCHANNEL8XPIPETXSWING(ifpscpmchannel8xpipetxswing),
        .IFPSCPMCHANNEL8XPIPETXSYNCHEADER(ifpscpmchannel8xpipetxsyncheader),
        .IFPSCPMCHANNEL9XPIPEPOWERDOWN(ifpscpmchannel9xpipepowerdown),
        .IFPSCPMCHANNEL9XPIPERXPOLARITY(ifpscpmchannel9xpiperxpolarity),
        .IFPSCPMCHANNEL9XPIPERXTERMINATION(ifpscpmchannel9xpiperxtermination),
        .IFPSCPMCHANNEL9XPIPETXCHARISK(ifpscpmchannel9xpipetxcharisk),
        .IFPSCPMCHANNEL9XPIPETXCOMPLIANCE(ifpscpmchannel9xpipetxcompliance),
        .IFPSCPMCHANNEL9XPIPETXDATA(ifpscpmchannel9xpipetxdata),
        .IFPSCPMCHANNEL9XPIPETXDATAVALID(ifpscpmchannel9xpipetxdatavalid),
        .IFPSCPMCHANNEL9XPIPETXDEEMPH(ifpscpmchannel9xpipetxdeemph),
        .IFPSCPMCHANNEL9XPIPETXDETECTRXLOOPBACK(ifpscpmchannel9xpipetxdetectrxloopback),
        .IFPSCPMCHANNEL9XPIPETXELECIDLE(ifpscpmchannel9xpipetxelecidle),
        .IFPSCPMCHANNEL9XPIPETXMAINCURSOR(ifpscpmchannel9xpipetxmaincursor),
        .IFPSCPMCHANNEL9XPIPETXMARGIN(ifpscpmchannel9xpipetxmargin),
        .IFPSCPMCHANNEL9XPIPETXPOSTCURSOR(ifpscpmchannel9xpipetxpostcursor),
        .IFPSCPMCHANNEL9XPIPETXPRECURSOR(ifpscpmchannel9xpipetxprecursor),
        .IFPSCPMCHANNEL9XPIPETXSTARTBLOCK(ifpscpmchannel9xpipetxstartblock),
        .IFPSCPMCHANNEL9XPIPETXSWING(ifpscpmchannel9xpipetxswing),
        .IFPSCPMCHANNEL9XPIPETXSYNCHEADER(ifpscpmchannel9xpipetxsyncheader),
        .IFPSCPMHSDPCHANNEL0XPIPERXGEARBOXSLIP(ifpscpmhsdpchannel0xpiperxgearboxslip),
        .IFPSCPMHSDPCHANNEL0XPIPERXPCSRESET(ifpscpmhsdpchannel0xpiperxpcsreset),
        .IFPSCPMHSDPCHANNEL0XPIPETXHEADER(ifpscpmhsdpchannel0xpipetxheader),
        .IFPSCPMHSDPCHANNEL0XPIPETXSEQUENCE(ifpscpmhsdpchannel0xpipetxsequence),
        .IFPSCPMHSDPCHANNEL1XPIPERXGEARBOXSLIP(ifpscpmhsdpchannel1xpiperxgearboxslip),
        .IFPSCPMHSDPCHANNEL1XPIPERXPCSRESET(ifpscpmhsdpchannel1xpiperxpcsreset),
        .IFPSCPMHSDPCHANNEL1XPIPETXHEADER(ifpscpmhsdpchannel1xpipetxheader),
        .IFPSCPMHSDPCHANNEL1XPIPETXSEQUENCE(ifpscpmhsdpchannel1xpipetxsequence),
        .IFPSCPMHSDPCHANNEL2XPIPERXGEARBOXSLIP(ifpscpmhsdpchannel2xpiperxgearboxslip),
        .IFPSCPMHSDPCHANNEL2XPIPERXPCSRESET(ifpscpmhsdpchannel2xpiperxpcsreset),
        .IFPSCPMHSDPCHANNEL2XPIPETXHEADER(ifpscpmhsdpchannel2xpipetxheader),
        .IFPSCPMHSDPCHANNEL2XPIPETXSEQUENCE(ifpscpmhsdpchannel2xpipetxsequence),
        .IFPSCPMHSDPLINKXPIPEGTRXUSRCLK(ifpscpmhsdplinkxpipegtrxusrclk),
        .IFPSCPMINTQUADXPIPEPHYREADYFRBOT(ifpscpmintquadxpipephyreadyfrbot),
        .IFPSCPMLINK0XPIPEGTPIPECLK(ifpscpmlink0xpipegtpipeclk),
        .IFPSCPMLINK0XPIPEPCIELINKREACHTARGET(ifpscpmlink0xpipepcielinkreachtarget),
        .IFPSCPMLINK0XPIPEPCIELTSSMSTATE(ifpscpmlink0xpipepcieltssmstate),
        .IFPSCPMLINK0XPIPEPCIEPERSTN(ifpscpmlink0xpipepcieperstn),
        .IFPSCPMLINK0XPIPEPHYESMADAPTATIONSAVE(ifpscpmlink0xpipephyesmadaptationsave),
        .IFPSCPMLINK0XPIPEPIPERATE(ifpscpmlink0xpipepiperate),
        .IFPSCPMLINK1XPIPEGTPIPECLK(ifpscpmlink1xpipegtpipeclk),
        .IFPSCPMLINK1XPIPEPCIELINKREACHTARGET(ifpscpmlink1xpipepcielinkreachtarget),
        .IFPSCPMLINK1XPIPEPCIELTSSMSTATE(ifpscpmlink1xpipepcieltssmstate),
        .IFPSCPMLINK1XPIPEPCIEPERSTN(ifpscpmlink1xpipepcieperstn),
        .IFPSCPMLINK1XPIPEPHYESMADAPTATIONSAVE(ifpscpmlink1xpipephyesmadaptationsave),
        .IFPSCPMLINK1XPIPEPIPERATE(ifpscpmlink1xpipepiperate),
        .CPMOSCCLKDIV2(cpmoscclkdiv2),
        .IFPSCPMCFGAXIARADDR(ifpscpmcfgaxiaraddr),
        .IFPSCPMCFGAXIARBURST(ifpscpmcfgaxiarburst),
        .IFPSCPMCFGAXIARCACHE(ifpscpmcfgaxiarcache),
        .IFPSCPMCFGAXIARID(ifpscpmcfgaxiarid),
        .IFPSCPMCFGAXIARLEN(ifpscpmcfgaxiarlen),
        .IFPSCPMCFGAXIARLOCK(ifpscpmcfgaxiarlock),
        .IFPSCPMCFGAXIARPROT(ifpscpmcfgaxiarprot),
        .IFPSCPMCFGAXIARQOS(ifpscpmcfgaxiarqos),
        .IFPSCPMCFGAXIARREGION(ifpscpmcfgaxiarregion),
        .IFPSCPMCFGAXIARSIZE(ifpscpmcfgaxiarsize),
        .IFPSCPMCFGAXIARUSER(ifpscpmcfgaxiaruser),
        .IFPSCPMCFGAXIARVALID(ifpscpmcfgaxiarvalid),
        .IFPSCPMCFGAXIAWADDR(ifpscpmcfgaxiawaddr),
        .IFPSCPMCFGAXIAWBURST(ifpscpmcfgaxiawburst),
        .IFPSCPMCFGAXIAWCACHE(ifpscpmcfgaxiawcache),
        .IFPSCPMCFGAXIAWID(ifpscpmcfgaxiawid),
        .IFPSCPMCFGAXIAWLEN(ifpscpmcfgaxiawlen),
        .IFPSCPMCFGAXIAWLOCK(ifpscpmcfgaxiawlock),
        .IFPSCPMCFGAXIAWPROT(ifpscpmcfgaxiawprot),
        .IFPSCPMCFGAXIAWQOS(ifpscpmcfgaxiawqos),
        .IFPSCPMCFGAXIAWREGION(ifpscpmcfgaxiawregion),
        .IFPSCPMCFGAXIAWSIZE(ifpscpmcfgaxiawsize),
        .IFPSCPMCFGAXIAWUSER(ifpscpmcfgaxiawuser),
        .IFPSCPMCFGAXIAWVALID(ifpscpmcfgaxiawvalid),
        .IFPSCPMCFGAXIBREADY(ifpscpmcfgaxibready),
        .IFPSCPMCFGAXIRREADY(ifpscpmcfgaxirready),
        .IFPSCPMCFGAXIWDATA(ifpscpmcfgaxiwdata),
        .IFPSCPMCFGAXIWID(ifpscpmcfgaxiwid),
        .IFPSCPMCFGAXIWLAST(ifpscpmcfgaxiwlast),
        .IFPSCPMCFGAXIWSTRB(ifpscpmcfgaxiwstrb),
        .IFPSCPMCFGAXIWUSER(ifpscpmcfgaxiwuser),
        .IFPSCPMCFGAXIWVALID(ifpscpmcfgaxiwvalid),
        .IFPSCPMCFGAXIARREADY(ifpscpmcfgaxiarready),
        .IFPSCPMCFGAXIAWREADY(ifpscpmcfgaxiawready),
        .IFPSCPMCFGAXIBID(ifpscpmcfgaxibid),
        .IFPSCPMCFGAXIBRESP(ifpscpmcfgaxibresp),
        .IFPSCPMCFGAXIBUSER(ifpscpmcfgaxibuser),
        .IFPSCPMCFGAXIBVALID(ifpscpmcfgaxibvalid),
        .IFPSCPMCFGAXIRDATA(ifpscpmcfgaxirdata),
        .IFPSCPMCFGAXIRID(ifpscpmcfgaxirid),
        .IFPSCPMCFGAXIRLAST(ifpscpmcfgaxirlast),
        .IFPSCPMCFGAXIRRESP(ifpscpmcfgaxirresp),
        .IFPSCPMCFGAXIRUSER(ifpscpmcfgaxiruser),
        .IFPSCPMCFGAXIRVALID(ifpscpmcfgaxirvalid),
        .IFPSCPMCFGAXIWREADY(ifpscpmcfgaxiwready),
        
        
        .IFPSCPMPCIEAXIARREADY(ifpscpmpcieaxiarready),
        .IFPSCPMPCIEAXIAWREADY(ifpscpmpcieaxiawready),
        .IFPSCPMPCIEAXIBID(ifpscpmpcieaxibid),
        .IFPSCPMPCIEAXIBRESP(ifpscpmpcieaxibresp),
        .IFPSCPMPCIEAXIBUSER(ifpscpmpcieaxibuser),
        .IFPSCPMPCIEAXIBVALID(ifpscpmpcieaxibvalid),
        .IFPSCPMPCIEAXIRDATA(ifpscpmpcieaxirdata),
        .IFPSCPMPCIEAXIRID(ifpscpmpcieaxirid),
        .IFPSCPMPCIEAXIRLAST(ifpscpmpcieaxirlast),
        .IFPSCPMPCIEAXIRRESP(ifpscpmpcieaxirresp),
        .IFPSCPMPCIEAXIRUSER(ifpscpmpcieaxiruser),
        .IFPSCPMPCIEAXIRVALID(ifpscpmpcieaxirvalid),
        .IFPSCPMPCIEAXIWREADY(ifpscpmpcieaxiwready),      
        .IFPSCPMPCIEAXIARADDR(ifpscpmpcieaxiaraddr),
        .IFPSCPMPCIEAXIARBURST(ifpscpmpcieaxiarburst),
        .IFPSCPMPCIEAXIARCACHE(ifpscpmpcieaxiarcache),
        .IFPSCPMPCIEAXIARID(ifpscpmpcieaxiarid),
        .IFPSCPMPCIEAXIARLEN(ifpscpmpcieaxiarlen),
        .IFPSCPMPCIEAXIARLOCK(ifpscpmpcieaxiarlock),
        .IFPSCPMPCIEAXIARPROT(ifpscpmpcieaxiarprot),
        .IFPSCPMPCIEAXIARQOS(ifpscpmpcieaxiarqos),
        .IFPSCPMPCIEAXIARREGION(ifpscpmpcieaxiarregion),
        .IFPSCPMPCIEAXIARSIZE(ifpscpmpcieaxiarsize),
        .IFPSCPMPCIEAXIARUSER(ifpscpmpcieaxiaruser),
        .IFPSCPMPCIEAXIARVALID(ifpscpmpcieaxiarvalid),
        .IFPSCPMPCIEAXIAWADDR(ifpscpmpcieaxiawaddr),
        .IFPSCPMPCIEAXIAWBURST(ifpscpmpcieaxiawburst),
        .IFPSCPMPCIEAXIAWCACHE(ifpscpmpcieaxiawcache),
        .IFPSCPMPCIEAXIAWID(ifpscpmpcieaxiawid),
        .IFPSCPMPCIEAXIAWLEN(ifpscpmpcieaxiawlen),
        .IFPSCPMPCIEAXIAWLOCK(ifpscpmpcieaxiawlock),
        .IFPSCPMPCIEAXIAWPROT(ifpscpmpcieaxiawprot),
        .IFPSCPMPCIEAXIAWQOS(ifpscpmpcieaxiawqos),
        .IFPSCPMPCIEAXIAWREGION(ifpscpmpcieaxiawregion),
        .IFPSCPMPCIEAXIAWSIZE(ifpscpmpcieaxiawsize),
        .IFPSCPMPCIEAXIAWUSER(ifpscpmpcieaxiawuser),
        .IFPSCPMPCIEAXIAWVALID(ifpscpmpcieaxiawvalid),
        .IFPSCPMPCIEAXIBREADY(ifpscpmpcieaxibready),
        .IFPSCPMPCIEAXIRREADY(ifpscpmpcieaxirready),
        .IFPSCPMPCIEAXIWDATA(ifpscpmpcieaxiwdata),
        .IFPSCPMPCIEAXIWID(ifpscpmpcieaxiwid),
        .IFPSCPMPCIEAXIWLAST(ifpscpmpcieaxiwlast),
        .IFPSCPMPCIEAXIWSTRB(ifpscpmpcieaxiwstrb),
        .IFPSCPMPCIEAXIWUSER(ifpscpmpcieaxiwuser),
        .IFPSCPMPCIEAXIWVALID(ifpscpmpcieaxiwvalid),
              
        .IFPSCPMPCSRPCRAPBEN(ifpscpmpcsrpcrapben),
        .IFPSCPMPCSRPCRDISNPICLK(ifpscpmpcsrpcrdisnpiclk),
        .IFPSCPMPCSRPCRFABRICEN(ifpscpmpcsrpcrfabricen),
        .IFPSCPMPCSRPCRGATEREG(ifpscpmpcsrpcrgatereg),
        .IFPSCPMPCSRPCRHOLDSTATE(ifpscpmpcsrpcrholdstate),
        .IFPSCPMPCSRPCRINITSTATE(ifpscpmpcsrpcrinitstate),
        .IFPSCPMPCSRPCRMEMCLR(ifpscpmpcsrpcrmemclr),
        .IFPSCPMPCSRPCRODISABLE(ifpscpmpcsrpcrodisable),
        .IFPSCPMPCSRPCRPCOMPLETE(ifpscpmpcsrpcrpcomplete),
        .IFPSCPMPCSRPCRPWRDN(ifpscpmpcsrpcrpwrdn),
        .IFPSCPMPCSRPCRSCANCLR(ifpscpmpcsrpcrscanclr),
        .IFPSCPMPCSRPCRSTARTBISR(ifpscpmpcsrpcrstartbisr),
        .IFPSCPMPCSRPCRSTARTCAL(ifpscpmpcsrpcrstartcal),
        .IFPSCPMPCSRPCRTRISTATE(ifpscpmpcsrpcrtristate),
        
        .IFPSCPMQUAD0XPIPERXMARGINREQCMD(ifpscpmquad0xpiperxmarginreqcmd),
        .IFPSCPMQUAD0XPIPERXMARGINREQLANENUM(ifpscpmquad0xpiperxmarginreqlanenum),
        .IFPSCPMQUAD0XPIPERXMARGINREQPAYLOAD(ifpscpmquad0xpiperxmarginreqpayload),
        .IFPSCPMQUAD0XPIPERXMARGINREQREQ(ifpscpmquad0xpiperxmarginreqreq),
        .IFPSCPMQUAD0XPIPERXMARGINRESACK(ifpscpmquad0xpiperxmarginresack),
        .IFPSCPMQUAD1XPIPERXMARGINREQCMD(ifpscpmquad1xpiperxmarginreqcmd),
        .IFPSCPMQUAD1XPIPERXMARGINREQLANENUM(ifpscpmquad1xpiperxmarginreqlanenum),
        .IFPSCPMQUAD1XPIPERXMARGINREQPAYLOAD(ifpscpmquad1xpiperxmarginreqpayload),
        .IFPSCPMQUAD1XPIPERXMARGINREQREQ(ifpscpmquad1xpiperxmarginreqreq),
        .IFPSCPMQUAD1XPIPERXMARGINRESACK(ifpscpmquad1xpiperxmarginresack),
        .IFPSCPMQUAD2XPIPERXMARGINREQCMD(ifpscpmquad2xpiperxmarginreqcmd),
        .IFPSCPMQUAD2XPIPERXMARGINREQLANENUM(ifpscpmquad2xpiperxmarginreqlanenum),
        .IFPSCPMQUAD2XPIPERXMARGINREQPAYLOAD(ifpscpmquad2xpiperxmarginreqpayload),
        .IFPSCPMQUAD2XPIPERXMARGINREQREQ(ifpscpmquad2xpiperxmarginreqreq),
        .IFPSCPMQUAD2XPIPERXMARGINRESACK(ifpscpmquad2xpiperxmarginresack),
        .IFPSCPMQUAD3XPIPERXMARGINREQCMD(ifpscpmquad3xpiperxmarginreqcmd),
        .IFPSCPMQUAD3XPIPERXMARGINREQLANENUM(ifpscpmquad3xpiperxmarginreqlanenum),
        .IFPSCPMQUAD3XPIPERXMARGINREQPAYLOAD(ifpscpmquad3xpiperxmarginreqpayload),
        .IFPSCPMQUAD3XPIPERXMARGINREQREQ(ifpscpmquad3xpiperxmarginreqreq),
        .IFPSCPMQUAD3XPIPERXMARGINRESACK(ifpscpmquad3xpiperxmarginresack),
        
        .LPDCPMINREFCLK(lpdcpminrefclk),
        .LPDCPMSWITCHTIMEOUTCNT(lpdcpmswitchtimeoutcnt),
        .LPDCPMTOPSWCLK(lpdcpmtopswclk),
        
        .STMEVENT(stm_event)
        <: if {$PLATFORM == "xcvu440"} { :>
        ,
        .PSPMCFROMCORE(ps_pmc_from_core),
        .PSPMCTOCORE(ps_pmc_to_core),
        .DBG0(dbg0),
        .DBG0EXT(dbg0_ext),
        .DBG1(dbg1),
        .DBG1EXT(dbg1_ext),
        .DBG2(dbg2),
        .DBG2EXT(dbg2_ext),
        .DBG3(dbg3),
        .DBG3EXT(dbg3_ext),
        .DBG4(dbg4),
        .DBG4EXT(dbg4_ext),
        .DBGSEL(dbg_sel)
        <: } :>
    );

generate
if (C_CPM_PERIPHERAL_EN > 0) begin 

    CPM CPM_INST (
      .CPMDPLLPCIE0USERCLK(cpmdpllpcie0userclk_loc),
      .CPMDPLLPCIE1USERCLK(cpmdpllpcie1userclk_loc),
      .IFEXTPLPCIE0CFGHPOCFGCCIXEDRDATARATECHANGEREQ(ifextplpcie0cfghpocfgccixedrdataratechangereq),
      .IFEXTPLPCIE0CFGHPOCFGCURRENTSPEED(ifextplpcie0cfghpocfgcurrentspeed),
      .IFEXTPLPCIE0CFGHPOCFGEDRENABLE(ifextplpcie0cfghpocfgedrenable),
      .IFEXTPLPCIE0CFGHPOCFGERRCOROUT(ifextplpcie0cfghpocfgerrcorout),
      .IFEXTPLPCIE0CFGHPOCFGERRFATALOUT(ifextplpcie0cfghpocfgerrfatalout),
      .IFEXTPLPCIE0CFGHPOCFGERRNONFATALOUT(ifextplpcie0cfghpocfgerrnonfatalout),
      .IFEXTPLPCIE0CFGHPOCFGEXTFUNCTIONNUMBER(ifextplpcie0cfghpocfgextfunctionnumber),
      .IFEXTPLPCIE0CFGHPOCFGEXTREADRECEIVED(ifextplpcie0cfghpocfgextreadreceived),
      .IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER(ifextplpcie0cfghpocfgextregisternumber),
      .IFEXTPLPCIE0CFGHPOCFGEXTWRITEBYTEENABLE(ifextplpcie0cfghpocfgextwritebyteenable),
      .IFEXTPLPCIE0CFGHPOCFGEXTWRITEDATA(ifextplpcie0cfghpocfgextwritedata),
      .IFEXTPLPCIE0CFGHPOCFGEXTWRITERECEIVED(ifextplpcie0cfghpocfgextwritereceived),
      .IFEXTPLPCIE0CFGHPOCFGFCNPD(ifextplpcie0cfghpocfgfcnpd),
      .IFEXTPLPCIE0CFGHPOCFGFCNPDSCALE(ifextplpcie0cfghpocfgfcnpdscale),
      .IFEXTPLPCIE0CFGHPOCFGFCNPH(ifextplpcie0cfghpocfgfcnph),
      .IFEXTPLPCIE0CFGHPOCFGFCNPHSCALE(ifextplpcie0cfghpocfgfcnphscale),
      .IFEXTPLPCIE0CFGHPOCFGFCPD(ifextplpcie0cfghpocfgfcpd),
      .IFEXTPLPCIE0CFGHPOCFGFCPDSCALE(ifextplpcie0cfghpocfgfcpdscale),
      .IFEXTPLPCIE0CFGHPOCFGFCPH(ifextplpcie0cfghpocfgfcph),
      .IFEXTPLPCIE0CFGHPOCFGFCPHSCALE(ifextplpcie0cfghpocfgfcphscale),
      .IFEXTPLPCIE0CFGHPOCFGHOTRESETOUT(ifextplpcie0cfghpocfghotresetout),
      .IFEXTPLPCIE0CFGHPOCFGINTERRUPTSENT(ifextplpcie0cfghpocfginterruptsent),
      .IFEXTPLPCIE0CFGHPOCFGLINKPOWERSTATE(ifextplpcie0cfghpocfglinkpowerstate),
      .IFEXTPLPCIE0CFGHPOCFGLOCALERROROUT(ifextplpcie0cfghpocfglocalerrorout),
      .IFEXTPLPCIE0CFGHPOCFGLOCALERRORVALID(ifextplpcie0cfghpocfglocalerrorvalid),
      .IFEXTPLPCIE0CFGHPOCFGLTSSMSTATE(ifextplpcie0cfghpocfgltssmstate),
      .IFEXTPLPCIE0CFGHPOCFGMGMTREADDATA(ifextplpcie0cfghpocfgmgmtreaddata),
      .IFEXTPLPCIE0CFGHPOCFGMGMTREADWRITEDONE(ifextplpcie0cfghpocfgmgmtreadwritedone),
      .IFEXTPLPCIE0CFGHPOCFGNEGOTIATEDWIDTH(ifextplpcie0cfghpocfgnegotiatedwidth),
      .IFEXTPLPCIE0CFGHPOCFGPASIDENABLE(ifextplpcie0cfghpocfgpasidenable),
      .IFEXTPLPCIE0CFGHPOCFGPASIDEXECPERMISSIONENABLE(ifextplpcie0cfghpocfgpasidexecpermissionenable),
      .IFEXTPLPCIE0CFGHPOCFGPASIDPRIVILMODEENABLE(ifextplpcie0cfghpocfgpasidprivilmodeenable),
      .IFEXTPLPCIE0CFGHPOCFGPHYLINKDOWN(ifextplpcie0cfghpocfgphylinkdown),
      .IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS(ifextplpcie0cfghpocfgphylinkstatus),
      .IFEXTPLPCIE0CFGHPOCFGPLSTATUSCHANGE(ifextplpcie0cfghpocfgplstatuschange),
      .IFEXTPLPCIE0CFGHPOCFGPOWERSTATECHANGEINTERRUPT(ifextplpcie0cfghpocfgpowerstatechangeinterrupt),
      .IFEXTPLPCIE0CFGHPOCFGRXPMSTATE(ifextplpcie0cfghpocfgrxpmstate),
      .IFEXTPLPCIE0CFGHPOCFGTXPMSTATE(ifextplpcie0cfghpocfgtxpmstate),
      .IFEXTPLPCIE0CFGLPOCFG10BTAGREQUESTERENABLE(ifextplpcie0cfglpocfg10btagrequesterenable),
      .IFEXTPLPCIE0CFGLPOCFGATOMICREQUESTERENABLE(ifextplpcie0cfglpocfgatomicrequesterenable),
      .IFEXTPLPCIE0CFGLPOCFGEXTTAGENABLE(ifextplpcie0cfglpocfgexttagenable),
      .IFEXTPLPCIE0CFGLPOCFGFCCPLD(ifextplpcie0cfglpocfgfccpld),
      .IFEXTPLPCIE0CFGLPOCFGFCCPLDSCALE(ifextplpcie0cfglpocfgfccpldscale),
      .IFEXTPLPCIE0CFGLPOCFGFCCPLH(ifextplpcie0cfglpocfgfccplh),
      .IFEXTPLPCIE0CFGLPOCFGFCCPLHSCALE(ifextplpcie0cfglpocfgfccplhscale),
      .IFEXTPLPCIE0CFGLPOCFGFLRINPROCESS(ifextplpcie0cfglpocfgflrinprocess),
      .IFEXTPLPCIE0CFGLPOCFGFUNCTIONPOWERSTATE(ifextplpcie0cfglpocfgfunctionpowerstate),
      .IFEXTPLPCIE0CFGLPOCFGFUNCTIONSTATUS(ifextplpcie0cfglpocfgfunctionstatus),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIDATA(ifextplpcie0cfglpocfginterruptmsidata),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIENABLE(ifextplpcie0cfglpocfginterruptmsienable),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIFAIL(ifextplpcie0cfglpocfginterruptmsifail),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIMASKUPDATE(ifextplpcie0cfglpocfginterruptmsimaskupdate),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIMMENABLE(ifextplpcie0cfglpocfginterruptmsimmenable),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSISENT(ifextplpcie0cfglpocfginterruptmsisent),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIXENABLE(ifextplpcie0cfglpocfginterruptmsixenable),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIXMASK(ifextplpcie0cfglpocfginterruptmsixmask),
      .IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIXVECPENDINGSTATUS(ifextplpcie0cfglpocfginterruptmsixvecpendingstatus),
      .IFEXTPLPCIE0CFGLPOCFGMAXPAYLOAD(ifextplpcie0cfglpocfgmaxpayload),
      .IFEXTPLPCIE0CFGLPOCFGMAXREADREQ(ifextplpcie0cfglpocfgmaxreadreq),
      .IFEXTPLPCIE0CFGLPOCFGMSGRECEIVED(ifextplpcie0cfglpocfgmsgreceived),
      .IFEXTPLPCIE0CFGLPOCFGMSGRECEIVEDDATA(ifextplpcie0cfglpocfgmsgreceiveddata),
      .IFEXTPLPCIE0CFGLPOCFGMSGRECEIVEDTYPE(ifextplpcie0cfglpocfgmsgreceivedtype),
      .IFEXTPLPCIE0CFGLPOCFGMSGTRANSMITDONE(ifextplpcie0cfglpocfgmsgtransmitdone),
      .IFEXTPLPCIE0CFGLPOCFGRCBSTATUS(ifextplpcie0cfglpocfgrcbstatus),
      .IFEXTPLPCIE0CFGLPOCFGTPHREQUESTERENABLE(ifextplpcie0cfglpocfgtphrequesterenable),
      .IFEXTPLPCIE0CFGLPOCFGTPHSTMODE(ifextplpcie0cfglpocfgtphstmode),
      .IFEXTPLPCIE0CFGLPOCFGVC1ENABLE(ifextplpcie0cfglpocfgvc1enable),
      .IFEXTPLPCIE0CFGLPOCFGVC1NEGOTIATIONPENDING(ifextplpcie0cfglpocfgvc1negotiationpending),
      .IFCPMPCIEADPLLCPMDPLL0RSTN(ifcpmpcieadpllcpmdpll0rstn),
      .IFCPMPCIEADPLLCPMDPLL1RSTN(ifcpmpcieadpllcpmdpll1rstn),
      .IFCPMPLISRCORREVENT(ifcpmplisrcorrevent),
      .IFCPMPLISRMISCEVENT(ifcpmplisrmiscevent),
      .IFCPMPLISRUNCORREVENT(ifcpmplisruncorrevent),
      .IFCPMPSAXI0ARADDR(ifcpmpsaxi0araddr),
      .IFCPMPSAXI0ARBURST(ifcpmpsaxi0arburst),
      .IFCPMPSAXI0ARCACHE(ifcpmpsaxi0arcache),
      .IFCPMPSAXI0ARID(ifcpmpsaxi0arid),
      .IFCPMPSAXI0ARLEN(ifcpmpsaxi0arlen),
      .IFCPMPSAXI0ARLOCK(ifcpmpsaxi0arlock),
      .IFCPMPSAXI0ARPROT(ifcpmpsaxi0arprot),
      .IFCPMPSAXI0ARQOS(ifcpmpsaxi0arqos),
      .IFCPMPSAXI0ARREGION(ifcpmpsaxi0arregion),
      .IFCPMPSAXI0ARSIZE(ifcpmpsaxi0arsize),
      .IFCPMPSAXI0ARUSER(ifcpmpsaxi0aruser),
      .IFCPMPSAXI0ARVALID(ifcpmpsaxi0arvalid),
      .IFCPMPSAXI0AWADDR(ifcpmpsaxi0awaddr),
      .IFCPMPSAXI0AWBURST(ifcpmpsaxi0awburst),
      .IFCPMPSAXI0AWCACHE(ifcpmpsaxi0awcache),
      .IFCPMPSAXI0AWID(ifcpmpsaxi0awid),
      .IFCPMPSAXI0AWLEN(ifcpmpsaxi0awlen),
      .IFCPMPSAXI0AWLOCK(ifcpmpsaxi0awlock),
      .IFCPMPSAXI0AWPROT(ifcpmpsaxi0awprot),
      .IFCPMPSAXI0AWQOS(ifcpmpsaxi0awqos),
      .IFCPMPSAXI0AWREGION(ifcpmpsaxi0awregion),
      .IFCPMPSAXI0AWSIZE(ifcpmpsaxi0awsize),
      .IFCPMPSAXI0AWUSER(ifcpmpsaxi0awuser),
      .IFCPMPSAXI0AWVALID(ifcpmpsaxi0awvalid),
      .IFCPMPSAXI0BREADY(ifcpmpsaxi0bready),
      .IFCPMPSAXI0RREADY(ifcpmpsaxi0rready),
      .IFCPMPSAXI0WDATA(ifcpmpsaxi0wdata),
      .IFCPMPSAXI0WID(ifcpmpsaxi0wid),
      .IFCPMPSAXI0WLAST(ifcpmpsaxi0wlast),
      .IFCPMPSAXI0WSTRB(ifcpmpsaxi0wstrb),
      .IFCPMPSAXI0WUSER(ifcpmpsaxi0wuser),
      .IFCPMPSAXI0WVALID(ifcpmpsaxi0wvalid),
      .IFCPMPSAXI1ARADDR(ifcpmpsaxi1araddr),
      .IFCPMPSAXI1ARBURST(ifcpmpsaxi1arburst),
      .IFCPMPSAXI1ARCACHE(ifcpmpsaxi1arcache),
      .IFCPMPSAXI1ARID(ifcpmpsaxi1arid),
      .IFCPMPSAXI1ARLEN(ifcpmpsaxi1arlen),
      .IFCPMPSAXI1ARLOCK(ifcpmpsaxi1arlock),
      .IFCPMPSAXI1ARPROT(ifcpmpsaxi1arprot),
      .IFCPMPSAXI1ARQOS(ifcpmpsaxi1arqos),
      .IFCPMPSAXI1ARREGION(ifcpmpsaxi1arregion),
      .IFCPMPSAXI1ARSIZE(ifcpmpsaxi1arsize),
      .IFCPMPSAXI1ARUSER(ifcpmpsaxi1aruser),
      .IFCPMPSAXI1ARVALID(ifcpmpsaxi1arvalid),
      .IFCPMPSAXI1AWADDR(ifcpmpsaxi1awaddr),
      .IFCPMPSAXI1AWBURST(ifcpmpsaxi1awburst),
      .IFCPMPSAXI1AWCACHE(ifcpmpsaxi1awcache),
      .IFCPMPSAXI1AWID(ifcpmpsaxi1awid),
      .IFCPMPSAXI1AWLEN(ifcpmpsaxi1awlen),
      .IFCPMPSAXI1AWLOCK(ifcpmpsaxi1awlock),
      .IFCPMPSAXI1AWPROT(ifcpmpsaxi1awprot),
      .IFCPMPSAXI1AWQOS(ifcpmpsaxi1awqos),
      .IFCPMPSAXI1AWREGION(ifcpmpsaxi1awregion),
      .IFCPMPSAXI1AWSIZE(ifcpmpsaxi1awsize),
      .IFCPMPSAXI1AWUSER(ifcpmpsaxi1awuser),
      .IFCPMPSAXI1AWVALID(ifcpmpsaxi1awvalid),
      .IFCPMPSAXI1BREADY(ifcpmpsaxi1bready),
      .IFCPMPSAXI1RREADY(ifcpmpsaxi1rready),
      .IFCPMPSAXI1WDATA(ifcpmpsaxi1wdata),
      .IFCPMPSAXI1WID(ifcpmpsaxi1wid),
      .IFCPMPSAXI1WLAST(ifcpmpsaxi1wlast),
      .IFCPMPSAXI1WSTRB(ifcpmpsaxi1wstrb),
      .IFCPMPSAXI1WUSER(ifcpmpsaxi1wuser),
      .IFCPMPSAXI1WVALID(ifcpmpsaxi1wvalid),
      .IFCPMPSISRCORREVENT(ifcpmpsisrcorrevent),
      .IFCPMPSISRMISCEVENT(ifcpmpsisrmiscevent),
      .IFCPMPSISRUNCORREVENT(ifcpmpsisruncorrevent),
      .IFCPMXPIPECHANNEL0XPIPEPOWERDOWN(xpipe_pipe_ch0_powerdown),
      .IFCPMXPIPECHANNEL0XPIPERXPOLARITY(xpipe_pipe_ch0_rxpolarity),
      .IFCPMXPIPECHANNEL0XPIPERXTERMINATION(xpipe_pipe_ch0_rxtermination),
      .IFCPMXPIPECHANNEL0XPIPETXCHARISK(xpipe_pipe_ch0_txcharisk),
      .IFCPMXPIPECHANNEL0XPIPETXCOMPLIANCE(xpipe_pipe_ch0_txcompliance),
      .IFCPMXPIPECHANNEL0XPIPETXDATA(xpipe_pipe_ch0_txdata),
      .IFCPMXPIPECHANNEL0XPIPETXDATAVALID(xpipe_pipe_ch0_txdatavalid),
      .IFCPMXPIPECHANNEL0XPIPETXDEEMPH(xpipe_pipe_ch0_txdeemph),
      .IFCPMXPIPECHANNEL0XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch0_txdetectrxloopback),
      .IFCPMXPIPECHANNEL0XPIPETXELECIDLE(xpipe_pipe_ch0_txelecidle),
      .IFCPMXPIPECHANNEL0XPIPETXMAINCURSOR(xpipe_pipe_ch0_txmaincursor),
      .IFCPMXPIPECHANNEL0XPIPETXMARGIN(xpipe_pipe_ch0_txmargin),
      .IFCPMXPIPECHANNEL0XPIPETXPOSTCURSOR(xpipe_pipe_ch0_txpostcursor),
      .IFCPMXPIPECHANNEL0XPIPETXPRECURSOR(xpipe_pipe_ch0_txprecursor),
      .IFCPMXPIPECHANNEL0XPIPETXSTARTBLOCK(xpipe_pipe_ch0_txstartblock),
      .IFCPMXPIPECHANNEL0XPIPETXSWING(xpipe_pipe_ch0_txswing),
      .IFCPMXPIPECHANNEL0XPIPETXSYNCHEADER(xpipe_pipe_ch0_txsyncheader),
      .IFCPMXPIPECHANNEL1XPIPERXPOLARITY(xpipe_pipe_ch1_rxpolarity),
      .IFCPMXPIPECHANNEL1XPIPERXTERMINATION(xpipe_pipe_ch1_rxtermination),
      .IFCPMXPIPECHANNEL1XPIPETXCHARISK(xpipe_pipe_ch1_txcharisk),
      .IFCPMXPIPECHANNEL1XPIPETXCOMPLIANCE(xpipe_pipe_ch1_txcompliance),
      .IFCPMXPIPECHANNEL1XPIPETXDATA(xpipe_pipe_ch1_txdata),
      .IFCPMXPIPECHANNEL1XPIPETXDATAVALID(xpipe_pipe_ch1_txdatavalid),
      .IFCPMXPIPECHANNEL1XPIPETXDEEMPH(xpipe_pipe_ch1_txdeemph),
      .IFCPMXPIPECHANNEL1XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch1_txdetectrxloopback),
      .IFCPMXPIPECHANNEL1XPIPETXELECIDLE(xpipe_pipe_ch1_txelecidle),
      .IFCPMXPIPECHANNEL1XPIPETXMAINCURSOR(xpipe_pipe_ch1_txmaincursor),
      .IFCPMXPIPECHANNEL1XPIPETXMARGIN(xpipe_pipe_ch1_txmargin),
      .IFCPMXPIPECHANNEL1XPIPETXPOSTCURSOR(xpipe_pipe_ch1_txpostcursor),
      .IFCPMXPIPECHANNEL1XPIPETXPRECURSOR(xpipe_pipe_ch1_txprecursor),
      .IFCPMXPIPECHANNEL1XPIPETXSTARTBLOCK(xpipe_pipe_ch1_txstartblock),
      .IFCPMXPIPECHANNEL1XPIPETXSWING(xpipe_pipe_ch1_txswing),
      .IFCPMXPIPECHANNEL1XPIPETXSYNCHEADER(xpipe_pipe_ch1_txsyncheader),
      .IFCPMXPIPECHANNEL2XPIPEPOWERDOWN(xpipe_pipe_ch2_powerdown),
      .IFCPMXPIPECHANNEL2XPIPERXPOLARITY(xpipe_pipe_ch2_rxpolarity),
      .IFCPMXPIPECHANNEL2XPIPERXTERMINATION(xpipe_pipe_ch2_rxtermination),
      .IFCPMXPIPECHANNEL2XPIPETXCHARISK(xpipe_pipe_ch2_txcharisk),
      .IFCPMXPIPECHANNEL2XPIPETXCOMPLIANCE(xpipe_pipe_ch2_txcompliance),
      .IFCPMXPIPECHANNEL2XPIPETXDATA(xpipe_pipe_ch2_txdata),
      .IFCPMXPIPECHANNEL2XPIPETXDATAVALID(xpipe_pipe_ch2_txdatavalid),
      .IFCPMXPIPECHANNEL2XPIPETXDEEMPH(xpipe_pipe_ch2_txdeemph),
      .IFCPMXPIPECHANNEL2XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch2_txdetectrxloopback),
      .IFCPMXPIPECHANNEL2XPIPETXELECIDLE(xpipe_pipe_ch2_txelecidle),
      .IFCPMXPIPECHANNEL2XPIPETXMAINCURSOR(xpipe_pipe_ch2_txmaincursor),
      .IFCPMXPIPECHANNEL2XPIPETXMARGIN(xpipe_pipe_ch2_txmargin),
      .IFCPMXPIPECHANNEL2XPIPETXPOSTCURSOR(xpipe_pipe_ch2_txpostcursor),
      .IFCPMXPIPECHANNEL2XPIPETXPRECURSOR(xpipe_pipe_ch2_txprecursor),
      .IFCPMXPIPECHANNEL2XPIPETXSTARTBLOCK(xpipe_pipe_ch2_txstartblock),
      .IFCPMXPIPECHANNEL2XPIPETXSWING(xpipe_pipe_ch2_txswing),
      .IFCPMXPIPECHANNEL2XPIPETXSYNCHEADER(xpipe_pipe_ch2_txsyncheader),
      .IFCPMXPIPECHANNEL3XPIPEPOWERDOWN(xpipe_pipe_ch3_powerdown),
      .IFCPMXPIPECHANNEL3XPIPERXPOLARITY(xpipe_pipe_ch3_rxpolarity),
      .IFCPMXPIPECHANNEL3XPIPERXTERMINATION(xpipe_pipe_ch3_rxtermination),
      .IFCPMXPIPECHANNEL3XPIPETXCHARISK(xpipe_pipe_ch3_txcharisk),
      .IFCPMXPIPECHANNEL3XPIPETXCOMPLIANCE(xpipe_pipe_ch3_txcompliance),
      .IFCPMXPIPECHANNEL3XPIPETXDATA(xpipe_pipe_ch3_txdata),
      .IFCPMXPIPECHANNEL3XPIPETXDATAVALID(xpipe_pipe_ch3_txdatavalid),
      .IFCPMXPIPECHANNEL3XPIPETXDEEMPH(xpipe_pipe_ch3_txdeemph),
      .IFCPMXPIPECHANNEL3XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch3_txdetectrxloopback),
      .IFCPMXPIPECHANNEL3XPIPETXELECIDLE(xpipe_pipe_ch3_txelecidle),
      .IFCPMXPIPECHANNEL3XPIPETXMAINCURSOR(xpipe_pipe_ch3_txmaincursor),
      .IFCPMXPIPECHANNEL3XPIPETXMARGIN(xpipe_pipe_ch3_txmargin),
      .IFCPMXPIPECHANNEL3XPIPETXPOSTCURSOR(xpipe_pipe_ch3_txpostcursor),
      .IFCPMXPIPECHANNEL3XPIPETXPRECURSOR(xpipe_pipe_ch3_txprecursor),
      .IFCPMXPIPECHANNEL3XPIPETXSTARTBLOCK(xpipe_pipe_ch3_txstartblock),
      .IFCPMXPIPECHANNEL3XPIPETXSWING(xpipe_pipe_ch3_txswing),
      .IFCPMXPIPECHANNEL3XPIPETXSYNCHEADER(xpipe_pipe_ch3_txsyncheader),
      .IFCPMXPIPECHANNEL4XPIPEPOWERDOWN(xpipe_pipe_ch4_powerdown),
      .IFCPMXPIPECHANNEL4XPIPERXPOLARITY(xpipe_pipe_ch4_rxpolarity),
      .IFCPMXPIPECHANNEL4XPIPERXTERMINATION(xpipe_pipe_ch4_rxtermination),
      .IFCPMXPIPECHANNEL4XPIPETXCHARISK(xpipe_pipe_ch4_txcharisk),
      .IFCPMXPIPECHANNEL4XPIPETXCOMPLIANCE(xpipe_pipe_ch4_txcompliance),
      .IFCPMXPIPECHANNEL4XPIPETXDATA(xpipe_pipe_ch4_txdata),
      .IFCPMXPIPECHANNEL4XPIPETXDATAVALID(xpipe_pipe_ch4_txdatavalid),
      .IFCPMXPIPECHANNEL4XPIPETXDEEMPH(xpipe_pipe_ch4_txdeemph),
      .IFCPMXPIPECHANNEL4XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch4_txdetectrxloopback),
      .IFCPMXPIPECHANNEL4XPIPETXELECIDLE(xpipe_pipe_ch4_txelecidle),
      .IFCPMXPIPECHANNEL4XPIPETXMAINCURSOR(xpipe_pipe_ch4_txmaincursor),
      .IFCPMXPIPECHANNEL4XPIPETXMARGIN(xpipe_pipe_ch4_txmargin),
      .IFCPMXPIPECHANNEL4XPIPETXPOSTCURSOR(xpipe_pipe_ch4_txpostcursor),
      .IFCPMXPIPECHANNEL4XPIPETXPRECURSOR(xpipe_pipe_ch4_txprecursor),
      .IFCPMXPIPECHANNEL4XPIPETXSTARTBLOCK(xpipe_pipe_ch4_txstartblock),
      .IFCPMXPIPECHANNEL4XPIPETXSWING(xpipe_pipe_ch4_txswing),
      .IFCPMXPIPECHANNEL4XPIPETXSYNCHEADER(xpipe_pipe_ch4_txsyncheader),
      .IFCPMXPIPECHANNEL5XPIPEPOWERDOWN(xpipe_pipe_ch5_powerdown),
      .IFCPMXPIPECHANNEL5XPIPERXPOLARITY(xpipe_pipe_ch5_rxpolarity),
      .IFCPMXPIPECHANNEL5XPIPERXTERMINATION(xpipe_pipe_ch5_rxtermination),
      .IFCPMXPIPECHANNEL5XPIPETXCHARISK(xpipe_pipe_ch5_txcharisk),
      .IFCPMXPIPECHANNEL5XPIPETXCOMPLIANCE(xpipe_pipe_ch5_txcompliance),
      .IFCPMXPIPECHANNEL5XPIPETXDATA(xpipe_pipe_ch5_txdata),
      .IFCPMXPIPECHANNEL5XPIPETXDATAVALID(xpipe_pipe_ch5_txdatavalid),
      .IFCPMXPIPECHANNEL5XPIPETXDEEMPH(xpipe_pipe_ch5_txdeemph),
      .IFCPMXPIPECHANNEL5XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch5_txdetectrxloopback),
      .IFCPMXPIPECHANNEL5XPIPETXELECIDLE(xpipe_pipe_ch5_txelecidle),
      .IFCPMXPIPECHANNEL5XPIPETXMAINCURSOR(xpipe_pipe_ch5_txmaincursor),
      .IFCPMXPIPECHANNEL5XPIPETXMARGIN(xpipe_pipe_ch5_txmargin),
      .IFCPMXPIPECHANNEL5XPIPETXPOSTCURSOR(xpipe_pipe_ch5_txpostcursor),
      .IFCPMXPIPECHANNEL5XPIPETXPRECURSOR(xpipe_pipe_ch5_txprecursor),
      .IFCPMXPIPECHANNEL5XPIPETXSTARTBLOCK(xpipe_pipe_ch5_txstartblock),
      .IFCPMXPIPECHANNEL5XPIPETXSWING(xpipe_pipe_ch5_txswing),
      .IFCPMXPIPECHANNEL5XPIPETXSYNCHEADER(xpipe_pipe_ch5_txsyncheader),
      .IFCPMXPIPECHANNEL6XPIPEPOWERDOWN(xpipe_pipe_ch6_powerdown),
      .IFCPMXPIPECHANNEL6XPIPERXPOLARITY(xpipe_pipe_ch6_rxpolarity),
      .IFCPMXPIPECHANNEL6XPIPERXTERMINATION(xpipe_pipe_ch6_rxtermination),
      .IFCPMXPIPECHANNEL6XPIPETXCHARISK(xpipe_pipe_ch6_txcharisk),
      .IFCPMXPIPECHANNEL6XPIPETXCOMPLIANCE(xpipe_pipe_ch6_txcompliance),
      .IFCPMXPIPECHANNEL6XPIPETXDATA(xpipe_pipe_ch6_txdata),
      .IFCPMXPIPECHANNEL6XPIPETXDATAVALID(xpipe_pipe_ch6_txdatavalid),
      .IFCPMXPIPECHANNEL6XPIPETXDEEMPH(xpipe_pipe_ch6_txdeemph),
      .IFCPMXPIPECHANNEL6XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch6_txdetectrxloopback),
      .IFCPMXPIPECHANNEL6XPIPETXELECIDLE(xpipe_pipe_ch6_txelecidle),
      .IFCPMXPIPECHANNEL6XPIPETXMAINCURSOR(xpipe_pipe_ch6_txmaincursor),
      .IFCPMXPIPECHANNEL6XPIPETXMARGIN(xpipe_pipe_ch6_txmargin),
      .IFCPMXPIPECHANNEL6XPIPETXPOSTCURSOR(xpipe_pipe_ch6_txpostcursor),
      .IFCPMXPIPECHANNEL6XPIPETXPRECURSOR(xpipe_pipe_ch6_txprecursor),
      .IFCPMXPIPECHANNEL6XPIPETXSTARTBLOCK(xpipe_pipe_ch6_txstartblock),
      .IFCPMXPIPECHANNEL6XPIPETXSWING(xpipe_pipe_ch6_txswing),
      .IFCPMXPIPECHANNEL6XPIPETXSYNCHEADER(xpipe_pipe_ch6_txsyncheader),
      .IFCPMXPIPECHANNEL7XPIPEPOWERDOWN(xpipe_pipe_ch7_powerdown),
      .IFCPMXPIPECHANNEL7XPIPERXPOLARITY(xpipe_pipe_ch7_rxpolarity),
      .IFCPMXPIPECHANNEL7XPIPERXTERMINATION(xpipe_pipe_ch7_rxtermination),
      .IFCPMXPIPECHANNEL7XPIPETXCHARISK(xpipe_pipe_ch7_txcharisk),
      .IFCPMXPIPECHANNEL7XPIPETXCOMPLIANCE(xpipe_pipe_ch7_txcompliance),
      .IFCPMXPIPECHANNEL7XPIPETXDATA(xpipe_pipe_ch7_txdata),
      .IFCPMXPIPECHANNEL7XPIPETXDATAVALID(xpipe_pipe_ch7_txdatavalid),
      .IFCPMXPIPECHANNEL7XPIPETXDEEMPH(xpipe_pipe_ch7_txdeemph),
      .IFCPMXPIPECHANNEL7XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch7_txdetectrxloopback),
      .IFCPMXPIPECHANNEL7XPIPETXELECIDLE(xpipe_pipe_ch7_txelecidle),
      .IFCPMXPIPECHANNEL7XPIPETXMAINCURSOR(xpipe_pipe_ch7_txmaincursor),
      .IFCPMXPIPECHANNEL7XPIPETXMARGIN(xpipe_pipe_ch7_txmargin),
      .IFCPMXPIPECHANNEL7XPIPETXPOSTCURSOR(xpipe_pipe_ch7_txpostcursor),
      .IFCPMXPIPECHANNEL7XPIPETXPRECURSOR(xpipe_pipe_ch7_txprecursor),
      .IFCPMXPIPECHANNEL7XPIPETXSTARTBLOCK(xpipe_pipe_ch7_txstartblock),
      .IFCPMXPIPECHANNEL7XPIPETXSWING(xpipe_pipe_ch7_txswing),
      .IFCPMXPIPECHANNEL7XPIPETXSYNCHEADER(xpipe_pipe_ch7_txsyncheader),
      .IFCPMXPIPECHANNEL8XPIPEPOWERDOWN(xpipe_pipe_ch8_powerdown),
      .IFCPMXPIPECHANNEL8XPIPERXPOLARITY(xpipe_pipe_ch8_rxpolarity),
      .IFCPMXPIPECHANNEL8XPIPERXTERMINATION(xpipe_pipe_ch8_rxtermination),
      .IFCPMXPIPECHANNEL8XPIPETXCHARISK(xpipe_pipe_ch8_txcharisk),
      .IFCPMXPIPECHANNEL8XPIPETXCOMPLIANCE(xpipe_pipe_ch8_txcompliance),
      .IFCPMXPIPECHANNEL8XPIPETXDATA(xpipe_pipe_ch8_txdata),
      .IFCPMXPIPECHANNEL8XPIPETXDATAVALID(xpipe_pipe_ch8_txdatavalid),
      .IFCPMXPIPECHANNEL8XPIPETXDEEMPH(xpipe_pipe_ch8_txdeemph),
      .IFCPMXPIPECHANNEL8XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch8_txdetectrxloopback),
      .IFCPMXPIPECHANNEL8XPIPETXELECIDLE(xpipe_pipe_ch8_txelecidle),
      .IFCPMXPIPECHANNEL8XPIPETXMAINCURSOR(xpipe_pipe_ch8_txmaincursor),
      .IFCPMXPIPECHANNEL8XPIPETXMARGIN(xpipe_pipe_ch8_txmargin),
      .IFCPMXPIPECHANNEL8XPIPETXPOSTCURSOR(xpipe_pipe_ch8_txpostcursor),
      .IFCPMXPIPECHANNEL8XPIPETXPRECURSOR(xpipe_pipe_ch8_txprecursor),
      .IFCPMXPIPECHANNEL8XPIPETXSTARTBLOCK(xpipe_pipe_ch8_txstartblock),
      .IFCPMXPIPECHANNEL8XPIPETXSWING(xpipe_pipe_ch8_txswing),
      .IFCPMXPIPECHANNEL8XPIPETXSYNCHEADER(xpipe_pipe_ch8_txsyncheader),
      .IFCPMXPIPECHANNEL9XPIPEPOWERDOWN(xpipe_pipe_ch9_powerdown),
      .IFCPMXPIPECHANNEL9XPIPERXPOLARITY(xpipe_pipe_ch9_rxpolarity),
      .IFCPMXPIPECHANNEL9XPIPERXTERMINATION(xpipe_pipe_ch9_rxtermination),
      .IFCPMXPIPECHANNEL9XPIPETXCHARISK(xpipe_pipe_ch9_txcharisk),
      .IFCPMXPIPECHANNEL9XPIPETXCOMPLIANCE(xpipe_pipe_ch9_txcompliance),
      .IFCPMXPIPECHANNEL9XPIPETXDATA(xpipe_pipe_ch9_txdata),
      .IFCPMXPIPECHANNEL9XPIPETXDATAVALID(xpipe_pipe_ch9_txdatavalid),
      .IFCPMXPIPECHANNEL9XPIPETXDEEMPH(xpipe_pipe_ch9_txdeemph),
      .IFCPMXPIPECHANNEL9XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch9_txdetectrxloopback),
      .IFCPMXPIPECHANNEL9XPIPETXELECIDLE(xpipe_pipe_ch9_txelecidle),
      .IFCPMXPIPECHANNEL9XPIPETXMAINCURSOR(xpipe_pipe_ch9_txmaincursor),
      .IFCPMXPIPECHANNEL9XPIPETXMARGIN(xpipe_pipe_ch9_txmargin),
      .IFCPMXPIPECHANNEL9XPIPETXPOSTCURSOR(xpipe_pipe_ch9_txpostcursor),
      .IFCPMXPIPECHANNEL9XPIPETXPRECURSOR(xpipe_pipe_ch9_txprecursor),
      .IFCPMXPIPECHANNEL9XPIPETXSTARTBLOCK(xpipe_pipe_ch9_txstartblock),
      .IFCPMXPIPECHANNEL9XPIPETXSWING(xpipe_pipe_ch9_txswing),
      .IFCPMXPIPECHANNEL9XPIPETXSYNCHEADER(xpipe_pipe_ch9_txsyncheader),      
      .IFCPMXPIPECHANNEL10XPIPEPOWERDOWN(xpipe_pipe_ch10_powerdown),
      .IFCPMXPIPECHANNEL10XPIPERXPOLARITY(xpipe_pipe_ch10_rxpolarity),
      .IFCPMXPIPECHANNEL10XPIPERXTERMINATION(xpipe_pipe_ch10_rxtermination),
      .IFCPMXPIPECHANNEL10XPIPETXCHARISK(xpipe_pipe_ch10_txcharisk),
      .IFCPMXPIPECHANNEL10XPIPETXCOMPLIANCE(xpipe_pipe_ch10_txcompliance),
      .IFCPMXPIPECHANNEL10XPIPETXDATA(xpipe_pipe_ch10_txdata),
      .IFCPMXPIPECHANNEL10XPIPETXDATAVALID(xpipe_pipe_ch10_txdatavalid),
      .IFCPMXPIPECHANNEL10XPIPETXDEEMPH(xpipe_pipe_ch10_txdeemph),
      .IFCPMXPIPECHANNEL10XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch10_txdetectrxloopback),
      .IFCPMXPIPECHANNEL10XPIPETXELECIDLE(xpipe_pipe_ch10_txelecidle),
      .IFCPMXPIPECHANNEL10XPIPETXMAINCURSOR(xpipe_pipe_ch10_txmaincursor),
      .IFCPMXPIPECHANNEL10XPIPETXMARGIN(xpipe_pipe_ch10_txmargin),
      .IFCPMXPIPECHANNEL10XPIPETXPOSTCURSOR(xpipe_pipe_ch10_txpostcursor),
      .IFCPMXPIPECHANNEL10XPIPETXPRECURSOR(xpipe_pipe_ch10_txprecursor),
      .IFCPMXPIPECHANNEL10XPIPETXSTARTBLOCK(xpipe_pipe_ch10_txstartblock),
      .IFCPMXPIPECHANNEL10XPIPETXSWING(xpipe_pipe_ch10_txswing),
      .IFCPMXPIPECHANNEL10XPIPETXSYNCHEADER(xpipe_pipe_ch10_txsyncheader),
      .IFCPMXPIPECHANNEL11XPIPEPOWERDOWN(xpipe_pipe_ch11_powerdown),
      .IFCPMXPIPECHANNEL11XPIPERXPOLARITY(xpipe_pipe_ch11_rxpolarity),
      .IFCPMXPIPECHANNEL11XPIPERXTERMINATION(xpipe_pipe_ch11_rxtermination),
      .IFCPMXPIPECHANNEL11XPIPETXCHARISK(xpipe_pipe_ch11_txcharisk),
      .IFCPMXPIPECHANNEL11XPIPETXCOMPLIANCE(xpipe_pipe_ch11_txcompliance),
      .IFCPMXPIPECHANNEL11XPIPETXDATA(xpipe_pipe_ch11_txdata),
      .IFCPMXPIPECHANNEL11XPIPETXDATAVALID(xpipe_pipe_ch11_txdatavalid),
      .IFCPMXPIPECHANNEL11XPIPETXDEEMPH(xpipe_pipe_ch11_txdeemph),
      .IFCPMXPIPECHANNEL11XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch11_txdetectrxloopback),
      .IFCPMXPIPECHANNEL11XPIPETXELECIDLE(xpipe_pipe_ch11_txelecidle),
      .IFCPMXPIPECHANNEL11XPIPETXMAINCURSOR(xpipe_pipe_ch11_txmaincursor),
      .IFCPMXPIPECHANNEL11XPIPETXMARGIN(xpipe_pipe_ch11_txmargin),
      .IFCPMXPIPECHANNEL11XPIPETXPOSTCURSOR(xpipe_pipe_ch11_txpostcursor),
      .IFCPMXPIPECHANNEL11XPIPETXPRECURSOR(xpipe_pipe_ch11_txprecursor),
      .IFCPMXPIPECHANNEL11XPIPETXSTARTBLOCK(xpipe_pipe_ch11_txstartblock),
      .IFCPMXPIPECHANNEL11XPIPETXSWING(xpipe_pipe_ch11_txswing),
      .IFCPMXPIPECHANNEL11XPIPETXSYNCHEADER(xpipe_pipe_ch11_txsyncheader),
      .IFCPMXPIPECHANNEL12XPIPEPOWERDOWN(xpipe_pipe_ch12_powerdown),
      .IFCPMXPIPECHANNEL12XPIPERXPOLARITY(xpipe_pipe_ch12_rxpolarity),
      .IFCPMXPIPECHANNEL12XPIPERXTERMINATION(xpipe_pipe_ch12_rxtermination),
      .IFCPMXPIPECHANNEL12XPIPETXCHARISK(xpipe_pipe_ch12_txcharisk),
      .IFCPMXPIPECHANNEL12XPIPETXCOMPLIANCE(xpipe_pipe_ch12_txcompliance),
      .IFCPMXPIPECHANNEL12XPIPETXDATA(xpipe_pipe_ch12_txdata),
      .IFCPMXPIPECHANNEL12XPIPETXDATAVALID(xpipe_pipe_ch12_txdatavalid),
      .IFCPMXPIPECHANNEL12XPIPETXDEEMPH(xpipe_pipe_ch12_txdeemph),
      .IFCPMXPIPECHANNEL12XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch12_txdetectrxloopback),
      .IFCPMXPIPECHANNEL12XPIPETXELECIDLE(xpipe_pipe_ch12_txelecidle),
      .IFCPMXPIPECHANNEL12XPIPETXMAINCURSOR(xpipe_pipe_ch12_txmaincursor),
      .IFCPMXPIPECHANNEL12XPIPETXMARGIN(xpipe_pipe_ch12_txmargin),
      .IFCPMXPIPECHANNEL12XPIPETXPOSTCURSOR(xpipe_pipe_ch12_txpostcursor),
      .IFCPMXPIPECHANNEL12XPIPETXPRECURSOR(xpipe_pipe_ch12_txprecursor),
      .IFCPMXPIPECHANNEL12XPIPETXSTARTBLOCK(xpipe_pipe_ch12_txstartblock),
      .IFCPMXPIPECHANNEL12XPIPETXSWING(xpipe_pipe_ch12_txswing),
      .IFCPMXPIPECHANNEL12XPIPETXSYNCHEADER(xpipe_pipe_ch12_txsyncheader),
      .IFCPMXPIPECHANNEL13XPIPEPOWERDOWN(xpipe_pipe_ch13_powerdown),
      .IFCPMXPIPECHANNEL13XPIPERXPOLARITY(xpipe_pipe_ch13_rxpolarity),
      .IFCPMXPIPECHANNEL13XPIPERXTERMINATION(xpipe_pipe_ch13_rxtermination),
      .IFCPMXPIPECHANNEL13XPIPETXCHARISK(xpipe_pipe_ch13_txcharisk),
      .IFCPMXPIPECHANNEL13XPIPETXCOMPLIANCE(xpipe_pipe_ch13_txcompliance),
      .IFCPMXPIPECHANNEL13XPIPETXDATA(xpipe_pipe_ch13_txdata),
      .IFCPMXPIPECHANNEL13XPIPETXDATAVALID(xpipe_pipe_ch13_txdatavalid),
      .IFCPMXPIPECHANNEL13XPIPETXDEEMPH(xpipe_pipe_ch13_txdeemph),
      .IFCPMXPIPECHANNEL13XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch13_txdetectrxloopback),
      .IFCPMXPIPECHANNEL13XPIPETXELECIDLE(xpipe_pipe_ch13_txelecidle),
      .IFCPMXPIPECHANNEL13XPIPETXMAINCURSOR(xpipe_pipe_ch13_txmaincursor),
      .IFCPMXPIPECHANNEL13XPIPETXMARGIN(xpipe_pipe_ch13_txmargin),
      .IFCPMXPIPECHANNEL13XPIPETXPOSTCURSOR(xpipe_pipe_ch13_txpostcursor),
      .IFCPMXPIPECHANNEL13XPIPETXPRECURSOR(xpipe_pipe_ch13_txprecursor),
      .IFCPMXPIPECHANNEL13XPIPETXSTARTBLOCK(xpipe_pipe_ch13_txstartblock),
      .IFCPMXPIPECHANNEL13XPIPETXSWING(xpipe_pipe_ch13_txswing),
      .IFCPMXPIPECHANNEL13XPIPETXSYNCHEADER(xpipe_pipe_ch13_txsyncheader),
      .IFCPMXPIPECHANNEL14XPIPEPOWERDOWN(xpipe_pipe_ch14_powerdown),
      .IFCPMXPIPECHANNEL14XPIPERXPOLARITY(xpipe_pipe_ch14_rxpolarity),
      .IFCPMXPIPECHANNEL14XPIPERXTERMINATION(xpipe_pipe_ch14_rxtermination),
      .IFCPMXPIPECHANNEL14XPIPETXCHARISK(xpipe_pipe_ch14_txcharisk),
      .IFCPMXPIPECHANNEL14XPIPETXCOMPLIANCE(xpipe_pipe_ch14_txcompliance),
      .IFCPMXPIPECHANNEL14XPIPETXDATA(xpipe_pipe_ch14_txdata),
      .IFCPMXPIPECHANNEL14XPIPETXDATAVALID(xpipe_pipe_ch14_txdatavalid),
      .IFCPMXPIPECHANNEL14XPIPETXDEEMPH(xpipe_pipe_ch14_txdeemph),
      .IFCPMXPIPECHANNEL14XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch14_txdetectrxloopback),
      .IFCPMXPIPECHANNEL14XPIPETXELECIDLE(xpipe_pipe_ch14_txelecidle),
      .IFCPMXPIPECHANNEL14XPIPETXMAINCURSOR(xpipe_pipe_ch14_txmaincursor),
      .IFCPMXPIPECHANNEL14XPIPETXMARGIN(xpipe_pipe_ch14_txmargin),
      .IFCPMXPIPECHANNEL14XPIPETXPOSTCURSOR(xpipe_pipe_ch14_txpostcursor),
      .IFCPMXPIPECHANNEL14XPIPETXPRECURSOR(xpipe_pipe_ch14_txprecursor),
      .IFCPMXPIPECHANNEL14XPIPETXSTARTBLOCK(xpipe_pipe_ch14_txstartblock),
      .IFCPMXPIPECHANNEL14XPIPETXSWING(xpipe_pipe_ch14_txswing),
      .IFCPMXPIPECHANNEL14XPIPETXSYNCHEADER(xpipe_pipe_ch14_txsyncheader),
      .IFCPMXPIPECHANNEL15XPIPEPOWERDOWN(xpipe_pipe_ch15_powerdown),
      .IFCPMXPIPECHANNEL15XPIPERXPOLARITY(xpipe_pipe_ch15_rxpolarity),
      .IFCPMXPIPECHANNEL15XPIPERXTERMINATION(xpipe_pipe_ch15_rxtermination),
      .IFCPMXPIPECHANNEL15XPIPETXCHARISK(xpipe_pipe_ch15_txcharisk),
      .IFCPMXPIPECHANNEL15XPIPETXCOMPLIANCE(xpipe_pipe_ch15_txcompliance),
      .IFCPMXPIPECHANNEL15XPIPETXDATA(xpipe_pipe_ch15_txdata),
      .IFCPMXPIPECHANNEL15XPIPETXDATAVALID(xpipe_pipe_ch15_txdatavalid),
      .IFCPMXPIPECHANNEL15XPIPETXDEEMPH(xpipe_pipe_ch15_txdeemph),
      .IFCPMXPIPECHANNEL15XPIPETXDETECTRXLOOPBACK(xpipe_pipe_ch15_txdetectrxloopback),
      .IFCPMXPIPECHANNEL15XPIPETXELECIDLE(xpipe_pipe_ch15_txelecidle),
      .IFCPMXPIPECHANNEL15XPIPETXMAINCURSOR(xpipe_pipe_ch15_txmaincursor),
      .IFCPMXPIPECHANNEL15XPIPETXMARGIN(xpipe_pipe_ch15_txmargin),
      .IFCPMXPIPECHANNEL15XPIPETXPOSTCURSOR(xpipe_pipe_ch15_txpostcursor),
      .IFCPMXPIPECHANNEL15XPIPETXPRECURSOR(xpipe_pipe_ch15_txprecursor),
      .IFCPMXPIPECHANNEL15XPIPETXSTARTBLOCK(xpipe_pipe_ch15_txstartblock),
      .IFCPMXPIPECHANNEL15XPIPETXSWING(xpipe_pipe_ch15_txswing),
      .IFCPMXPIPECHANNEL15XPIPETXSYNCHEADER(xpipe_pipe_ch15_txsyncheader),
      .IFCPMXPIPECHANNEL1XPIPEPOWERDOWN(xpipe_pipe_ch1_powerdown),

      .IFCPMXPIPEHSDPCHANNEL0XPIPERXGEARBOXSLIP(xpipe_hsdp_rxgearboxslip),
      .IFCPMXPIPEHSDPCHANNEL0XPIPERXPCSRESET(xpipe_hsdp_rxpcsreset),
      .IFCPMXPIPEHSDPCHANNEL0XPIPETXHEADER(xpipe_hsdp_txheader),
      .IFCPMXPIPEHSDPCHANNEL0XPIPETXSEQUENCE(xpipe_hsdp_txsequence),
      .IFCPMXPIPEHSDPCHANNEL0XPIPERXDATAVALID(xpipe_hsdp_rxdatavalid),
      .IFCPMXPIPEHSDPCHANNEL0XPIPERXHEADER(xpipe_hsdp_rxheader),
      .IFCPMXPIPEHSDPCHANNEL0XPIPERXHEADERVALID(xpipe_hsdp_rxheadervalid),
      .IFCPMXPIPEHSDPCHANNEL0XPIPERXRESETDONE(xpipe_hsdp_rxresetdone),
      .IFCPMXPIPEHSDPCHANNEL0XPIPETXRESETDONE(xpipe_hsdp_txresetdone),

      .IFCPMXPIPEHSDPCHANNEL1XPIPERXGEARBOXSLIP(xpipe_hsdp_rxgearboxslip_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPERXPCSRESET(xpipe_hsdp_rxpcsreset_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPETXHEADER(xpipe_hsdp_txheader_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPETXSEQUENCE(xpipe_hsdp_txsequence_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPERXDATAVALID(xpipe_hsdp_rxdatavalid_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPERXHEADER(xpipe_hsdp_rxheader_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPERXHEADERVALID(xpipe_hsdp_rxheadervalid_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPERXRESETDONE(xpipe_hsdp_rxresetdone_1),
      .IFCPMXPIPEHSDPCHANNEL1XPIPETXRESETDONE(xpipe_hsdp_txresetdone_1),

      .IFCPMXPIPEHSDPCHANNEL2XPIPERXGEARBOXSLIP(xpipe_hsdp_rxgearboxslip_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPERXPCSRESET(xpipe_hsdp_rxpcsreset_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPETXHEADER(xpipe_hsdp_txheader_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPETXSEQUENCE(xpipe_hsdp_txsequence_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPERXDATAVALID(xpipe_hsdp_rxdatavalid_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPERXHEADER(xpipe_hsdp_rxheader_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPERXHEADERVALID(xpipe_hsdp_rxheadervalid_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPERXRESETDONE(xpipe_hsdp_rxresetdone_2),
      .IFCPMXPIPEHSDPCHANNEL2XPIPETXRESETDONE(xpipe_hsdp_txresetdone_2),

      .IFCPMXPIPECHANNEL0XPIPEPHYSTATUS(xpipe_pipe_ch0_phystatus), // connect to xpipe_quad0
      .IFCPMXPIPECHANNEL0XPIPERXCHARISK(xpipe_pipe_ch0_rxcharisk),
      .IFCPMXPIPECHANNEL0XPIPERXDATA(xpipe_pipe_ch0_rxdata),
      .IFCPMXPIPECHANNEL0XPIPERXDATAVALID(xpipe_pipe_ch0_rxdatavalid),
      .IFCPMXPIPECHANNEL0XPIPERXELECIDLE(xpipe_pipe_ch0_rxelecidle),
      .IFCPMXPIPECHANNEL0XPIPERXSTARTBLOCK(xpipe_pipe_ch0_rxstartblock),
      .IFCPMXPIPECHANNEL0XPIPERXSTATUS(xpipe_pipe_ch0_rxstatus),
      .IFCPMXPIPECHANNEL0XPIPERXSYNCHEADER(xpipe_pipe_ch0_rxsyncheader),
      .IFCPMXPIPECHANNEL0XPIPERXVALID(xpipe_pipe_ch0_rxvalid),
      .IFCPMXPIPECHANNEL1XPIPEPHYSTATUS(xpipe_pipe_ch1_phystatus),
      .IFCPMXPIPECHANNEL1XPIPERXCHARISK(xpipe_pipe_ch1_rxcharisk),
      .IFCPMXPIPECHANNEL1XPIPERXDATA(xpipe_pipe_ch1_rxdata),
      .IFCPMXPIPECHANNEL1XPIPERXDATAVALID(xpipe_pipe_ch1_rxdatavalid),
      .IFCPMXPIPECHANNEL1XPIPERXELECIDLE(xpipe_pipe_ch1_rxelecidle),
      .IFCPMXPIPECHANNEL1XPIPERXSTARTBLOCK(xpipe_pipe_ch1_rxstartblock),
      .IFCPMXPIPECHANNEL1XPIPERXSTATUS(xpipe_pipe_ch1_rxstatus),
      .IFCPMXPIPECHANNEL1XPIPERXSYNCHEADER(xpipe_pipe_ch1_rxsyncheader),
      .IFCPMXPIPECHANNEL1XPIPERXVALID(xpipe_pipe_ch1_rxvalid),
      .IFCPMXPIPECHANNEL2XPIPEPHYSTATUS(xpipe_pipe_ch2_phystatus),
      .IFCPMXPIPECHANNEL2XPIPERXCHARISK(xpipe_pipe_ch2_rxcharisk),
      .IFCPMXPIPECHANNEL2XPIPERXDATA(xpipe_pipe_ch2_rxdata),
      .IFCPMXPIPECHANNEL2XPIPERXDATAVALID(xpipe_pipe_ch2_rxdatavalid),
      .IFCPMXPIPECHANNEL2XPIPERXELECIDLE(xpipe_pipe_ch2_rxelecidle),
      .IFCPMXPIPECHANNEL2XPIPERXSTARTBLOCK(xpipe_pipe_ch2_rxstartblock),
      .IFCPMXPIPECHANNEL2XPIPERXSTATUS(xpipe_pipe_ch2_rxstatus),
      .IFCPMXPIPECHANNEL2XPIPERXSYNCHEADER(xpipe_pipe_ch2_rxsyncheader),
      .IFCPMXPIPECHANNEL2XPIPERXVALID(xpipe_pipe_ch2_rxvalid),
      .IFCPMXPIPECHANNEL3XPIPEPHYSTATUS(xpipe_pipe_ch3_phystatus),
      .IFCPMXPIPECHANNEL3XPIPERXCHARISK(xpipe_pipe_ch3_rxcharisk),
      .IFCPMXPIPECHANNEL3XPIPERXDATA(xpipe_pipe_ch3_rxdata),
      .IFCPMXPIPECHANNEL3XPIPERXDATAVALID(xpipe_pipe_ch3_rxdatavalid),
      .IFCPMXPIPECHANNEL3XPIPERXELECIDLE(xpipe_pipe_ch3_rxelecidle),
      .IFCPMXPIPECHANNEL3XPIPERXSTARTBLOCK(xpipe_pipe_ch3_rxstartblock),
      .IFCPMXPIPECHANNEL3XPIPERXSTATUS(xpipe_pipe_ch3_rxstatus),
      .IFCPMXPIPECHANNEL3XPIPERXSYNCHEADER(xpipe_pipe_ch3_rxsyncheader),
      .IFCPMXPIPECHANNEL3XPIPERXVALID(xpipe_pipe_ch3_rxvalid),
      .IFCPMXPIPECHANNEL4XPIPEPHYSTATUS(xpipe_pipe_ch4_phystatus),
      .IFCPMXPIPECHANNEL4XPIPERXCHARISK(xpipe_pipe_ch4_rxcharisk),
      .IFCPMXPIPECHANNEL4XPIPERXDATA(xpipe_pipe_ch4_rxdata),
      .IFCPMXPIPECHANNEL4XPIPERXDATAVALID(xpipe_pipe_ch4_rxdatavalid),
      .IFCPMXPIPECHANNEL4XPIPERXELECIDLE(xpipe_pipe_ch4_rxelecidle),
      .IFCPMXPIPECHANNEL4XPIPERXSTARTBLOCK(xpipe_pipe_ch4_rxstartblock),
      .IFCPMXPIPECHANNEL4XPIPERXSTATUS(xpipe_pipe_ch4_rxstatus),
      .IFCPMXPIPECHANNEL4XPIPERXSYNCHEADER(xpipe_pipe_ch4_rxsyncheader),
      .IFCPMXPIPECHANNEL4XPIPERXVALID(xpipe_pipe_ch4_rxvalid),
      .IFCPMXPIPECHANNEL5XPIPEPHYSTATUS(xpipe_pipe_ch5_phystatus),
      .IFCPMXPIPECHANNEL5XPIPERXCHARISK(xpipe_pipe_ch5_rxcharisk),
      .IFCPMXPIPECHANNEL5XPIPERXDATA(xpipe_pipe_ch5_rxdata),
      .IFCPMXPIPECHANNEL5XPIPERXDATAVALID(xpipe_pipe_ch5_rxdatavalid),
      .IFCPMXPIPECHANNEL5XPIPERXELECIDLE(xpipe_pipe_ch5_rxelecidle),
      .IFCPMXPIPECHANNEL5XPIPERXSTARTBLOCK(xpipe_pipe_ch5_rxstartblock),
      .IFCPMXPIPECHANNEL5XPIPERXSTATUS(xpipe_pipe_ch5_rxstatus),
      .IFCPMXPIPECHANNEL5XPIPERXSYNCHEADER(xpipe_pipe_ch5_rxsyncheader),
      .IFCPMXPIPECHANNEL5XPIPERXVALID(xpipe_pipe_ch5_rxvalid),
      .IFCPMXPIPECHANNEL6XPIPEPHYSTATUS(xpipe_pipe_ch6_phystatus),
      .IFCPMXPIPECHANNEL6XPIPERXCHARISK(xpipe_pipe_ch6_rxcharisk),
      .IFCPMXPIPECHANNEL6XPIPERXDATA(xpipe_pipe_ch6_rxdata),
      .IFCPMXPIPECHANNEL6XPIPERXDATAVALID(xpipe_pipe_ch6_rxdatavalid),
      .IFCPMXPIPECHANNEL6XPIPERXELECIDLE(xpipe_pipe_ch6_rxelecidle),
      .IFCPMXPIPECHANNEL6XPIPERXSTARTBLOCK(xpipe_pipe_ch6_rxstartblock),
      .IFCPMXPIPECHANNEL6XPIPERXSTATUS(xpipe_pipe_ch6_rxstatus),
      .IFCPMXPIPECHANNEL6XPIPERXSYNCHEADER(xpipe_pipe_ch6_rxsyncheader),
      .IFCPMXPIPECHANNEL6XPIPERXVALID(xpipe_pipe_ch6_rxvalid),
      .IFCPMXPIPECHANNEL7XPIPEPHYSTATUS(xpipe_pipe_ch7_phystatus),
      .IFCPMXPIPECHANNEL7XPIPERXCHARISK(xpipe_pipe_ch7_rxcharisk),
      .IFCPMXPIPECHANNEL7XPIPERXDATA(xpipe_pipe_ch7_rxdata),
      .IFCPMXPIPECHANNEL7XPIPERXDATAVALID(xpipe_pipe_ch7_rxdatavalid),
      .IFCPMXPIPECHANNEL7XPIPERXELECIDLE(xpipe_pipe_ch7_rxelecidle),
      .IFCPMXPIPECHANNEL7XPIPERXSTARTBLOCK(xpipe_pipe_ch7_rxstartblock),
      .IFCPMXPIPECHANNEL7XPIPERXSTATUS(xpipe_pipe_ch7_rxstatus),
      .IFCPMXPIPECHANNEL7XPIPERXSYNCHEADER(xpipe_pipe_ch7_rxsyncheader),
      .IFCPMXPIPECHANNEL7XPIPERXVALID(xpipe_pipe_ch7_rxvalid),
      .IFCPMXPIPECHANNEL8XPIPEPHYSTATUS(xpipe_pipe_ch8_phystatus),
      .IFCPMXPIPECHANNEL8XPIPERXCHARISK(xpipe_pipe_ch8_rxcharisk),
      .IFCPMXPIPECHANNEL8XPIPERXDATA(xpipe_pipe_ch8_rxdata),
      .IFCPMXPIPECHANNEL8XPIPERXDATAVALID(xpipe_pipe_ch8_rxdatavalid),
      .IFCPMXPIPECHANNEL8XPIPERXELECIDLE(xpipe_pipe_ch8_rxelecidle),
      .IFCPMXPIPECHANNEL8XPIPERXSTARTBLOCK(xpipe_pipe_ch8_rxstartblock),
      .IFCPMXPIPECHANNEL8XPIPERXSTATUS(xpipe_pipe_ch8_rxstatus),
      .IFCPMXPIPECHANNEL8XPIPERXSYNCHEADER(xpipe_pipe_ch8_rxsyncheader),
      .IFCPMXPIPECHANNEL8XPIPERXVALID(xpipe_pipe_ch8_rxvalid),
      .IFCPMXPIPECHANNEL9XPIPEPHYSTATUS(xpipe_pipe_ch9_phystatus),
      .IFCPMXPIPECHANNEL9XPIPERXCHARISK(xpipe_pipe_ch9_rxcharisk),
      .IFCPMXPIPECHANNEL9XPIPERXDATA(xpipe_pipe_ch9_rxdata),
      .IFCPMXPIPECHANNEL9XPIPERXDATAVALID(xpipe_pipe_ch9_rxdatavalid),
      .IFCPMXPIPECHANNEL9XPIPERXELECIDLE(xpipe_pipe_ch9_rxelecidle),
      .IFCPMXPIPECHANNEL9XPIPERXSTARTBLOCK(xpipe_pipe_ch9_rxstartblock),
      .IFCPMXPIPECHANNEL9XPIPERXSTATUS(xpipe_pipe_ch9_rxstatus),
      .IFCPMXPIPECHANNEL9XPIPERXSYNCHEADER(xpipe_pipe_ch9_rxsyncheader),
      .IFCPMXPIPECHANNEL9XPIPERXVALID(xpipe_pipe_ch9_rxvalid),
      .IFCPMXPIPECHANNEL10XPIPEPHYSTATUS(xpipe_pipe_ch10_phystatus),
      .IFCPMXPIPECHANNEL10XPIPERXCHARISK(xpipe_pipe_ch10_rxcharisk),
      .IFCPMXPIPECHANNEL10XPIPERXDATA(xpipe_pipe_ch10_rxdata),
      .IFCPMXPIPECHANNEL10XPIPERXDATAVALID(xpipe_pipe_ch10_rxdatavalid),
      .IFCPMXPIPECHANNEL10XPIPERXELECIDLE(xpipe_pipe_ch10_rxelecidle),
      .IFCPMXPIPECHANNEL10XPIPERXSTARTBLOCK(xpipe_pipe_ch10_rxstartblock),
      .IFCPMXPIPECHANNEL10XPIPERXSTATUS(xpipe_pipe_ch10_rxstatus),
      .IFCPMXPIPECHANNEL10XPIPERXSYNCHEADER(xpipe_pipe_ch10_rxsyncheader),
      .IFCPMXPIPECHANNEL10XPIPERXVALID(xpipe_pipe_ch10_rxvalid),
      .IFCPMXPIPECHANNEL11XPIPEPHYSTATUS(xpipe_pipe_ch11_phystatus),
      .IFCPMXPIPECHANNEL11XPIPERXCHARISK(xpipe_pipe_ch11_rxcharisk),
      .IFCPMXPIPECHANNEL11XPIPERXDATA(xpipe_pipe_ch11_rxdata),
      .IFCPMXPIPECHANNEL11XPIPERXDATAVALID(xpipe_pipe_ch11_rxdatavalid),
      .IFCPMXPIPECHANNEL11XPIPERXELECIDLE(xpipe_pipe_ch11_rxelecidle),
      .IFCPMXPIPECHANNEL11XPIPERXSTARTBLOCK(xpipe_pipe_ch11_rxstartblock),
      .IFCPMXPIPECHANNEL11XPIPERXSTATUS(xpipe_pipe_ch11_rxstatus),
      .IFCPMXPIPECHANNEL11XPIPERXSYNCHEADER(xpipe_pipe_ch11_rxsyncheader),
      .IFCPMXPIPECHANNEL11XPIPERXVALID(xpipe_pipe_ch11_rxvalid),
      .IFCPMXPIPECHANNEL12XPIPEPHYSTATUS(xpipe_pipe_ch12_phystatus),
      .IFCPMXPIPECHANNEL12XPIPERXCHARISK(xpipe_pipe_ch12_rxcharisk),
      .IFCPMXPIPECHANNEL12XPIPERXDATA(xpipe_pipe_ch12_rxdata),
      .IFCPMXPIPECHANNEL12XPIPERXDATAVALID(xpipe_pipe_ch12_rxdatavalid),
      .IFCPMXPIPECHANNEL12XPIPERXELECIDLE(xpipe_pipe_ch12_rxelecidle),
      .IFCPMXPIPECHANNEL12XPIPERXSTARTBLOCK(xpipe_pipe_ch12_rxstartblock),
      .IFCPMXPIPECHANNEL12XPIPERXSTATUS(xpipe_pipe_ch12_rxstatus),
      .IFCPMXPIPECHANNEL12XPIPERXSYNCHEADER(xpipe_pipe_ch12_rxsyncheader),
      .IFCPMXPIPECHANNEL12XPIPERXVALID(xpipe_pipe_ch12_rxvalid),
      .IFCPMXPIPECHANNEL13XPIPEPHYSTATUS(xpipe_pipe_ch13_phystatus),
      .IFCPMXPIPECHANNEL13XPIPERXCHARISK(xpipe_pipe_ch13_rxcharisk),
      .IFCPMXPIPECHANNEL13XPIPERXDATA(xpipe_pipe_ch13_rxdata),
      .IFCPMXPIPECHANNEL13XPIPERXDATAVALID(xpipe_pipe_ch13_rxdatavalid),
      .IFCPMXPIPECHANNEL13XPIPERXELECIDLE(xpipe_pipe_ch13_rxelecidle),
      .IFCPMXPIPECHANNEL13XPIPERXSTARTBLOCK(xpipe_pipe_ch13_rxstartblock),
      .IFCPMXPIPECHANNEL13XPIPERXSTATUS(xpipe_pipe_ch13_rxstatus),
      .IFCPMXPIPECHANNEL13XPIPERXSYNCHEADER(xpipe_pipe_ch13_rxsyncheader),
      .IFCPMXPIPECHANNEL13XPIPERXVALID(xpipe_pipe_ch13_rxvalid),
      .IFCPMXPIPECHANNEL14XPIPEPHYSTATUS(xpipe_pipe_ch14_phystatus),
      .IFCPMXPIPECHANNEL14XPIPERXCHARISK(xpipe_pipe_ch14_rxcharisk),
      .IFCPMXPIPECHANNEL14XPIPERXDATA(xpipe_pipe_ch14_rxdata),
      .IFCPMXPIPECHANNEL14XPIPERXDATAVALID(xpipe_pipe_ch14_rxdatavalid),
      .IFCPMXPIPECHANNEL14XPIPERXELECIDLE(xpipe_pipe_ch14_rxelecidle),
      .IFCPMXPIPECHANNEL14XPIPERXSTARTBLOCK(xpipe_pipe_ch14_rxstartblock),
      .IFCPMXPIPECHANNEL14XPIPERXSTATUS(xpipe_pipe_ch14_rxstatus),
      .IFCPMXPIPECHANNEL14XPIPERXSYNCHEADER(xpipe_pipe_ch14_rxsyncheader),
      .IFCPMXPIPECHANNEL14XPIPERXVALID(xpipe_pipe_ch14_rxvalid),
      .IFCPMXPIPECHANNEL15XPIPEPHYSTATUS(xpipe_pipe_ch15_phystatus),
      .IFCPMXPIPECHANNEL15XPIPERXCHARISK(xpipe_pipe_ch15_rxcharisk),
      .IFCPMXPIPECHANNEL15XPIPERXDATA(xpipe_pipe_ch15_rxdata),
      .IFCPMXPIPECHANNEL15XPIPERXDATAVALID(xpipe_pipe_ch15_rxdatavalid),
      .IFCPMXPIPECHANNEL15XPIPERXELECIDLE(xpipe_pipe_ch15_rxelecidle),
      .IFCPMXPIPECHANNEL15XPIPERXSTARTBLOCK(xpipe_pipe_ch15_rxstartblock),
      .IFCPMXPIPECHANNEL15XPIPERXSTATUS(xpipe_pipe_ch15_rxstatus),
      .IFCPMXPIPECHANNEL15XPIPERXSYNCHEADER(xpipe_pipe_ch15_rxsyncheader),
      .IFCPMXPIPECHANNEL15XPIPERXVALID(xpipe_pipe_ch15_rxvalid),

      .IFCPMXPIPEQUAD0XPIPERXMARGINREQCMD(xpipe_rxmarginreqcmd), //XPIPE_RXMARGINREQCMD
      .IFCPMXPIPEQUAD0XPIPERXMARGINREQLANENUM(xpipe_rxmarginreqlanenum),
      .IFCPMXPIPEQUAD0XPIPERXMARGINREQPAYLOAD(xpipe_rxmarginreqpayload),
      .IFCPMXPIPEQUAD0XPIPERXMARGINREQREQ(xpipe_rxmarginreqreq),
      .IFCPMXPIPEQUAD0XPIPERXMARGINRESACK(xpipe_rxmarginresack),
      .IFCPMXPIPEQUAD1XPIPERXMARGINREQCMD(xpipe_rxmarginreqcmd_1),
      .IFCPMXPIPEQUAD1XPIPERXMARGINREQLANENUM(xpipe_rxmarginreqlanenum_1),
      .IFCPMXPIPEQUAD1XPIPERXMARGINREQPAYLOAD(xpipe_rxmarginreqpayload_1),
      .IFCPMXPIPEQUAD1XPIPERXMARGINREQREQ(xpipe_rxmarginreqreq_1),
      .IFCPMXPIPEQUAD1XPIPERXMARGINRESACK(xpipe_rxmarginresack_1),
      .IFCPMXPIPEQUAD2XPIPERXMARGINREQCMD(xpipe_rxmarginreqcmd_2),
      .IFCPMXPIPEQUAD2XPIPERXMARGINREQLANENUM(xpipe_rxmarginreqlanenum_2),
      .IFCPMXPIPEQUAD2XPIPERXMARGINREQPAYLOAD(xpipe_rxmarginreqpayload_2),
      .IFCPMXPIPEQUAD2XPIPERXMARGINREQREQ(xpipe_rxmarginreqreq_2),
      .IFCPMXPIPEQUAD2XPIPERXMARGINRESACK(xpipe_rxmarginresack_2),
      .IFCPMXPIPEQUAD3XPIPERXMARGINREQCMD(xpipe_rxmarginreqcmd_3),
      .IFCPMXPIPEQUAD3XPIPERXMARGINREQLANENUM(xpipe_rxmarginreqlanenum_3),
      .IFCPMXPIPEQUAD3XPIPERXMARGINREQPAYLOAD(xpipe_rxmarginreqpayload_3),
      .IFCPMXPIPEQUAD3XPIPERXMARGINREQREQ(xpipe_rxmarginreqreq_3),
      .IFCPMXPIPEQUAD3XPIPERXMARGINRESACK(xpipe_rxmarginresack_3),      
      .IFCPMXPIPEQUAD0XPIPERXMARGINREQACK(xpipe_rxmarginreqack),
      .IFCPMXPIPEQUAD0XPIPERXMARGINRESCMD(xpipe_rxmarginrescmd),
      .IFCPMXPIPEQUAD0XPIPERXMARGINRESLANENUM(xpipe_rxmarginreslanenum),
      .IFCPMXPIPEQUAD0XPIPERXMARGINRESPAYLOAD(xpipe_rxmarginrespayload),
      .IFCPMXPIPEQUAD0XPIPERXMARGINRESREQ(xpipe_rxmarginresreq),
      .IFCPMXPIPEQUAD1XPIPERXMARGINREQACK(xpipe_rxmarginreqack_1),
      .IFCPMXPIPEQUAD1XPIPERXMARGINRESCMD(xpipe_rxmarginrescmd_1),
      .IFCPMXPIPEQUAD1XPIPERXMARGINRESLANENUM(xpipe_rxmarginreslanenum_1),
      .IFCPMXPIPEQUAD1XPIPERXMARGINRESPAYLOAD(xpipe_rxmarginrespayload_1),
      .IFCPMXPIPEQUAD1XPIPERXMARGINRESREQ(xpipe_rxmarginresreq_1),
      .IFCPMXPIPEQUAD2XPIPERXMARGINREQACK(xpipe_rxmarginreqack_2),
      .IFCPMXPIPEQUAD2XPIPERXMARGINRESCMD(xpipe_rxmarginrescmd_2),
      .IFCPMXPIPEQUAD2XPIPERXMARGINRESLANENUM(xpipe_rxmarginreslanenum_2),
      .IFCPMXPIPEQUAD2XPIPERXMARGINRESPAYLOAD(xpipe_rxmarginrespayload_2),
      .IFCPMXPIPEQUAD2XPIPERXMARGINRESREQ(xpipe_rxmarginresreq_2),
      .IFCPMXPIPEQUAD3XPIPERXMARGINREQACK(xpipe_rxmarginreqack_3),
      .IFCPMXPIPEQUAD3XPIPERXMARGINRESCMD(xpipe_rxmarginrescmd_3),
      .IFCPMXPIPEQUAD3XPIPERXMARGINRESLANENUM(xpipe_rxmarginreslanenum_3),
      .IFCPMXPIPEQUAD3XPIPERXMARGINRESPAYLOAD(xpipe_rxmarginrespayload_3),
      .IFCPMXPIPEQUAD3XPIPERXMARGINRESREQ(xpipe_rxmarginresreq_3),

      .IFCPMXPIPEHSDPLINKXPIPEGTRXOUTCLK(xpipe_gt_rxoutclk),
      .IFCPMXPIPEHSDPLINKXPIPEGTRXUSRCLK(xpipe_gt_rxusrclk),
      .IFCPMXPIPEINTQUADXPIPEPHYREADYFRBOT(xpipe_phyready_fr_bot),
      .IFCPMXPIPELINK0XPIPEGTPIPECLK(xpipe_gt_pipeclk),
      .IFCPMXPIPELINK0XPIPEPCIELTSSMSTATE(xpipe_pcieltssmstate),
      .IFCPMXPIPELINK0XPIPEPCIEPERSTN(xpipe_pcie_perst_n),
      .IFCPMXPIPELINK0XPIPEPHYESMADAPTATIONSAVE(xpipe_phyesmadaptsave),
      .IFCPMXPIPELINK0XPIPEPIPERATE(xpipe_pcie_rate),
      .IFCPMXPIPELINK1XPIPEGTPIPECLK(xpipe_gt_pipeclk_1),
      .IFCPMXPIPELINK1XPIPEPCIELTSSMSTATE(xpipe_pcieltssmstate_1),
      .IFCPMXPIPELINK1XPIPEPCIEPERSTN(xpipe_pcie_perst_n_1),
      .IFCPMXPIPELINK1XPIPEPHYESMADAPTATIONSAVE(xpipe_phyesmadaptsave_1),
      .IFCPMXPIPELINK1XPIPEPIPERATE(xpipe_pcie_rate_1),
      .IFCPMXPIPELINK0XPIPEPCIELINKREACHTARGET(xpipe_pcielinkreachtarget),
      .IFCPMXPIPELINK1XPIPEPCIELINKREACHTARGET(xpipe_pcielinkreachtarget_1),

      .IFCPMXPIPEINTQUADXPIPEPHYREADYTOBOT(xpipe_phyready_to_bot),
      .IFCPMXPIPELINK0XPIPEBUFGTCE(xpipe_bufgtce),
      .IFCPMXPIPELINK0XPIPEBUFGTCEMASK(xpipe_bufgtce_mask),
      .IFCPMXPIPELINK0XPIPEBUFGTDIV(xpipe_bufgtdiv),
      .IFCPMXPIPELINK0XPIPEBUFGTRST(xpipe_bufgtrst),
      .IFCPMXPIPELINK0XPIPEBUFGTRSTMASK(xpipe_bufgtrst_mask),
      .IFCPMXPIPELINK0XPIPEGTOUTCLK(xpipe_gt_outclk),
      .IFCPMXPIPELINK0XPIPEPHYREADY(xpipe_phy_ready),
      .IFCPMXPIPELINK1XPIPEBUFGTCE(xpipe_bufgtce_1),
      .IFCPMXPIPELINK1XPIPEBUFGTCEMASK(xpipe_bufgtce_mask_1),
      .IFCPMXPIPELINK1XPIPEBUFGTDIV(xpipe_bufgtdiv_1),
      .IFCPMXPIPELINK1XPIPEBUFGTRST(xpipe_bufgtrst_1),
      .IFCPMXPIPELINK1XPIPEBUFGTRSTMASK(xpipe_bufgtrst_mask_1),
      .IFCPMXPIPELINK1XPIPEGTOUTCLK(xpipe_gt_outclk_1),
      .IFCPMXPIPELINK1XPIPEPHYREADY(xpipe_phy_ready_1),

      .IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA(ifextplpcie0unifiedcqaxisaxiscqtdata),
      .IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTKEEP(ifextplpcie0unifiedcqaxisaxiscqtkeep),
      .IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTUSER(ifextplpcie0unifiedcqaxisaxiscqtuser),
      .IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT0CQTLAST(ifextplpcie0unifiedcqaxisaxisport0cqtlast),
      .IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT0RCTLAST(ifextplpcie0unifiedcqaxisaxisport0rctlast),
      .IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT1CQTLAST(ifextplpcie0unifiedcqaxisaxisport1cqtlast),
      .IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT1RCTLAST(ifextplpcie0unifiedcqaxisaxisport1rctlast),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0CQVLD(ifextplpcie0unifiedcqaxispcieaxisport0cqvld),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0RCVLD(ifextplpcie0unifiedcqaxispcieaxisport0rcvld),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1CQVLD(ifextplpcie0unifiedcqaxispcieaxisport1cqvld),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1RCVLD(ifextplpcie0unifiedcqaxispcieaxisport1rcvld),
      .IFEXTPLPCIE1CFGHPOCFGCCIXEDRDATARATECHANGEREQ(ifextplpcie1cfghpocfgccixedrdataratechangereq),
      .IFEXTPLPCIE1CFGHPOCFGCURRENTSPEED(ifextplpcie1cfghpocfgcurrentspeed),
      .IFEXTPLPCIE1CFGHPOCFGEDRENABLE(ifextplpcie1cfghpocfgedrenable),
      .IFEXTPLPCIE1CFGHPOCFGERRCOROUT(ifextplpcie1cfghpocfgerrcorout),
      .IFEXTPLPCIE1CFGHPOCFGERRFATALOUT(ifextplpcie1cfghpocfgerrfatalout),
      .IFEXTPLPCIE1CFGHPOCFGERRNONFATALOUT(ifextplpcie1cfghpocfgerrnonfatalout),
      .IFEXTPLPCIE1CFGHPOCFGEXTFUNCTIONNUMBER(ifextplpcie1cfghpocfgextfunctionnumber),
      .IFEXTPLPCIE1CFGHPOCFGEXTREADRECEIVED(ifextplpcie1cfghpocfgextreadreceived),
      .IFEXTPLPCIE1CFGHPOCFGEXTREGISTERNUMBER(ifextplpcie1cfghpocfgextregisternumber),
      .IFEXTPLPCIE1CFGHPOCFGEXTWRITEBYTEENABLE(ifextplpcie1cfghpocfgextwritebyteenable),
      .IFEXTPLPCIE1CFGHPOCFGEXTWRITEDATA(ifextplpcie1cfghpocfgextwritedata),
      .IFEXTPLPCIE1CFGHPOCFGEXTWRITERECEIVED(ifextplpcie1cfghpocfgextwritereceived),
      .IFEXTPLPCIE1CFGHPOCFGFCNPD(ifextplpcie1cfghpocfgfcnpd),
      .IFEXTPLPCIE1CFGHPOCFGFCNPDSCALE(ifextplpcie1cfghpocfgfcnpdscale),
      .IFEXTPLPCIE1CFGHPOCFGFCNPH(ifextplpcie1cfghpocfgfcnph),
      .IFEXTPLPCIE1CFGHPOCFGFCNPHSCALE(ifextplpcie1cfghpocfgfcnphscale),
      .IFEXTPLPCIE1CFGHPOCFGFCPD(ifextplpcie1cfghpocfgfcpd),
      .IFEXTPLPCIE1CFGHPOCFGFCPDSCALE(ifextplpcie1cfghpocfgfcpdscale),
      .IFEXTPLPCIE1CFGHPOCFGFCPH(ifextplpcie1cfghpocfgfcph),
      .IFEXTPLPCIE1CFGHPOCFGFCPHSCALE(ifextplpcie1cfghpocfgfcphscale),
      .IFEXTPLPCIE1CFGHPOCFGHOTRESETOUT(ifextplpcie1cfghpocfghotresetout),
      .IFEXTPLPCIE1CFGHPOCFGINTERRUPTSENT(ifextplpcie1cfghpocfginterruptsent),
      .IFEXTPLPCIE1CFGHPOCFGLINKPOWERSTATE(ifextplpcie1cfghpocfglinkpowerstate),
      .IFEXTPLPCIE1CFGHPOCFGLOCALERROROUT(ifextplpcie1cfghpocfglocalerrorout),
      .IFEXTPLPCIE1CFGHPOCFGLOCALERRORVALID(ifextplpcie1cfghpocfglocalerrorvalid),
      .IFEXTPLPCIE1CFGHPOCFGLTSSMSTATE(ifextplpcie1cfghpocfgltssmstate),
      .IFEXTPLPCIE1CFGHPOCFGMGMTREADDATA(ifextplpcie1cfghpocfgmgmtreaddata),
      .IFEXTPLPCIE1CFGHPOCFGMGMTREADWRITEDONE(ifextplpcie1cfghpocfgmgmtreadwritedone),
      .IFEXTPLPCIE1CFGHPOCFGNEGOTIATEDWIDTH(ifextplpcie1cfghpocfgnegotiatedwidth),
      .IFEXTPLPCIE1CFGHPOCFGPASIDENABLE(ifextplpcie1cfghpocfgpasidenable),
      .IFEXTPLPCIE1CFGHPOCFGPASIDEXECPERMISSIONENABLE(ifextplpcie1cfghpocfgpasidexecpermissionenable),
      .IFEXTPLPCIE1CFGHPOCFGPASIDPRIVILMODEENABLE(ifextplpcie1cfghpocfgpasidprivilmodeenable),
      .IFEXTPLPCIE1CFGHPOCFGPHYLINKDOWN(ifextplpcie1cfghpocfgphylinkdown),
      .IFEXTPLPCIE1CFGHPOCFGPHYLINKSTATUS(ifextplpcie1cfghpocfgphylinkstatus),
      .IFEXTPLPCIE1CFGHPOCFGPLSTATUSCHANGE(ifextplpcie1cfghpocfgplstatuschange),
      .IFEXTPLPCIE1CFGHPOCFGPOWERSTATECHANGEINTERRUPT(ifextplpcie1cfghpocfgpowerstatechangeinterrupt),
      .IFEXTPLPCIE1CFGHPOCFGRXPMSTATE(ifextplpcie1cfghpocfgrxpmstate),
      .IFEXTPLPCIE1CFGHPOCFGTXPMSTATE(ifextplpcie1cfghpocfgtxpmstate),
      .IFEXTPLPCIE1UNIFIEDCQAXISAXISCQTDATA(ifextplpcie1unifiedcqaxisaxiscqtdata),
      .IFEXTPLPCIE1UNIFIEDCQAXISAXISCQTKEEP(ifextplpcie1unifiedcqaxisaxiscqtkeep),
      .IFEXTPLPCIE1UNIFIEDCQAXISAXISCQTUSER(ifextplpcie1unifiedcqaxisaxiscqtuser),
      .IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT0CQTLAST(ifextplpcie1unifiedcqaxisaxisport0cqtlast),
      .IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT0RCTLAST(ifextplpcie1unifiedcqaxisaxisport0rctlast),
      .IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT1CQTLAST(ifextplpcie1unifiedcqaxisaxisport1cqtlast),
      .IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT1RCTLAST(ifextplpcie1unifiedcqaxisaxisport1rctlast),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0CQVLD(ifextplpcie1unifiedcqaxispcieaxisport0cqvld),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0RCVLD(ifextplpcie1unifiedcqaxispcieaxisport0rcvld),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1CQVLD(ifextplpcie1unifiedcqaxispcieaxisport1cqvld),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1RCVLD(ifextplpcie1unifiedcqaxispcieaxisport1rcvld),
      .IFPCIE0PLCCAXISAXISCCTREADY(ifpcie0plccaxisaxiscctready),
      .IFPCIE0PLRQAXISAXISRQTREADY(ifpcie0plrqaxisaxisrqtready),
      .IFPCIE1PLCCAXISAXISCCTREADY(ifpcie1plccaxisaxiscctready),
      .IFPCIE1PLRQAXISAXISRQTREADY(ifpcie1plrqaxisaxisrqtready),
      .IFPLCPMP0CHICRSPFLIT(ifplcpmp0chicrspflit),
      .IFPLCPMP0CHICRSPFLITPEND(ifplcpmp0chicrspflitpend),
      .IFPLCPMP0CHICRSPFLITV(ifplcpmp0chicrspflitv),
      .IFPLCPMP0CHIMLINKACTIVEACK(ifplcpmp0chimlinkactiveack),
      .IFPLCPMP0CHIRDATFLIT(ifplcpmp0chirdatflit),
      .IFPLCPMP0CHIRDATFLITPEND(ifplcpmp0chirdatflitpend),
      .IFPLCPMP0CHIRDATFLITV(ifplcpmp0chirdatflitv),
      .IFPLCPMP0CHIREQLCRDV(ifplcpmp0chireqlcrdv),
      .IFPLCPMP0CHISLINKACTIVEREQ(ifplcpmp0chislinkactivereq),
      .IFPLCPMP0CHISNPFLIT(ifplcpmp0chisnpflit),
      .IFPLCPMP0CHISNPFLITPEND(ifplcpmp0chisnpflitpend),
      .IFPLCPMP0CHISNPFLITV(ifplcpmp0chisnpflitv),
      .IFPLCPMP0CHISRSPLCRDV(ifplcpmp0chisrsplcrdv),
      .IFPLCPMP0CHISSACTIVE(ifplcpmp0chissactive),
      .IFPLCPMP0CHISYSCOACK(ifplcpmp0chisyscoack),
      .IFPLCPMP0CHIWDATLCRDV(ifplcpmp0chiwdatlcrdv),
      .IFPLCPMP1CHICRSPFLIT(ifplcpmp1chicrspflit),
      .IFPLCPMP1CHICRSPFLITPEND(ifplcpmp1chicrspflitpend),
      .IFPLCPMP1CHICRSPFLITV(ifplcpmp1chicrspflitv),
      .IFPLCPMP1CHIMLINKACTIVEACK(ifplcpmp1chimlinkactiveack),
      .IFPLCPMP1CHIRDATFLIT(ifplcpmp1chirdatflit),
      .IFPLCPMP1CHIRDATFLITPEND(ifplcpmp1chirdatflitpend),
      .IFPLCPMP1CHIRDATFLITV(ifplcpmp1chirdatflitv),
      .IFPLCPMP1CHIREQLCRDV(ifplcpmp1chireqlcrdv),
      .IFPLCPMP1CHISLINKACTIVEREQ(ifplcpmp1chislinkactivereq),
      .IFPLCPMP1CHISNPFLIT(ifplcpmp1chisnpflit),
      .IFPLCPMP1CHISNPFLITPEND(ifplcpmp1chisnpflitpend),
      .IFPLCPMP1CHISNPFLITV(ifplcpmp1chisnpflitv),
      .IFPLCPMP1CHISRSPLCRDV(ifplcpmp1chisrsplcrdv),
      .IFPLCPMP1CHISSACTIVE(ifplcpmp1chissactive),
      .IFPLCPMP1CHISYSCOACK(ifplcpmp1chisyscoack),
      .IFPLCPMP1CHIWDATLCRDV(ifplcpmp1chiwdatlcrdv),
      
      .IFPLEXTPCIE0AXIPCIECQNPREQCOUNT(ifplextpcie0axipciecqnpreqcount),
      .IFPLEXTPCIE0AXIPCIERQSEQNUM0(ifplextpcie0axipcierqseqnum0),
      .IFPLEXTPCIE0AXIPCIERQSEQNUM1(ifplextpcie0axipcierqseqnum1),
      .IFPLEXTPCIE0AXIPCIERQSEQNUMVLD0(ifplextpcie0axipcierqseqnumvld0),
      .IFPLEXTPCIE0AXIPCIERQSEQNUMVLD1(ifplextpcie0axipcierqseqnumvld1),
      .IFPLEXTPCIE0AXIPCIERQTAG0(ifplextpcie0axipcierqtag0),
      .IFPLEXTPCIE0AXIPCIERQTAG1(ifplextpcie0axipcierqtag1),
      .IFPLEXTPCIE0AXIPCIERQTAGAV(ifplextpcie0axipcierqtagav),
      .IFPLEXTPCIE0AXIPCIERQTAGVLD0(ifplextpcie0axipcierqtagvld0),
      .IFPLEXTPCIE0AXIPCIERQTAGVLD1(ifplextpcie0axipcierqtagvld1),
      .IFPLEXTPCIE0AXIPCIETFCNPDAV(ifplextpcie0axipcietfcnpdav),
      .IFPLEXTPCIE0AXIPCIETFCNPHAV(ifplextpcie0axipcietfcnphav),
      .IFPLEXTPCIE1AXIPCIECQNPREQCOUNT(ifplextpcie1axipciecqnpreqcount),
      .IFPLEXTPCIE1AXIPCIERQSEQNUM0(ifplextpcie1axipcierqseqnum0),
      .IFPLEXTPCIE1AXIPCIERQSEQNUM1(ifplextpcie1axipcierqseqnum1),
      .IFPLEXTPCIE1AXIPCIERQSEQNUMVLD0(ifplextpcie1axipcierqseqnumvld0),
      .IFPLEXTPCIE1AXIPCIERQSEQNUMVLD1(ifplextpcie1axipcierqseqnumvld1),
      .IFPLEXTPCIE1AXIPCIERQTAG0(ifplextpcie1axipcierqtag0),
      .IFPLEXTPCIE1AXIPCIERQTAG1(ifplextpcie1axipcierqtag1),
      .IFPLEXTPCIE1AXIPCIERQTAGAV(ifplextpcie1axipcierqtagav),
      .IFPLEXTPCIE1AXIPCIERQTAGVLD0(ifplextpcie1axipcierqtagvld0),
      .IFPLEXTPCIE1AXIPCIERQTAGVLD1(ifplextpcie1axipcierqtagvld1),
      .IFPLEXTPCIE1AXIPCIETFCNPDAV(ifplextpcie1axipcietfcnpdav),
      .IFPLEXTPCIE1AXIPCIETFCNPHAV(ifplextpcie1axipcietfcnphav),

      .IFPSCPMCHANNEL0XPIPERXCHARISK(ifpscpmchannel0xpiperxcharisk),
      .IFPSCPMCHANNEL0XPIPERXDATA(ifpscpmchannel0xpiperxdata),
      .IFPSCPMCHANNEL0XPIPERXDATAVALID(ifpscpmchannel0xpiperxdatavalid),
      .IFPSCPMCHANNEL0XPIPERXELECIDLE(ifpscpmchannel0xpiperxelecidle),
      .IFPSCPMCHANNEL0XPIPERXSTARTBLOCK(ifpscpmchannel0xpiperxstartblock),
      .IFPSCPMCHANNEL0XPIPERXSTATUS(ifpscpmchannel0xpiperxstatus),
      .IFPSCPMCHANNEL0XPIPERXSYNCHEADER(ifpscpmchannel0xpiperxsyncheader),
      .IFPSCPMCHANNEL0XPIPERXVALID(ifpscpmchannel0xpiperxvalid),
      .IFPSCPMCHANNEL10XPIPEPHYSTATUS(ifpscpmchannel10xpipephystatus),
      .IFPSCPMCHANNEL10XPIPERXCHARISK(ifpscpmchannel10xpiperxcharisk),
      .IFPSCPMCHANNEL10XPIPERXDATA(ifpscpmchannel10xpiperxdata),
      .IFPSCPMCHANNEL10XPIPERXDATAVALID(ifpscpmchannel10xpiperxdatavalid),
      .IFPSCPMCHANNEL10XPIPERXELECIDLE(ifpscpmchannel10xpiperxelecidle),
      .IFPSCPMCHANNEL10XPIPERXSTARTBLOCK(ifpscpmchannel10xpiperxstartblock),
      .IFPSCPMCHANNEL10XPIPERXSTATUS(ifpscpmchannel10xpiperxstatus),
      .IFPSCPMCHANNEL10XPIPERXSYNCHEADER(ifpscpmchannel10xpiperxsyncheader),
      .IFPSCPMCHANNEL10XPIPERXVALID(ifpscpmchannel10xpiperxvalid),
      .IFPSCPMCHANNEL11XPIPEPHYSTATUS(ifpscpmchannel11xpipephystatus),
      .IFPSCPMCHANNEL11XPIPERXCHARISK(ifpscpmchannel11xpiperxcharisk),
      .IFPSCPMCHANNEL11XPIPERXDATA(ifpscpmchannel11xpiperxdata),
      .IFPSCPMCHANNEL11XPIPERXDATAVALID(ifpscpmchannel11xpiperxdatavalid),
      .IFPSCPMCHANNEL11XPIPERXELECIDLE(ifpscpmchannel11xpiperxelecidle),
      .IFPSCPMCHANNEL11XPIPERXSTARTBLOCK(ifpscpmchannel11xpiperxstartblock),
      .IFPSCPMCHANNEL11XPIPERXSTATUS(ifpscpmchannel11xpiperxstatus),
      .IFPSCPMCHANNEL11XPIPERXSYNCHEADER(ifpscpmchannel11xpiperxsyncheader),
      .IFPSCPMCHANNEL11XPIPERXVALID(ifpscpmchannel11xpiperxvalid),
      .IFPSCPMCHANNEL12XPIPEPHYSTATUS(ifpscpmchannel12xpipephystatus),
      .IFPSCPMCHANNEL12XPIPERXCHARISK(ifpscpmchannel12xpiperxcharisk),
      .IFPSCPMCHANNEL12XPIPERXDATA(ifpscpmchannel12xpiperxdata),  
      .IFPSCPMCHANNEL12XPIPERXDATAVALID(ifpscpmchannel12xpiperxdatavalid),
      .IFPSCPMCHANNEL12XPIPERXELECIDLE(ifpscpmchannel12xpiperxelecidle),
      .IFPSCPMCHANNEL12XPIPERXSTARTBLOCK(ifpscpmchannel12xpiperxstartblock),
      .IFPSCPMCHANNEL12XPIPERXSTATUS(ifpscpmchannel12xpiperxstatus),
      .IFPSCPMCHANNEL12XPIPERXSYNCHEADER(ifpscpmchannel12xpiperxsyncheader),
      .IFPSCPMCHANNEL12XPIPERXVALID(ifpscpmchannel12xpiperxvalid),
      .IFPSCPMCHANNEL13XPIPEPHYSTATUS(ifpscpmchannel13xpipephystatus),
      .IFPSCPMCHANNEL13XPIPERXCHARISK(ifpscpmchannel13xpiperxcharisk),
      .IFPSCPMCHANNEL13XPIPERXDATA(ifpscpmchannel13xpiperxdata),
      .IFPSCPMCHANNEL13XPIPERXDATAVALID(ifpscpmchannel13xpiperxdatavalid),
      .IFPSCPMCHANNEL13XPIPERXELECIDLE(ifpscpmchannel13xpiperxelecidle),
      .IFPSCPMCHANNEL13XPIPERXSTARTBLOCK(ifpscpmchannel13xpiperxstartblock),
      .IFPSCPMCHANNEL13XPIPERXSTATUS(ifpscpmchannel13xpiperxstatus),
      .IFPSCPMCHANNEL13XPIPERXSYNCHEADER(ifpscpmchannel13xpiperxsyncheader),
      .IFPSCPMCHANNEL13XPIPERXVALID(ifpscpmchannel13xpiperxvalid),
      .IFPSCPMCHANNEL14XPIPEPHYSTATUS(ifpscpmchannel14xpipephystatus),
      .IFPSCPMCHANNEL14XPIPERXCHARISK(ifpscpmchannel14xpiperxcharisk),
      .IFPSCPMCHANNEL14XPIPERXDATA(ifpscpmchannel14xpiperxdata),
      .IFPSCPMCHANNEL14XPIPERXDATAVALID(ifpscpmchannel14xpiperxdatavalid),
      .IFPSCPMCHANNEL14XPIPERXELECIDLE(ifpscpmchannel14xpiperxelecidle),
      .IFPSCPMCHANNEL14XPIPERXSTARTBLOCK(ifpscpmchannel14xpiperxstartblock),
      .IFPSCPMCHANNEL14XPIPERXSTATUS(ifpscpmchannel14xpiperxstatus),
      .IFPSCPMCHANNEL14XPIPERXSYNCHEADER(ifpscpmchannel14xpiperxsyncheader),
      .IFPSCPMCHANNEL14XPIPERXVALID(ifpscpmchannel14xpiperxvalid),
      .IFPSCPMCHANNEL15XPIPEPHYSTATUS(ifpscpmchannel15xpipephystatus),
      .IFPSCPMCHANNEL15XPIPERXCHARISK(ifpscpmchannel15xpiperxcharisk),
      .IFPSCPMCHANNEL15XPIPERXDATA(ifpscpmchannel15xpiperxdata),
      .IFPSCPMCHANNEL15XPIPERXDATAVALID(ifpscpmchannel15xpiperxdatavalid),
      .IFPSCPMCHANNEL15XPIPERXELECIDLE(ifpscpmchannel15xpiperxelecidle),
      .IFPSCPMCHANNEL15XPIPERXSTARTBLOCK(ifpscpmchannel15xpiperxstartblock),
      .IFPSCPMCHANNEL15XPIPERXSTATUS(ifpscpmchannel15xpiperxstatus),
      .IFPSCPMCHANNEL15XPIPERXSYNCHEADER(ifpscpmchannel15xpiperxsyncheader),
      .IFPSCPMCHANNEL15XPIPERXVALID(ifpscpmchannel15xpiperxvalid),
      .IFPSCPMCHANNEL1XPIPEPHYSTATUS(ifpscpmchannel1xpipephystatus),
      .IFPSCPMCHANNEL1XPIPERXCHARISK(ifpscpmchannel1xpiperxcharisk),
      .IFPSCPMCHANNEL1XPIPERXDATA(ifpscpmchannel1xpiperxdata),
      .IFPSCPMCHANNEL1XPIPERXDATAVALID(ifpscpmchannel1xpiperxdatavalid),
      .IFPSCPMCHANNEL1XPIPERXELECIDLE(ifpscpmchannel1xpiperxelecidle),
      .IFPSCPMCHANNEL1XPIPERXSTARTBLOCK(ifpscpmchannel1xpiperxstartblock),
      .IFPSCPMCHANNEL1XPIPERXSTATUS(ifpscpmchannel1xpiperxstatus),
      .IFPSCPMCHANNEL1XPIPERXSYNCHEADER(ifpscpmchannel1xpiperxsyncheader),
      .IFPSCPMCHANNEL1XPIPERXVALID(ifpscpmchannel1xpiperxvalid),
      .IFPSCPMCHANNEL2XPIPEPHYSTATUS(ifpscpmchannel2xpipephystatus),
      .IFPSCPMCHANNEL2XPIPERXCHARISK(ifpscpmchannel2xpiperxcharisk),
      .IFPSCPMCHANNEL2XPIPERXDATA(ifpscpmchannel2xpiperxdata),
      .IFPSCPMCHANNEL2XPIPERXDATAVALID(ifpscpmchannel2xpiperxdatavalid),
      .IFPSCPMCHANNEL2XPIPERXELECIDLE(ifpscpmchannel2xpiperxelecidle),
      .IFPSCPMCHANNEL2XPIPERXSTARTBLOCK(ifpscpmchannel2xpiperxstartblock),
      .IFPSCPMCHANNEL2XPIPERXSTATUS(ifpscpmchannel2xpiperxstatus),
      .IFPSCPMCHANNEL2XPIPERXSYNCHEADER(ifpscpmchannel2xpiperxsyncheader),
      .IFPSCPMCHANNEL2XPIPERXVALID(ifpscpmchannel2xpiperxvalid),
      .IFPSCPMCHANNEL3XPIPEPHYSTATUS(ifpscpmchannel3xpipephystatus),
      .IFPSCPMCHANNEL3XPIPERXCHARISK(ifpscpmchannel3xpiperxcharisk),
      .IFPSCPMCHANNEL3XPIPERXDATA(ifpscpmchannel3xpiperxdata),
      .IFPSCPMCHANNEL3XPIPERXDATAVALID(ifpscpmchannel3xpiperxdatavalid),
      .IFPSCPMCHANNEL3XPIPERXELECIDLE(ifpscpmchannel3xpiperxelecidle),
      .IFPSCPMCHANNEL3XPIPERXSTARTBLOCK(ifpscpmchannel3xpiperxstartblock),
      .IFPSCPMCHANNEL3XPIPERXSTATUS(ifpscpmchannel3xpiperxstatus),
      .IFPSCPMCHANNEL3XPIPERXSYNCHEADER(ifpscpmchannel3xpiperxsyncheader),
      .IFPSCPMCHANNEL3XPIPERXVALID(ifpscpmchannel3xpiperxvalid),
      .IFPSCPMCHANNEL4XPIPEPHYSTATUS(ifpscpmchannel4xpipephystatus),
      .IFPSCPMCHANNEL4XPIPERXCHARISK(ifpscpmchannel4xpiperxcharisk),
      .IFPSCPMCHANNEL4XPIPERXDATA(ifpscpmchannel4xpiperxdata),
      .IFPSCPMCHANNEL4XPIPERXDATAVALID(ifpscpmchannel4xpiperxdatavalid),
      .IFPSCPMCHANNEL4XPIPERXELECIDLE(ifpscpmchannel4xpiperxelecidle),
      .IFPSCPMCHANNEL4XPIPERXSTARTBLOCK(ifpscpmchannel4xpiperxstartblock),
      .IFPSCPMCHANNEL4XPIPERXSTATUS(ifpscpmchannel4xpiperxstatus),
      .IFPSCPMCHANNEL4XPIPERXSYNCHEADER(ifpscpmchannel4xpiperxsyncheader),
      .IFPSCPMCHANNEL4XPIPERXVALID(ifpscpmchannel4xpiperxvalid),
      .IFPSCPMCHANNEL5XPIPEPHYSTATUS(ifpscpmchannel5xpipephystatus),
      .IFPSCPMCHANNEL5XPIPERXCHARISK(ifpscpmchannel5xpiperxcharisk),
      .IFPSCPMCHANNEL5XPIPERXDATA(ifpscpmchannel5xpiperxdata),
      .IFPSCPMCHANNEL5XPIPERXDATAVALID(ifpscpmchannel5xpiperxdatavalid),
      .IFPSCPMCHANNEL5XPIPERXELECIDLE(ifpscpmchannel5xpiperxelecidle),
      .IFPSCPMCHANNEL5XPIPERXSTARTBLOCK(ifpscpmchannel5xpiperxstartblock),
      .IFPSCPMCHANNEL5XPIPERXSTATUS(ifpscpmchannel5xpiperxstatus),
      .IFPSCPMCHANNEL5XPIPERXSYNCHEADER(ifpscpmchannel5xpiperxsyncheader),
      .IFPSCPMCHANNEL5XPIPERXVALID(ifpscpmchannel5xpiperxvalid),
      .IFPSCPMCHANNEL6XPIPEPHYSTATUS(ifpscpmchannel6xpipephystatus),
      .IFPSCPMCHANNEL6XPIPERXCHARISK(ifpscpmchannel6xpiperxcharisk),
      .IFPSCPMCHANNEL6XPIPERXDATA(ifpscpmchannel6xpiperxdata),
      .IFPSCPMCHANNEL6XPIPERXDATAVALID(ifpscpmchannel6xpiperxdatavalid),
      .IFPSCPMCHANNEL6XPIPERXELECIDLE(ifpscpmchannel6xpiperxelecidle),
      .IFPSCPMCHANNEL6XPIPERXSTARTBLOCK(ifpscpmchannel6xpiperxstartblock),
      .IFPSCPMCHANNEL6XPIPERXSTATUS(ifpscpmchannel6xpiperxstatus),
      .IFPSCPMCHANNEL6XPIPERXSYNCHEADER(ifpscpmchannel6xpiperxsyncheader),
      .IFPSCPMCHANNEL6XPIPERXVALID(ifpscpmchannel6xpiperxvalid),
      .IFPSCPMCHANNEL7XPIPEPHYSTATUS(ifpscpmchannel7xpipephystatus),
      .IFPSCPMCHANNEL7XPIPERXCHARISK(ifpscpmchannel7xpiperxcharisk),
      .IFPSCPMCHANNEL7XPIPERXDATA(ifpscpmchannel7xpiperxdata),
      .IFPSCPMCHANNEL7XPIPERXDATAVALID(ifpscpmchannel7xpiperxdatavalid),
      .IFPSCPMCHANNEL7XPIPERXELECIDLE(ifpscpmchannel7xpiperxelecidle),
      .IFPSCPMCHANNEL7XPIPERXSTARTBLOCK(ifpscpmchannel7xpiperxstartblock),
      .IFPSCPMCHANNEL7XPIPERXSTATUS(ifpscpmchannel7xpiperxstatus),
      .IFPSCPMCHANNEL7XPIPERXSYNCHEADER(ifpscpmchannel7xpiperxsyncheader),
      .IFPSCPMCHANNEL7XPIPERXVALID(ifpscpmchannel7xpiperxvalid),
      .IFPSCPMCHANNEL8XPIPEPHYSTATUS(ifpscpmchannel8xpipephystatus),
      .IFPSCPMCHANNEL8XPIPERXCHARISK(ifpscpmchannel8xpiperxcharisk),
      .IFPSCPMCHANNEL8XPIPERXDATA(ifpscpmchannel8xpiperxdata),
      .IFPSCPMCHANNEL8XPIPERXDATAVALID(ifpscpmchannel8xpiperxdatavalid),
      .IFPSCPMCHANNEL8XPIPERXELECIDLE(ifpscpmchannel8xpiperxelecidle),
      .IFPSCPMCHANNEL8XPIPERXSTARTBLOCK(ifpscpmchannel8xpiperxstartblock),
      .IFPSCPMCHANNEL8XPIPERXSTATUS(ifpscpmchannel8xpiperxstatus),
      .IFPSCPMCHANNEL8XPIPERXSYNCHEADER(ifpscpmchannel8xpiperxsyncheader),
      .IFPSCPMCHANNEL8XPIPERXVALID(ifpscpmchannel8xpiperxvalid),
      .IFPSCPMCHANNEL9XPIPEPHYSTATUS(ifpscpmchannel9xpipephystatus),
      .IFPSCPMCHANNEL9XPIPERXCHARISK(ifpscpmchannel9xpiperxcharisk),
      .IFPSCPMCHANNEL9XPIPERXDATA(ifpscpmchannel9xpiperxdata),
      .IFPSCPMCHANNEL9XPIPERXDATAVALID(ifpscpmchannel9xpiperxdatavalid),
      .IFPSCPMCHANNEL9XPIPERXELECIDLE(ifpscpmchannel9xpiperxelecidle),
      .IFPSCPMCHANNEL9XPIPERXSTARTBLOCK(ifpscpmchannel9xpiperxstartblock),
      .IFPSCPMCHANNEL9XPIPERXSTATUS(ifpscpmchannel9xpiperxstatus),
      .IFPSCPMCHANNEL9XPIPERXSYNCHEADER(ifpscpmchannel9xpiperxsyncheader),
      .IFPSCPMCHANNEL9XPIPERXVALID(ifpscpmchannel9xpiperxvalid),

      .IFPSCPMHSDPCHANNEL0XPIPERXDATAVALID(ifpscpmhsdpchannel0xpiperxdatavalid),
      .IFPSCPMHSDPCHANNEL0XPIPERXHEADER(ifpscpmhsdpchannel0xpiperxheader),
      .IFPSCPMHSDPCHANNEL0XPIPERXHEADERVALID(ifpscpmhsdpchannel0xpiperxheadervalid),
      .IFPSCPMHSDPCHANNEL0XPIPERXRESETDONE(ifpscpmhsdpchannel0xpiperxresetdone),
      .IFPSCPMHSDPCHANNEL0XPIPETXRESETDONE(ifpscpmhsdpchannel0xpipetxresetdone),
      .IFPSCPMHSDPCHANNEL1XPIPERXDATAVALID(ifpscpmhsdpchannel1xpiperxdatavalid),
      .IFPSCPMHSDPCHANNEL1XPIPERXHEADER(ifpscpmhsdpchannel1xpiperxheader),
      .IFPSCPMHSDPCHANNEL1XPIPERXHEADERVALID(ifpscpmhsdpchannel1xpiperxheadervalid),
      .IFPSCPMHSDPCHANNEL1XPIPERXRESETDONE(ifpscpmhsdpchannel1xpiperxresetdone),
      .IFPSCPMHSDPCHANNEL1XPIPETXRESETDONE(ifpscpmhsdpchannel1xpipetxresetdone),
      .IFPSCPMHSDPCHANNEL2XPIPERXDATAVALID(ifpscpmhsdpchannel2xpiperxdatavalid),
      .IFPSCPMHSDPCHANNEL2XPIPERXHEADER(ifpscpmhsdpchannel2xpiperxheader),
      .IFPSCPMHSDPCHANNEL2XPIPERXHEADERVALID(ifpscpmhsdpchannel2xpiperxheadervalid),
      .IFPSCPMHSDPCHANNEL2XPIPERXRESETDONE(ifpscpmhsdpchannel2xpiperxresetdone),
      .IFPSCPMHSDPCHANNEL2XPIPETXRESETDONE(ifpscpmhsdpchannel2xpipetxresetdone),
      .IFPSCPMHSDPLINKXPIPEGTRXOUTCLK(ifpscpmhsdplinkxpipegtrxoutclk),
      .IFPSCPMINTQUADXPIPEPHYREADYTOBOT(ifpscpmintquadxpipephyreadytobot),
      .IFPSCPMLINK0XPIPEBUFGTCE(ifpscpmlink0xpipebufgtce),
      .IFPSCPMLINK0XPIPEBUFGTCEMASK(ifpscpmlink0xpipebufgtcemask),
      .IFPSCPMLINK0XPIPEBUFGTDIV(ifpscpmlink0xpipebufgtdiv),
      .IFPSCPMLINK0XPIPEBUFGTRST(ifpscpmlink0xpipebufgtrst),
      .IFPSCPMLINK0XPIPEBUFGTRSTMASK(ifpscpmlink0xpipebufgtrstmask),
      .IFPSCPMLINK0XPIPEGTOUTCLK(ifpscpmlink0xpipegtoutclk),
      .IFPSCPMLINK0XPIPEPHYREADY(ifpscpmlink0xpipephyready),
      .IFPSCPMLINK1XPIPEBUFGTCE(ifpscpmlink1xpipebufgtce),
      .IFPSCPMLINK1XPIPEBUFGTCEMASK(ifpscpmlink1xpipebufgtcemask),
      .IFPSCPMLINK1XPIPEBUFGTDIV(ifpscpmlink1xpipebufgtdiv),
      .IFPSCPMLINK1XPIPEBUFGTRST(ifpscpmlink1xpipebufgtrst),
      .IFPSCPMLINK1XPIPEBUFGTRSTMASK(ifpscpmlink1xpipebufgtrstmask),
      .IFPSCPMLINK1XPIPEGTOUTCLK(ifpscpmlink1xpipegtoutclk),
      .IFPSCPMLINK1XPIPEPHYREADY(ifpscpmlink1xpipephyready),

      .IFPSCPMPCSRPSRBISRDONE(ifpscpmpcsrpsrbisrdone),
      .IFPSCPMPCSRPSRBISRERR(ifpscpmpcsrpsrbisrerr),
      .IFPSCPMPCSRPSRCALDONE(ifpscpmpcsrpsrcaldone),
      .IFPSCPMPCSRPSRCALERROR(ifpscpmpcsrpsrcalerror),
      .IFPSCPMPCSRPSRINCAL(ifpscpmpcsrpsrincal),
      .IFPSCPMPCSRPSRMEMCLRDONE(ifpscpmpcsrpsrmemclrdone),
      .IFPSCPMPCSRPSRMEMCLRPASS(ifpscpmpcsrpsrmemclrpass),
      .IFPSCPMPCSRPSRSCANCLRDONE(ifpscpmpcsrpsrscanclrdone),
      .IFPSCPMPCSRPSRSCANCLRPASS(ifpscpmpcsrpsrscanclrpass),
      .IFPSCPMQUAD0XPIPERXMARGINREQACK(ifpscpmquad0xpiperxmarginreqack),
      .IFPSCPMQUAD0XPIPERXMARGINRESCMD(ifpscpmquad0xpiperxmarginrescmd),
      .IFPSCPMQUAD0XPIPERXMARGINRESLANENUM(ifpscpmquad0xpiperxmarginreslanenum),
      .IFPSCPMQUAD0XPIPERXMARGINRESPAYLOAD(ifpscpmquad0xpiperxmarginrespayload),
      .IFPSCPMQUAD0XPIPERXMARGINRESREQ(ifpscpmquad0xpiperxmarginresreq),
      .IFPSCPMQUAD1XPIPERXMARGINREQACK(ifpscpmquad1xpiperxmarginreqack),
      .IFPSCPMQUAD1XPIPERXMARGINRESCMD(ifpscpmquad1xpiperxmarginrescmd),
      .IFPSCPMQUAD1XPIPERXMARGINRESLANENUM(ifpscpmquad1xpiperxmarginreslanenum),
      .IFPSCPMQUAD1XPIPERXMARGINRESPAYLOAD(ifpscpmquad1xpiperxmarginrespayload),
      .IFPSCPMQUAD1XPIPERXMARGINRESREQ(ifpscpmquad1xpiperxmarginresreq),
      .IFPSCPMQUAD2XPIPERXMARGINREQACK(ifpscpmquad2xpiperxmarginreqack),
      .IFPSCPMQUAD2XPIPERXMARGINRESCMD(ifpscpmquad2xpiperxmarginrescmd),
      .IFPSCPMQUAD2XPIPERXMARGINRESLANENUM(ifpscpmquad2xpiperxmarginreslanenum),
      .IFPSCPMQUAD2XPIPERXMARGINRESPAYLOAD(ifpscpmquad2xpiperxmarginrespayload),
      .IFPSCPMQUAD2XPIPERXMARGINRESREQ(ifpscpmquad2xpiperxmarginresreq),
      .IFPSCPMQUAD3XPIPERXMARGINREQACK(ifpscpmquad3xpiperxmarginreqack),
      .IFPSCPMQUAD3XPIPERXMARGINRESCMD(ifpscpmquad3xpiperxmarginrescmd),
      .IFPSCPMQUAD3XPIPERXMARGINRESLANENUM(ifpscpmquad3xpiperxmarginreslanenum),
      .IFPSCPMQUAD3XPIPERXMARGINRESPAYLOAD(ifpscpmquad3xpiperxmarginrespayload),
      .IFPSCPMQUAD3XPIPERXMARGINRESREQ(ifpscpmquad3xpiperxmarginresreq),
      .IFCPMPCIEA0CFGHPICFGCCIXEDRDATARATECHANGEACK(ifcpmpciea0cfghpicfgccixedrdataratechangeack),
      .IFCPMPCIEA0CFGHPICFGERRCORIN(ifcpmpciea0cfghpicfgerrcorin),
      .IFCPMPCIEA0CFGHPICFGERRUNCORIN(ifcpmpciea0cfghpicfgerruncorin),
      .IFCPMPCIEA0CFGHPICFGEXTREADDATA(ifcpmpciea0cfghpicfgextreaddata),
      .IFCPMPCIEA0CFGHPICFGEXTREADDATAVALID(ifcpmpciea0cfghpicfgextreaddatavalid),
      .IFCPMPCIEA0CFGHPICFGFCSEL(ifcpmpciea0cfghpicfgfcsel),
      .IFCPMPCIEA0CFGHPICFGFCVCSEL(ifcpmpciea0cfghpicfgfcvcsel),
      .IFCPMPCIEA0CFGHPICFGFLRDONE(ifcpmpciea0cfghpicfgflrdone),
      .IFCPMPCIEA0CFGHPICFGHOTRESETIN(ifcpmpciea0cfghpicfghotresetin),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTINT(ifcpmpciea0cfghpicfginterruptint),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIATTR(ifcpmpciea0cfghpicfginterruptmsiattr),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIFUNCTIONNUMBER(ifcpmpciea0cfghpicfginterruptmsifunctionnumber),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIINT(ifcpmpciea0cfghpicfginterruptmsiint),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIPENDINGSTATUS(ifcpmpciea0cfghpicfginterruptmsipendingstatus),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIPENDINGSTATUSDATAENABLE(ifcpmpciea0cfghpicfginterruptmsipendingstatusdataenable),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM(ifcpmpciea0cfghpicfginterruptmsipendingstatusfunctionnum),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSISELECT(ifcpmpciea0cfghpicfginterruptmsiselect),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSITPHPRESENT(ifcpmpciea0cfghpicfginterruptmsitphpresent),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSITPHSTTAG(ifcpmpciea0cfghpicfginterruptmsitphsttag),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSITPHTYPE(ifcpmpciea0cfghpicfginterruptmsitphtype),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXADDRESS(ifcpmpciea0cfghpicfginterruptmsixaddress),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXDATA(ifcpmpciea0cfghpicfginterruptmsixdata),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXINT(ifcpmpciea0cfghpicfginterruptmsixint),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXVECPENDING(ifcpmpciea0cfghpicfginterruptmsixvecpending),
      .IFCPMPCIEA0CFGHPICFGINTERRUPTPENDING(ifcpmpciea0cfghpicfginterruptpending),
      .IFCPMPCIEA0CFGHPICFGMGMTADDR(ifcpmpciea0cfghpicfgmgmtaddr),
      .IFCPMPCIEA0CFGHPICFGMGMTBYTEENABLE(ifcpmpciea0cfghpicfgmgmtbyteenable),
      .IFCPMPCIEA0CFGHPICFGMGMTDEBUGACCESS(ifcpmpciea0cfghpicfgmgmtdebugaccess),
      .IFCPMPCIEA0CFGHPICFGMGMTFUNCTIONNUMBER(ifcpmpciea0cfghpicfgmgmtfunctionnumber),
      .IFCPMPCIEA0CFGHPICFGMGMTREAD(ifcpmpciea0cfghpicfgmgmtread),
      .IFCPMPCIEA0CFGHPICFGMGMTWRITE(ifcpmpciea0cfghpicfgmgmtwrite),
      .IFCPMPCIEA0CFGHPICFGMGMTWRITEDATA(ifcpmpciea0cfghpicfgmgmtwritedata),
      .IFCPMPCIEA0CFGHPICFGMSGTRANSMIT(ifcpmpciea0cfghpicfgmsgtransmit),
      .IFCPMPCIEA0CFGHPICFGMSGTRANSMITDATA(ifcpmpciea0cfghpicfgmsgtransmitdata),
      .IFCPMPCIEA0CFGHPICFGMSGTRANSMITTYPE(ifcpmpciea0cfghpicfgmsgtransmittype),
      .IFCPMPCIEA0CFGHPICFGPOWERSTATECHANGEACK(ifcpmpciea0cfghpicfgpowerstatechangeack),
      .IFCPMPCIEA0CFGHPICFGVFFLRDONE(ifcpmpciea0cfghpicfgvfflrdone),
      .IFCPMPCIEA0CFGHPICFGVFFLRFUNCNUM(ifcpmpciea0cfghpicfgvfflrfuncnum),
      .IFCPMPCIEA1CFGHPICFGCCIXEDRDATARATECHANGEACK(ifcpmpciea1cfghpicfgccixedrdataratechangeack),
      .IFCPMPCIEA1CFGHPICFGERRCORIN(ifcpmpciea1cfghpicfgerrcorin),
      .IFCPMPCIEA1CFGHPICFGERRUNCORIN(ifcpmpciea1cfghpicfgerruncorin),
      .IFCPMPCIEA1CFGHPICFGEXTREADDATA(ifcpmpciea1cfghpicfgextreaddata),
      .IFCPMPCIEA1CFGHPICFGEXTREADDATAVALID(ifcpmpciea1cfghpicfgextreaddatavalid),
      .IFCPMPCIEA1CFGHPICFGFCSEL(ifcpmpciea1cfghpicfgfcsel),
      .IFCPMPCIEA1CFGHPICFGFCVCSEL(ifcpmpciea1cfghpicfgfcvcsel),
      .IFCPMPCIEA1CFGHPICFGFLRDONE(ifcpmpciea1cfghpicfgflrdone),
      .IFCPMPCIEA1CFGHPICFGHOTRESETIN(ifcpmpciea1cfghpicfghotresetin),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTINT(ifcpmpciea1cfghpicfginterruptint),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIATTR(ifcpmpciea1cfghpicfginterruptmsiattr),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIFUNCTIONNUMBER(ifcpmpciea1cfghpicfginterruptmsifunctionnumber),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIINT(ifcpmpciea1cfghpicfginterruptmsiint),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIPENDINGSTATUS(ifcpmpciea1cfghpicfginterruptmsipendingstatus),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIPENDINGSTATUSDATAENABLE(ifcpmpciea1cfghpicfginterruptmsipendingstatusdataenable),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM(ifcpmpciea1cfghpicfginterruptmsipendingstatusfunctionnum),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSISELECT(ifcpmpciea1cfghpicfginterruptmsiselect),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSITPHPRESENT(ifcpmpciea1cfghpicfginterruptmsitphpresent),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSITPHSTTAG(ifcpmpciea1cfghpicfginterruptmsitphsttag),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSITPHTYPE(ifcpmpciea1cfghpicfginterruptmsitphtype),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXADDRESS(ifcpmpciea1cfghpicfginterruptmsixaddress),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXDATA(ifcpmpciea1cfghpicfginterruptmsixdata),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXINT(ifcpmpciea1cfghpicfginterruptmsixint),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXVECPENDING(ifcpmpciea1cfghpicfginterruptmsixvecpending),
      .IFCPMPCIEA1CFGHPICFGINTERRUPTPENDING(ifcpmpciea1cfghpicfginterruptpending),
      .IFCPMPCIEA1CFGHPICFGMGMTADDR(ifcpmpciea1cfghpicfgmgmtaddr),
      .IFCPMPCIEA1CFGHPICFGMGMTBYTEENABLE(ifcpmpciea1cfghpicfgmgmtbyteenable),
      .IFCPMPCIEA1CFGHPICFGMGMTDEBUGACCESS(ifcpmpciea1cfghpicfgmgmtdebugaccess),
      .IFCPMPCIEA1CFGHPICFGMGMTFUNCTIONNUMBER(ifcpmpciea1cfghpicfgmgmtfunctionnumber),
      .IFCPMPCIEA1CFGHPICFGMGMTREAD(ifcpmpciea1cfghpicfgmgmtread),
      .IFCPMPCIEA1CFGHPICFGMGMTWRITE(ifcpmpciea1cfghpicfgmgmtwrite),
      .IFCPMPCIEA1CFGHPICFGMGMTWRITEDATA(ifcpmpciea1cfghpicfgmgmtwritedata),
      .IFCPMPCIEA1CFGHPICFGMSGTRANSMIT(ifcpmpciea1cfghpicfgmsgtransmit),
      .IFCPMPCIEA1CFGHPICFGMSGTRANSMITDATA(ifcpmpciea1cfghpicfgmsgtransmitdata),
      .IFCPMPCIEA1CFGHPICFGMSGTRANSMITTYPE(ifcpmpciea1cfghpicfgmsgtransmittype),
      .IFCPMPCIEA1CFGHPICFGPOWERSTATECHANGEACK(ifcpmpciea1cfghpicfgpowerstatechangeack),
      .IFCPMPCIEA1CFGHPICFGVFFLRDONE(ifcpmpciea1cfghpicfgvfflrdone),
      .IFCPMPCIEA1CFGHPICFGVFFLRFUNCNUM(ifcpmpciea1cfghpicfgvfflrfuncnum),
      .IFCPMPCIEADPLLDPLL0CPMLOCKED(ifcpmpcieadplldpll0cpmlocked),
      .IFCPMPCIEADPLLDPLL1CPMLOCKED(ifcpmpcieadplldpll1cpmlocked),
      .IFCPMPSAXI0ARREADY(ifcpmpsaxi0arready),
      .IFCPMPSAXI0AWREADY(ifcpmpsaxi0awready),
      .IFCPMPSAXI0BID(ifcpmpsaxi0bid),
      .IFCPMPSAXI0BRESP(ifcpmpsaxi0bresp),
      .IFCPMPSAXI0BUSER(ifcpmpsaxi0buser),
      .IFCPMPSAXI0BVALID(ifcpmpsaxi0bvalid),
      .IFCPMPSAXI0RDATA(ifcpmpsaxi0rdata),
      .IFCPMPSAXI0RID(ifcpmpsaxi0rid),
      .IFCPMPSAXI0RLAST(ifcpmpsaxi0rlast),
      .IFCPMPSAXI0RRESP(ifcpmpsaxi0rresp),
      .IFCPMPSAXI0RUSER(ifcpmpsaxi0ruser),
      .IFCPMPSAXI0RVALID(ifcpmpsaxi0rvalid),
      .IFCPMPSAXI0WREADY(ifcpmpsaxi0wready),
      .IFCPMPSAXI1ARREADY(ifcpmpsaxi1arready),
      .IFCPMPSAXI1AWREADY(ifcpmpsaxi1awready),
      .IFCPMPSAXI1BID(ifcpmpsaxi1bid),
      .IFCPMPSAXI1BRESP(ifcpmpsaxi1bresp),
      .IFCPMPSAXI1BUSER(ifcpmpsaxi1buser),
      .IFCPMPSAXI1BVALID(ifcpmpsaxi1bvalid),
      .IFCPMPSAXI1RDATA(ifcpmpsaxi1rdata),
      .IFCPMPSAXI1RID(ifcpmpsaxi1rid),
      .IFCPMPSAXI1RLAST(ifcpmpsaxi1rlast),
      .IFCPMPSAXI1RRESP(ifcpmpsaxi1rresp),
      .IFCPMPSAXI1RUSER(ifcpmpsaxi1ruser),
      .IFCPMPSAXI1RVALID(ifcpmpsaxi1rvalid),
      .IFCPMPSAXI1WREADY(ifcpmpsaxi1wready),

      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0CQCRDT(ifextplpcie0unifiedcqaxispcieaxisport0cqcrdt),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0RCCRDT(ifextplpcie0unifiedcqaxispcieaxisport0rccrdt),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1CQCRDT(ifextplpcie0unifiedcqaxispcieaxisport1cqcrdt),
      .IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1RCCRDT(ifextplpcie0unifiedcqaxispcieaxisport1rccrdt),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0CQCRDT(ifextplpcie1unifiedcqaxispcieaxisport0cqcrdt),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0RCCRDT(ifextplpcie1unifiedcqaxispcieaxisport0rccrdt),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1CQCRDT(ifextplpcie1unifiedcqaxispcieaxisport1cqcrdt),
      .IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1RCCRDT(ifextplpcie1unifiedcqaxispcieaxisport1rccrdt),
      .IFPCIE0PLCCAXISAXISCCTDATA(ifpcie0plccaxisaxiscctdata),
      .IFPCIE0PLCCAXISAXISCCTKEEP(ifpcie0plccaxisaxiscctkeep),
      .IFPCIE0PLCCAXISAXISCCTLAST(ifpcie0plccaxisaxiscctlast),
      .IFPCIE0PLCCAXISAXISCCTUSER(ifpcie0plccaxisaxiscctuser),
      .IFPCIE0PLCCAXISAXISCCTVALID(ifpcie0plccaxisaxiscctvalid),
      .IFPCIE0PLRQAXISAXISRQTDATA(ifpcie0plrqaxisaxisrqtdata),
      .IFPCIE0PLRQAXISAXISRQTKEEP(ifpcie0plrqaxisaxisrqtkeep),
      .IFPCIE0PLRQAXISAXISRQTLAST(ifpcie0plrqaxisaxisrqtlast),
      .IFPCIE0PLRQAXISAXISRQTUSER(ifpcie0plrqaxisaxisrqtuser),
      .IFPCIE0PLRQAXISAXISRQTVALID(ifpcie0plrqaxisaxisrqtvalid),
      .IFPCIE1PLCCAXISAXISCCTDATA(ifpcie1plccaxisaxiscctdata),
      .IFPCIE1PLCCAXISAXISCCTKEEP(ifpcie1plccaxisaxiscctkeep),
      .IFPCIE1PLCCAXISAXISCCTLAST(ifpcie1plccaxisaxiscctlast),
      .IFPCIE1PLCCAXISAXISCCTUSER(ifpcie1plccaxisaxiscctuser),
      .IFPCIE1PLCCAXISAXISCCTVALID(ifpcie1plccaxisaxiscctvalid),
      .IFPCIE1PLRQAXISAXISRQTDATA(ifpcie1plrqaxisaxisrqtdata),
      .IFPCIE1PLRQAXISAXISRQTKEEP(ifpcie1plrqaxisaxisrqtkeep),
      .IFPCIE1PLRQAXISAXISRQTLAST(ifpcie1plrqaxisaxisrqtlast),
      .IFPCIE1PLRQAXISAXISRQTUSER(ifpcie1plrqaxisaxisrqtuser),
      .IFPCIE1PLRQAXISAXISRQTVALID(ifpcie1plrqaxisaxisrqtvalid),
      .IFPLCPMP0CHICRSPLCRDV(ifplcpmp0chicrsplcrdv),
      .IFPLCPMP0CHIMLINKACTIVEREQ(ifplcpmp0chimlinkactivereq),
      .IFPLCPMP0CHIMSACTIVE(ifplcpmp0chimsactive),
      .IFPLCPMP0CHIRDATLCRDV(ifplcpmp0chirdatlcrdv),
      .IFPLCPMP0CHIREQFLIT(ifplcpmp0chireqflit),
      .IFPLCPMP0CHIREQFLITPEND(ifplcpmp0chireqflitpend),
      .IFPLCPMP0CHIREQFLITV(ifplcpmp0chireqflitv),
      .IFPLCPMP0CHISLINKACTIVEACK(ifplcpmp0chislinkactiveack),
      .IFPLCPMP0CHISNPLCRDV(ifplcpmp0chisnplcrdv),
      .IFPLCPMP0CHISRSPFLIT(ifplcpmp0chisrspflit),
      .IFPLCPMP0CHISRSPFLITPEND(ifplcpmp0chisrspflitpend),
      .IFPLCPMP0CHISRSPFLITV(ifplcpmp0chisrspflitv),
      .IFPLCPMP0CHISYSCOREQ(ifplcpmp0chisyscoreq),
      .IFPLCPMP0CHIWDATFLIT(ifplcpmp0chiwdatflit),
      .IFPLCPMP0CHIWDATFLITPEND(ifplcpmp0chiwdatflitpend),
      .IFPLCPMP0CHIWDATFLITV(ifplcpmp0chiwdatflitv),
      .IFPLCPMP1CHICRSPLCRDV(ifplcpmp1chicrsplcrdv),
      .IFPLCPMP1CHIMLINKACTIVEREQ(ifplcpmp1chimlinkactivereq),
      .IFPLCPMP1CHIMSACTIVE(ifplcpmp1chimsactive),
      .IFPLCPMP1CHIRDATLCRDV(ifplcpmp1chirdatlcrdv),
      .IFPLCPMP1CHIREQFLIT(ifplcpmp1chireqflit),
      .IFPLCPMP1CHIREQFLITPEND(ifplcpmp1chireqflitpend),
      .IFPLCPMP1CHIREQFLITV(ifplcpmp1chireqflitv),
      .IFPLCPMP1CHISLINKACTIVEACK(ifplcpmp1chislinkactiveack),
      .IFPLCPMP1CHISNPLCRDV(ifplcpmp1chisnplcrdv),
      .IFPLCPMP1CHISRSPFLIT(ifplcpmp1chisrspflit),
      .IFPLCPMP1CHISRSPFLITPEND(ifplcpmp1chisrspflitpend),
      .IFPLCPMP1CHISRSPFLITV(ifplcpmp1chisrspflitv),
      .IFPLCPMP1CHISYSCOREQ(ifplcpmp1chisyscoreq),
      .IFPLCPMP1CHIWDATFLIT(ifplcpmp1chiwdatflit),
      .IFPLCPMP1CHIWDATFLITPEND(ifplcpmp1chiwdatflitpend),
      .IFPLCPMP1CHIWDATFLITV(ifplcpmp1chiwdatflitv),
      .IFPLEXTPCIE0AXIPCIECOMPLDELIVERED(ifplextpcie0axipciecompldelivered),
      .IFPLEXTPCIE0AXIPCIECOMPLDELIVEREDTAG0(ifplextpcie0axipciecompldeliveredtag0),
      .IFPLEXTPCIE0AXIPCIECOMPLDELIVEREDTAG1(ifplextpcie0axipciecompldeliveredtag1),
      .IFPLEXTPCIE0AXIPCIECQNPREQ(ifplextpcie0axipciecqnpreq),
      .IFPLEXTPCIE0AXIPCIECQNPUSERCREDITRCVD(ifplextpcie0axipciecqnpusercreditrcvd),
      .IFPLEXTPCIE0AXIPCIECQPIPELINEEMPTY(ifplextpcie0axipciecqpipelineempty),
      .IFPLEXTPCIE0AXIPCIEPOSTEDREQDELIVERED(ifplextpcie0axipciepostedreqdelivered),
      .IFPLEXTPCIE0AXITLRXCOMPLCREDITRELEASED(ifplextpcie0axitlrxcomplcreditreleased),
      .IFPLEXTPCIE0AXITLRXCOMPLHEADERCREDITRELEASEDVALUE(ifplextpcie0axitlrxcomplheadercreditreleasedvalue),
      .IFPLEXTPCIE0AXITLRXCOMPLPAYLOADCREDITRELEASEDVALUE(ifplextpcie0axitlrxcomplpayloadcreditreleasedvalue),
      .IFPLEXTPCIE0AXITLRXNONPOSTEDCREDITRELEASED(ifplextpcie0axitlrxnonpostedcreditreleased),
      .IFPLEXTPCIE0AXITLRXNONPOSTEDPAYLOADCREDITRELEASEDVALUE(ifplextpcie0axitlrxnonpostedpayloadcreditreleasedvalue),
      .IFPLEXTPCIE0AXITLRXPOSTEDCREDITRELEASED(ifplextpcie0axitlrxpostedcreditreleased),
      .IFPLEXTPCIE0AXITLRXPOSTEDPAYLOADCREDITRELEASEDVALUE(ifplextpcie0axitlrxpostedpayloadcreditreleasedvalue),
      .IFPLEXTPCIE1AXIPCIECOMPLDELIVERED(ifplextpcie1axipciecompldelivered),
      .IFPLEXTPCIE1AXIPCIECOMPLDELIVEREDTAG0(ifplextpcie1axipciecompldeliveredtag0),
      .IFPLEXTPCIE1AXIPCIECOMPLDELIVEREDTAG1(ifplextpcie1axipciecompldeliveredtag1),
      .IFPLEXTPCIE1AXIPCIECQNPREQ(ifplextpcie1axipciecqnpreq),
      .IFPLEXTPCIE1AXIPCIECQNPUSERCREDITRCVD(ifplextpcie1axipciecqnpusercreditrcvd),
      .IFPLEXTPCIE1AXIPCIECQPIPELINEEMPTY(ifplextpcie1axipciecqpipelineempty),
      .IFPLEXTPCIE1AXIPCIEPOSTEDREQDELIVERED(ifplextpcie1axipciepostedreqdelivered),
      .IFPLEXTPCIE1AXITLRXCOMPLCREDITRELEASED(ifplextpcie1axitlrxcomplcreditreleased),
      .IFPLEXTPCIE1AXITLRXCOMPLHEADERCREDITRELEASEDVALUE(ifplextpcie1axitlrxcomplheadercreditreleasedvalue),
      .IFPLEXTPCIE1AXITLRXCOMPLPAYLOADCREDITRELEASEDVALUE(ifplextpcie1axitlrxcomplpayloadcreditreleasedvalue),
      .IFPLEXTPCIE1AXITLRXNONPOSTEDCREDITRELEASED(ifplextpcie1axitlrxnonpostedcreditreleased),
      .IFPLEXTPCIE1AXITLRXNONPOSTEDPAYLOADCREDITRELEASEDVALUE(ifplextpcie1axitlrxnonpostedpayloadcreditreleasedvalue),
      .IFPLEXTPCIE1AXITLRXPOSTEDCREDITRELEASED(ifplextpcie1axitlrxpostedcreditreleased),
      .IFPLEXTPCIE1AXITLRXPOSTEDPAYLOADCREDITRELEASEDVALUE(ifplextpcie1axitlrxpostedpayloadcreditreleasedvalue),

      .IFPSCPMCHANNEL0XPIPEPOWERDOWN(ifpscpmchannel0xpipepowerdown),
      .IFPSCPMCHANNEL0XPIPERXPOLARITY(ifpscpmchannel0xpiperxpolarity),
      .IFPSCPMCHANNEL0XPIPERXTERMINATION(ifpscpmchannel0xpiperxtermination),
      .IFPSCPMCHANNEL0XPIPETXCHARISK(ifpscpmchannel0xpipetxcharisk),
      .IFPSCPMCHANNEL0XPIPETXCOMPLIANCE(ifpscpmchannel0xpipetxcompliance),
      .IFPSCPMCHANNEL0XPIPETXDATA(ifpscpmchannel0xpipetxdata),
      .IFPSCPMCHANNEL0XPIPETXDATAVALID(ifpscpmchannel0xpipetxdatavalid),
      .IFPSCPMCHANNEL0XPIPETXDEEMPH(ifpscpmchannel0xpipetxdeemph),
      .IFPSCPMCHANNEL0XPIPETXDETECTRXLOOPBACK(ifpscpmchannel0xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL0XPIPETXELECIDLE(ifpscpmchannel0xpipetxelecidle),
      .IFPSCPMCHANNEL0XPIPETXMAINCURSOR(ifpscpmchannel0xpipetxmaincursor),
      .IFPSCPMCHANNEL0XPIPETXMARGIN(ifpscpmchannel0xpipetxmargin),
      .IFPSCPMCHANNEL0XPIPETXPOSTCURSOR(ifpscpmchannel0xpipetxpostcursor),
      .IFPSCPMCHANNEL0XPIPETXPRECURSOR(ifpscpmchannel0xpipetxprecursor),
      .IFPSCPMCHANNEL0XPIPETXSTARTBLOCK(ifpscpmchannel0xpipetxstartblock),
      .IFPSCPMCHANNEL0XPIPETXSWING(ifpscpmchannel0xpipetxswing),
      .IFPSCPMCHANNEL0XPIPETXSYNCHEADER(ifpscpmchannel0xpipetxsyncheader),
      .IFPSCPMCHANNEL10XPIPEPOWERDOWN(ifpscpmchannel10xpipepowerdown),
      .IFPSCPMCHANNEL10XPIPERXPOLARITY(ifpscpmchannel10xpiperxpolarity),
      .IFPSCPMCHANNEL10XPIPERXTERMINATION(ifpscpmchannel10xpiperxtermination),
      .IFPSCPMCHANNEL10XPIPETXCHARISK(ifpscpmchannel10xpipetxcharisk),
      .IFPSCPMCHANNEL10XPIPETXCOMPLIANCE(ifpscpmchannel10xpipetxcompliance),
      .IFPSCPMCHANNEL10XPIPETXDATA(ifpscpmchannel10xpipetxdata),
      .IFPSCPMCHANNEL10XPIPETXDATAVALID(ifpscpmchannel10xpipetxdatavalid),
      .IFPSCPMCHANNEL10XPIPETXDEEMPH(ifpscpmchannel10xpipetxdeemph),
      .IFPSCPMCHANNEL10XPIPETXDETECTRXLOOPBACK(ifpscpmchannel10xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL10XPIPETXELECIDLE(ifpscpmchannel10xpipetxelecidle),
      .IFPSCPMCHANNEL10XPIPETXMAINCURSOR(ifpscpmchannel10xpipetxmaincursor),
      .IFPSCPMCHANNEL10XPIPETXMARGIN(ifpscpmchannel10xpipetxmargin),
      .IFPSCPMCHANNEL10XPIPETXPOSTCURSOR(ifpscpmchannel10xpipetxpostcursor),
      .IFPSCPMCHANNEL10XPIPETXPRECURSOR(ifpscpmchannel10xpipetxprecursor),
      .IFPSCPMCHANNEL10XPIPETXSTARTBLOCK(ifpscpmchannel10xpipetxstartblock),
      .IFPSCPMCHANNEL10XPIPETXSWING(ifpscpmchannel10xpipetxswing),
      .IFPSCPMCHANNEL10XPIPETXSYNCHEADER(ifpscpmchannel10xpipetxsyncheader),
      .IFPSCPMCHANNEL11XPIPEPOWERDOWN(ifpscpmchannel11xpipepowerdown),
      .IFPSCPMCHANNEL11XPIPERXPOLARITY(ifpscpmchannel11xpiperxpolarity),
      .IFPSCPMCHANNEL11XPIPERXTERMINATION(ifpscpmchannel11xpiperxtermination),
      .IFPSCPMCHANNEL11XPIPETXCHARISK(ifpscpmchannel11xpipetxcharisk),
      .IFPSCPMCHANNEL11XPIPETXCOMPLIANCE(ifpscpmchannel11xpipetxcompliance),
      .IFPSCPMCHANNEL11XPIPETXDATA(ifpscpmchannel11xpipetxdata),
      .IFPSCPMCHANNEL11XPIPETXDATAVALID(ifpscpmchannel11xpipetxdatavalid),
      .IFPSCPMCHANNEL11XPIPETXDEEMPH(ifpscpmchannel11xpipetxdeemph),
      .IFPSCPMCHANNEL11XPIPETXDETECTRXLOOPBACK(ifpscpmchannel11xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL11XPIPETXELECIDLE(ifpscpmchannel11xpipetxelecidle),
      .IFPSCPMCHANNEL11XPIPETXMAINCURSOR(ifpscpmchannel11xpipetxmaincursor),
      .IFPSCPMCHANNEL11XPIPETXMARGIN(ifpscpmchannel11xpipetxmargin),
      .IFPSCPMCHANNEL11XPIPETXPOSTCURSOR(ifpscpmchannel11xpipetxpostcursor),
      .IFPSCPMCHANNEL11XPIPETXPRECURSOR(ifpscpmchannel11xpipetxprecursor),
      .IFPSCPMCHANNEL11XPIPETXSTARTBLOCK(ifpscpmchannel11xpipetxstartblock),
      .IFPSCPMCHANNEL11XPIPETXSWING(ifpscpmchannel11xpipetxswing),
      .IFPSCPMCHANNEL11XPIPETXSYNCHEADER(ifpscpmchannel11xpipetxsyncheader),
      .IFPSCPMCHANNEL12XPIPEPOWERDOWN(ifpscpmchannel12xpipepowerdown),
      .IFPSCPMCHANNEL12XPIPERXPOLARITY(ifpscpmchannel12xpiperxpolarity),
      .IFPSCPMCHANNEL12XPIPERXTERMINATION(ifpscpmchannel12xpiperxtermination),
      .IFPSCPMCHANNEL12XPIPETXCHARISK(ifpscpmchannel12xpipetxcharisk),
      .IFPSCPMCHANNEL12XPIPETXCOMPLIANCE(ifpscpmchannel12xpipetxcompliance),
      .IFPSCPMCHANNEL12XPIPETXDATA(ifpscpmchannel12xpipetxdata),
      .IFPSCPMCHANNEL12XPIPETXDATAVALID(ifpscpmchannel12xpipetxdatavalid),
      .IFPSCPMCHANNEL12XPIPETXDEEMPH(ifpscpmchannel12xpipetxdeemph),
      .IFPSCPMCHANNEL12XPIPETXDETECTRXLOOPBACK(ifpscpmchannel12xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL12XPIPETXELECIDLE(ifpscpmchannel12xpipetxelecidle),
      .IFPSCPMCHANNEL12XPIPETXMAINCURSOR(ifpscpmchannel12xpipetxmaincursor),
      .IFPSCPMCHANNEL12XPIPETXMARGIN(ifpscpmchannel12xpipetxmargin),
      .IFPSCPMCHANNEL12XPIPETXPOSTCURSOR(ifpscpmchannel12xpipetxpostcursor),
      .IFPSCPMCHANNEL12XPIPETXPRECURSOR(ifpscpmchannel12xpipetxprecursor),
      .IFPSCPMCHANNEL12XPIPETXSTARTBLOCK(ifpscpmchannel12xpipetxstartblock),
      .IFPSCPMCHANNEL12XPIPETXSWING(ifpscpmchannel12xpipetxswing),
      .IFPSCPMCHANNEL12XPIPETXSYNCHEADER(ifpscpmchannel12xpipetxsyncheader),
      .IFPSCPMCHANNEL13XPIPEPOWERDOWN(ifpscpmchannel13xpipepowerdown),
      .IFPSCPMCHANNEL13XPIPERXPOLARITY(ifpscpmchannel13xpiperxpolarity),
      .IFPSCPMCHANNEL13XPIPERXTERMINATION(ifpscpmchannel13xpiperxtermination),
      .IFPSCPMCHANNEL13XPIPETXCHARISK(ifpscpmchannel13xpipetxcharisk),
      .IFPSCPMCHANNEL13XPIPETXCOMPLIANCE(ifpscpmchannel13xpipetxcompliance),
      .IFPSCPMCHANNEL13XPIPETXDATA(ifpscpmchannel13xpipetxdata),
      .IFPSCPMCHANNEL13XPIPETXDATAVALID(ifpscpmchannel13xpipetxdatavalid),
      .IFPSCPMCHANNEL13XPIPETXDEEMPH(ifpscpmchannel13xpipetxdeemph),
      .IFPSCPMCHANNEL13XPIPETXDETECTRXLOOPBACK(ifpscpmchannel13xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL13XPIPETXELECIDLE(ifpscpmchannel13xpipetxelecidle),
      .IFPSCPMCHANNEL13XPIPETXMAINCURSOR(ifpscpmchannel13xpipetxmaincursor),
      .IFPSCPMCHANNEL13XPIPETXMARGIN(ifpscpmchannel13xpipetxmargin),
      .IFPSCPMCHANNEL13XPIPETXPOSTCURSOR(ifpscpmchannel13xpipetxpostcursor),
      .IFPSCPMCHANNEL13XPIPETXPRECURSOR(ifpscpmchannel13xpipetxprecursor),
      .IFPSCPMCHANNEL13XPIPETXSTARTBLOCK(ifpscpmchannel13xpipetxstartblock),
      .IFPSCPMCHANNEL13XPIPETXSWING(ifpscpmchannel13xpipetxswing),
      .IFPSCPMCHANNEL13XPIPETXSYNCHEADER(ifpscpmchannel13xpipetxsyncheader),
      .IFPSCPMCHANNEL14XPIPEPOWERDOWN(ifpscpmchannel14xpipepowerdown),
      .IFPSCPMCHANNEL14XPIPERXPOLARITY(ifpscpmchannel14xpiperxpolarity),
      .IFPSCPMCHANNEL14XPIPERXTERMINATION(ifpscpmchannel14xpiperxtermination),
      .IFPSCPMCHANNEL14XPIPETXCHARISK(ifpscpmchannel14xpipetxcharisk),
      .IFPSCPMCHANNEL14XPIPETXCOMPLIANCE(ifpscpmchannel14xpipetxcompliance),
      .IFPSCPMCHANNEL14XPIPETXDATA(ifpscpmchannel14xpipetxdata),
      .IFPSCPMCHANNEL14XPIPETXDATAVALID(ifpscpmchannel14xpipetxdatavalid),
      .IFPSCPMCHANNEL14XPIPETXDEEMPH(ifpscpmchannel14xpipetxdeemph),
      .IFPSCPMCHANNEL14XPIPETXDETECTRXLOOPBACK(ifpscpmchannel14xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL14XPIPETXELECIDLE(ifpscpmchannel14xpipetxelecidle),
      .IFPSCPMCHANNEL14XPIPETXMAINCURSOR(ifpscpmchannel14xpipetxmaincursor),
      .IFPSCPMCHANNEL14XPIPETXMARGIN(ifpscpmchannel14xpipetxmargin),
      .IFPSCPMCHANNEL14XPIPETXPOSTCURSOR(ifpscpmchannel14xpipetxpostcursor),
      .IFPSCPMCHANNEL14XPIPETXPRECURSOR(ifpscpmchannel14xpipetxprecursor),
      .IFPSCPMCHANNEL14XPIPETXSTARTBLOCK(ifpscpmchannel14xpipetxstartblock),
      .IFPSCPMCHANNEL14XPIPETXSWING(ifpscpmchannel14xpipetxswing),
      .IFPSCPMCHANNEL14XPIPETXSYNCHEADER(ifpscpmchannel14xpipetxsyncheader),
      .IFPSCPMCHANNEL15XPIPEPOWERDOWN(ifpscpmchannel15xpipepowerdown),
      .IFPSCPMCHANNEL15XPIPERXPOLARITY(ifpscpmchannel15xpiperxpolarity),
      .IFPSCPMCHANNEL15XPIPERXTERMINATION(ifpscpmchannel15xpiperxtermination),
      .IFPSCPMCHANNEL15XPIPETXCHARISK(ifpscpmchannel15xpipetxcharisk),
      .IFPSCPMCHANNEL15XPIPETXCOMPLIANCE(ifpscpmchannel15xpipetxcompliance),
      .IFPSCPMCHANNEL15XPIPETXDATA(ifpscpmchannel15xpipetxdata),
      .IFPSCPMCHANNEL15XPIPETXDATAVALID(ifpscpmchannel15xpipetxdatavalid),
      .IFPSCPMCHANNEL15XPIPETXDEEMPH(ifpscpmchannel15xpipetxdeemph),
      .IFPSCPMCHANNEL15XPIPETXDETECTRXLOOPBACK(ifpscpmchannel15xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL15XPIPETXELECIDLE(ifpscpmchannel15xpipetxelecidle),
      .IFPSCPMCHANNEL15XPIPETXMAINCURSOR(ifpscpmchannel15xpipetxmaincursor),
      .IFPSCPMCHANNEL15XPIPETXMARGIN(ifpscpmchannel15xpipetxmargin),
      .IFPSCPMCHANNEL15XPIPETXPOSTCURSOR(ifpscpmchannel15xpipetxpostcursor),
      .IFPSCPMCHANNEL15XPIPETXPRECURSOR(ifpscpmchannel15xpipetxprecursor),
      .IFPSCPMCHANNEL15XPIPETXSTARTBLOCK(ifpscpmchannel15xpipetxstartblock),
      .IFPSCPMCHANNEL15XPIPETXSWING(ifpscpmchannel15xpipetxswing),
      .IFPSCPMCHANNEL15XPIPETXSYNCHEADER(ifpscpmchannel15xpipetxsyncheader),
      .IFPSCPMCHANNEL1XPIPEPOWERDOWN(ifpscpmchannel1xpipepowerdown),
      .IFPSCPMCHANNEL1XPIPERXPOLARITY(ifpscpmchannel1xpiperxpolarity),
      .IFPSCPMCHANNEL1XPIPERXTERMINATION(ifpscpmchannel1xpiperxtermination),
      .IFPSCPMCHANNEL1XPIPETXCHARISK(ifpscpmchannel1xpipetxcharisk),
      .IFPSCPMCHANNEL1XPIPETXCOMPLIANCE(ifpscpmchannel1xpipetxcompliance),
      .IFPSCPMCHANNEL1XPIPETXDATA(ifpscpmchannel1xpipetxdata),
      .IFPSCPMCHANNEL1XPIPETXDATAVALID(ifpscpmchannel1xpipetxdatavalid),
      .IFPSCPMCHANNEL1XPIPETXDEEMPH(ifpscpmchannel1xpipetxdeemph),
      .IFPSCPMCHANNEL1XPIPETXDETECTRXLOOPBACK(ifpscpmchannel1xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL1XPIPETXELECIDLE(ifpscpmchannel1xpipetxelecidle),
      .IFPSCPMCHANNEL1XPIPETXMAINCURSOR(ifpscpmchannel1xpipetxmaincursor),
      .IFPSCPMCHANNEL1XPIPETXMARGIN(ifpscpmchannel1xpipetxmargin),
      .IFPSCPMCHANNEL1XPIPETXPOSTCURSOR(ifpscpmchannel1xpipetxpostcursor),
      .IFPSCPMCHANNEL1XPIPETXPRECURSOR(ifpscpmchannel1xpipetxprecursor),
      .IFPSCPMCHANNEL1XPIPETXSTARTBLOCK(ifpscpmchannel1xpipetxstartblock),
      .IFPSCPMCHANNEL1XPIPETXSWING(ifpscpmchannel1xpipetxswing),
      .IFPSCPMCHANNEL1XPIPETXSYNCHEADER(ifpscpmchannel1xpipetxsyncheader),
      .IFPSCPMCHANNEL2XPIPEPOWERDOWN(ifpscpmchannel2xpipepowerdown),
      .IFPSCPMCHANNEL2XPIPERXPOLARITY(ifpscpmchannel2xpiperxpolarity),
      .IFPSCPMCHANNEL2XPIPERXTERMINATION(ifpscpmchannel2xpiperxtermination),
      .IFPSCPMCHANNEL2XPIPETXCHARISK(ifpscpmchannel2xpipetxcharisk),
      .IFPSCPMCHANNEL2XPIPETXCOMPLIANCE(ifpscpmchannel2xpipetxcompliance),
      .IFPSCPMCHANNEL2XPIPETXDATA(ifpscpmchannel2xpipetxdata),
      .IFPSCPMCHANNEL2XPIPETXDATAVALID(ifpscpmchannel2xpipetxdatavalid),
      .IFPSCPMCHANNEL2XPIPETXDEEMPH(ifpscpmchannel2xpipetxdeemph),
      .IFPSCPMCHANNEL2XPIPETXDETECTRXLOOPBACK(ifpscpmchannel2xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL2XPIPETXELECIDLE(ifpscpmchannel2xpipetxelecidle),
      .IFPSCPMCHANNEL2XPIPETXMAINCURSOR(ifpscpmchannel2xpipetxmaincursor),
      .IFPSCPMCHANNEL2XPIPETXMARGIN(ifpscpmchannel2xpipetxmargin),
      .IFPSCPMCHANNEL2XPIPETXPOSTCURSOR(ifpscpmchannel2xpipetxpostcursor),
      .IFPSCPMCHANNEL2XPIPETXPRECURSOR(ifpscpmchannel2xpipetxprecursor),
      .IFPSCPMCHANNEL2XPIPETXSTARTBLOCK(ifpscpmchannel2xpipetxstartblock),
      .IFPSCPMCHANNEL2XPIPETXSWING(ifpscpmchannel2xpipetxswing),
      .IFPSCPMCHANNEL2XPIPETXSYNCHEADER(ifpscpmchannel2xpipetxsyncheader),
      .IFPSCPMCHANNEL3XPIPEPOWERDOWN(ifpscpmchannel3xpipepowerdown),
      .IFPSCPMCHANNEL3XPIPERXPOLARITY(ifpscpmchannel3xpiperxpolarity),
      .IFPSCPMCHANNEL3XPIPERXTERMINATION(ifpscpmchannel3xpiperxtermination),
      .IFPSCPMCHANNEL3XPIPETXCHARISK(ifpscpmchannel3xpipetxcharisk),
      .IFPSCPMCHANNEL3XPIPETXCOMPLIANCE(ifpscpmchannel3xpipetxcompliance),
      .IFPSCPMCHANNEL3XPIPETXDATA(ifpscpmchannel3xpipetxdata),
      .IFPSCPMCHANNEL3XPIPETXDATAVALID(ifpscpmchannel3xpipetxdatavalid),
      .IFPSCPMCHANNEL3XPIPETXDEEMPH(ifpscpmchannel3xpipetxdeemph),
      .IFPSCPMCHANNEL3XPIPETXDETECTRXLOOPBACK(ifpscpmchannel3xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL3XPIPETXELECIDLE(ifpscpmchannel3xpipetxelecidle),
      .IFPSCPMCHANNEL3XPIPETXMAINCURSOR(ifpscpmchannel3xpipetxmaincursor),
      .IFPSCPMCHANNEL3XPIPETXMARGIN(ifpscpmchannel3xpipetxmargin),
      .IFPSCPMCHANNEL3XPIPETXPOSTCURSOR(ifpscpmchannel3xpipetxpostcursor),
      .IFPSCPMCHANNEL3XPIPETXPRECURSOR(ifpscpmchannel3xpipetxprecursor),
      .IFPSCPMCHANNEL3XPIPETXSTARTBLOCK(ifpscpmchannel3xpipetxstartblock),
      .IFPSCPMCHANNEL3XPIPETXSWING(ifpscpmchannel3xpipetxswing),
      .IFPSCPMCHANNEL3XPIPETXSYNCHEADER(ifpscpmchannel3xpipetxsyncheader),
      .IFPSCPMCHANNEL4XPIPEPOWERDOWN(ifpscpmchannel4xpipepowerdown),
      .IFPSCPMCHANNEL4XPIPERXPOLARITY(ifpscpmchannel4xpiperxpolarity),
      .IFPSCPMCHANNEL4XPIPERXTERMINATION(ifpscpmchannel4xpiperxtermination),
      .IFPSCPMCHANNEL4XPIPETXCHARISK(ifpscpmchannel4xpipetxcharisk),
      .IFPSCPMCHANNEL4XPIPETXCOMPLIANCE(ifpscpmchannel4xpipetxcompliance),
      .IFPSCPMCHANNEL4XPIPETXDATA(ifpscpmchannel4xpipetxdata),
      .IFPSCPMCHANNEL4XPIPETXDATAVALID(ifpscpmchannel4xpipetxdatavalid),
      .IFPSCPMCHANNEL4XPIPETXDEEMPH(ifpscpmchannel4xpipetxdeemph),
      .IFPSCPMCHANNEL4XPIPETXDETECTRXLOOPBACK(ifpscpmchannel4xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL4XPIPETXELECIDLE(ifpscpmchannel4xpipetxelecidle),
      .IFPSCPMCHANNEL4XPIPETXMAINCURSOR(ifpscpmchannel4xpipetxmaincursor),
      .IFPSCPMCHANNEL4XPIPETXMARGIN(ifpscpmchannel4xpipetxmargin),
      .IFPSCPMCHANNEL4XPIPETXPOSTCURSOR(ifpscpmchannel4xpipetxpostcursor),
      .IFPSCPMCHANNEL4XPIPETXPRECURSOR(ifpscpmchannel4xpipetxprecursor),
      .IFPSCPMCHANNEL4XPIPETXSTARTBLOCK(ifpscpmchannel4xpipetxstartblock),
      .IFPSCPMCHANNEL4XPIPETXSWING(ifpscpmchannel4xpipetxswing),
      .IFPSCPMCHANNEL4XPIPETXSYNCHEADER(ifpscpmchannel4xpipetxsyncheader),
      .IFPSCPMCHANNEL5XPIPEPOWERDOWN(ifpscpmchannel5xpipepowerdown),
      .IFPSCPMCHANNEL5XPIPERXPOLARITY(ifpscpmchannel5xpiperxpolarity),
      .IFPSCPMCHANNEL5XPIPERXTERMINATION(ifpscpmchannel5xpiperxtermination),
      .IFPSCPMCHANNEL5XPIPETXCHARISK(ifpscpmchannel5xpipetxcharisk),
      .IFPSCPMCHANNEL5XPIPETXCOMPLIANCE(ifpscpmchannel5xpipetxcompliance),
      .IFPSCPMCHANNEL5XPIPETXDATA(ifpscpmchannel5xpipetxdata),
      .IFPSCPMCHANNEL5XPIPETXDATAVALID(ifpscpmchannel5xpipetxdatavalid),
      .IFPSCPMCHANNEL5XPIPETXDEEMPH(ifpscpmchannel5xpipetxdeemph),
      .IFPSCPMCHANNEL5XPIPETXDETECTRXLOOPBACK(ifpscpmchannel5xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL5XPIPETXELECIDLE(ifpscpmchannel5xpipetxelecidle),
      .IFPSCPMCHANNEL5XPIPETXMAINCURSOR(ifpscpmchannel5xpipetxmaincursor),
      .IFPSCPMCHANNEL5XPIPETXMARGIN(ifpscpmchannel5xpipetxmargin),
      .IFPSCPMCHANNEL5XPIPETXPOSTCURSOR(ifpscpmchannel5xpipetxpostcursor),
      .IFPSCPMCHANNEL5XPIPETXPRECURSOR(ifpscpmchannel5xpipetxprecursor),
      .IFPSCPMCHANNEL5XPIPETXSTARTBLOCK(ifpscpmchannel5xpipetxstartblock),
      .IFPSCPMCHANNEL5XPIPETXSWING(ifpscpmchannel5xpipetxswing),
      .IFPSCPMCHANNEL5XPIPETXSYNCHEADER(ifpscpmchannel5xpipetxsyncheader),
      .IFPSCPMCHANNEL6XPIPEPOWERDOWN(ifpscpmchannel6xpipepowerdown),
      .IFPSCPMCHANNEL6XPIPERXPOLARITY(ifpscpmchannel6xpiperxpolarity),
      .IFPSCPMCHANNEL6XPIPERXTERMINATION(ifpscpmchannel6xpiperxtermination),
      .IFPSCPMCHANNEL6XPIPETXCHARISK(ifpscpmchannel6xpipetxcharisk),
      .IFPSCPMCHANNEL6XPIPETXCOMPLIANCE(ifpscpmchannel6xpipetxcompliance),
      .IFPSCPMCHANNEL6XPIPETXDATA(ifpscpmchannel6xpipetxdata),
      .IFPSCPMCHANNEL6XPIPETXDATAVALID(ifpscpmchannel6xpipetxdatavalid),
      .IFPSCPMCHANNEL6XPIPETXDEEMPH(ifpscpmchannel6xpipetxdeemph),
      .IFPSCPMCHANNEL6XPIPETXDETECTRXLOOPBACK(ifpscpmchannel6xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL6XPIPETXELECIDLE(ifpscpmchannel6xpipetxelecidle),
      .IFPSCPMCHANNEL6XPIPETXMAINCURSOR(ifpscpmchannel6xpipetxmaincursor),
      .IFPSCPMCHANNEL6XPIPETXMARGIN(ifpscpmchannel6xpipetxmargin),
      .IFPSCPMCHANNEL6XPIPETXPOSTCURSOR(ifpscpmchannel6xpipetxpostcursor),
      .IFPSCPMCHANNEL6XPIPETXPRECURSOR(ifpscpmchannel6xpipetxprecursor),
      .IFPSCPMCHANNEL6XPIPETXSTARTBLOCK(ifpscpmchannel6xpipetxstartblock),
      .IFPSCPMCHANNEL6XPIPETXSWING(ifpscpmchannel6xpipetxswing),
      .IFPSCPMCHANNEL6XPIPETXSYNCHEADER(ifpscpmchannel6xpipetxsyncheader),
      .IFPSCPMCHANNEL7XPIPEPOWERDOWN(ifpscpmchannel7xpipepowerdown),
      .IFPSCPMCHANNEL7XPIPERXPOLARITY(ifpscpmchannel7xpiperxpolarity),
      .IFPSCPMCHANNEL7XPIPERXTERMINATION(ifpscpmchannel7xpiperxtermination),
      .IFPSCPMCHANNEL7XPIPETXCHARISK(ifpscpmchannel7xpipetxcharisk),
      .IFPSCPMCHANNEL7XPIPETXCOMPLIANCE(ifpscpmchannel7xpipetxcompliance),
      .IFPSCPMCHANNEL7XPIPETXDATA(ifpscpmchannel7xpipetxdata),
      .IFPSCPMCHANNEL7XPIPETXDATAVALID(ifpscpmchannel7xpipetxdatavalid),
      .IFPSCPMCHANNEL7XPIPETXDEEMPH(ifpscpmchannel7xpipetxdeemph),
      .IFPSCPMCHANNEL7XPIPETXDETECTRXLOOPBACK(ifpscpmchannel7xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL7XPIPETXELECIDLE(ifpscpmchannel7xpipetxelecidle),
      .IFPSCPMCHANNEL7XPIPETXMAINCURSOR(ifpscpmchannel7xpipetxmaincursor),
      .IFPSCPMCHANNEL7XPIPETXMARGIN(ifpscpmchannel7xpipetxmargin),
      .IFPSCPMCHANNEL7XPIPETXPOSTCURSOR(ifpscpmchannel7xpipetxpostcursor),
      .IFPSCPMCHANNEL7XPIPETXPRECURSOR(ifpscpmchannel7xpipetxprecursor),
      .IFPSCPMCHANNEL7XPIPETXSTARTBLOCK(ifpscpmchannel7xpipetxstartblock),
      .IFPSCPMCHANNEL7XPIPETXSWING(ifpscpmchannel7xpipetxswing),
      .IFPSCPMCHANNEL7XPIPETXSYNCHEADER(ifpscpmchannel7xpipetxsyncheader),
      .IFPSCPMCHANNEL8XPIPEPOWERDOWN(ifpscpmchannel8xpipepowerdown),
      .IFPSCPMCHANNEL8XPIPERXPOLARITY(ifpscpmchannel8xpiperxpolarity),
      .IFPSCPMCHANNEL8XPIPERXTERMINATION(ifpscpmchannel8xpiperxtermination),
      .IFPSCPMCHANNEL8XPIPETXCHARISK(ifpscpmchannel8xpipetxcharisk),
      .IFPSCPMCHANNEL8XPIPETXCOMPLIANCE(ifpscpmchannel8xpipetxcompliance),
      .IFPSCPMCHANNEL8XPIPETXDATA(ifpscpmchannel8xpipetxdata),
      .IFPSCPMCHANNEL8XPIPETXDATAVALID(ifpscpmchannel8xpipetxdatavalid),
      .IFPSCPMCHANNEL8XPIPETXDEEMPH(ifpscpmchannel8xpipetxdeemph),
      .IFPSCPMCHANNEL8XPIPETXDETECTRXLOOPBACK(ifpscpmchannel8xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL8XPIPETXELECIDLE(ifpscpmchannel8xpipetxelecidle),
      .IFPSCPMCHANNEL8XPIPETXMAINCURSOR(ifpscpmchannel8xpipetxmaincursor),
      .IFPSCPMCHANNEL8XPIPETXMARGIN(ifpscpmchannel8xpipetxmargin),
      .IFPSCPMCHANNEL8XPIPETXPOSTCURSOR(ifpscpmchannel8xpipetxpostcursor),
      .IFPSCPMCHANNEL8XPIPETXPRECURSOR(ifpscpmchannel8xpipetxprecursor),
      .IFPSCPMCHANNEL8XPIPETXSTARTBLOCK(ifpscpmchannel8xpipetxstartblock),
      .IFPSCPMCHANNEL8XPIPETXSWING(ifpscpmchannel8xpipetxswing),
      .IFPSCPMCHANNEL8XPIPETXSYNCHEADER(ifpscpmchannel8xpipetxsyncheader),
      .IFPSCPMCHANNEL9XPIPEPOWERDOWN(ifpscpmchannel9xpipepowerdown),
      .IFPSCPMCHANNEL9XPIPERXPOLARITY(ifpscpmchannel9xpiperxpolarity),
      .IFPSCPMCHANNEL9XPIPERXTERMINATION(ifpscpmchannel9xpiperxtermination),
      .IFPSCPMCHANNEL9XPIPETXCHARISK(ifpscpmchannel9xpipetxcharisk),
      .IFPSCPMCHANNEL9XPIPETXCOMPLIANCE(ifpscpmchannel9xpipetxcompliance),
      .IFPSCPMCHANNEL9XPIPETXDATA(ifpscpmchannel9xpipetxdata),
      .IFPSCPMCHANNEL9XPIPETXDATAVALID(ifpscpmchannel9xpipetxdatavalid),
      .IFPSCPMCHANNEL9XPIPETXDEEMPH(ifpscpmchannel9xpipetxdeemph),
      .IFPSCPMCHANNEL9XPIPETXDETECTRXLOOPBACK(ifpscpmchannel9xpipetxdetectrxloopback),
      .IFPSCPMCHANNEL9XPIPETXELECIDLE(ifpscpmchannel9xpipetxelecidle),
      .IFPSCPMCHANNEL9XPIPETXMAINCURSOR(ifpscpmchannel9xpipetxmaincursor),
      .IFPSCPMCHANNEL9XPIPETXMARGIN(ifpscpmchannel9xpipetxmargin),
      .IFPSCPMCHANNEL9XPIPETXPOSTCURSOR(ifpscpmchannel9xpipetxpostcursor),
      .IFPSCPMCHANNEL9XPIPETXPRECURSOR(ifpscpmchannel9xpipetxprecursor),
      .IFPSCPMCHANNEL9XPIPETXSTARTBLOCK(ifpscpmchannel9xpipetxstartblock),
      .IFPSCPMCHANNEL9XPIPETXSWING(ifpscpmchannel9xpipetxswing),
      .IFPSCPMCHANNEL9XPIPETXSYNCHEADER(ifpscpmchannel9xpipetxsyncheader),
      .IFPSCPMHSDPCHANNEL0XPIPERXGEARBOXSLIP(ifpscpmhsdpchannel0xpiperxgearboxslip),
      .IFPSCPMHSDPCHANNEL0XPIPERXPCSRESET(ifpscpmhsdpchannel0xpiperxpcsreset),
      .IFPSCPMHSDPCHANNEL0XPIPETXHEADER(ifpscpmhsdpchannel0xpipetxheader),
      .IFPSCPMHSDPCHANNEL0XPIPETXSEQUENCE(ifpscpmhsdpchannel0xpipetxsequence),
      .IFPSCPMHSDPCHANNEL1XPIPERXGEARBOXSLIP(ifpscpmhsdpchannel1xpiperxgearboxslip),
      .IFPSCPMHSDPCHANNEL1XPIPERXPCSRESET(ifpscpmhsdpchannel1xpiperxpcsreset),
      .IFPSCPMHSDPCHANNEL1XPIPETXHEADER(ifpscpmhsdpchannel1xpipetxheader),
      .IFPSCPMHSDPCHANNEL1XPIPETXSEQUENCE(ifpscpmhsdpchannel1xpipetxsequence),
      .IFPSCPMHSDPCHANNEL2XPIPERXGEARBOXSLIP(ifpscpmhsdpchannel2xpiperxgearboxslip),
      .IFPSCPMHSDPCHANNEL2XPIPERXPCSRESET(ifpscpmhsdpchannel2xpiperxpcsreset),
      .IFPSCPMHSDPCHANNEL2XPIPETXHEADER(ifpscpmhsdpchannel2xpipetxheader),
      .IFPSCPMHSDPCHANNEL2XPIPETXSEQUENCE(ifpscpmhsdpchannel2xpipetxsequence),
      .IFPSCPMHSDPLINKXPIPEGTRXUSRCLK(ifpscpmhsdplinkxpipegtrxusrclk),
      .IFPSCPMINTQUADXPIPEPHYREADYFRBOT(ifpscpmintquadxpipephyreadyfrbot),
      .IFPSCPMLINK0XPIPEGTPIPECLK(ifpscpmlink0xpipegtpipeclk),
      .IFPSCPMLINK0XPIPEPCIELINKREACHTARGET(ifpscpmlink0xpipepcielinkreachtarget),
      .IFPSCPMLINK0XPIPEPCIELTSSMSTATE(ifpscpmlink0xpipepcieltssmstate),
      .IFPSCPMLINK0XPIPEPCIEPERSTN(ifpscpmlink0xpipepcieperstn),
      .IFPSCPMLINK0XPIPEPHYESMADAPTATIONSAVE(ifpscpmlink0xpipephyesmadaptationsave),
      .IFPSCPMLINK0XPIPEPIPERATE(ifpscpmlink0xpipepiperate),
      .IFPSCPMLINK1XPIPEGTPIPECLK(ifpscpmlink1xpipegtpipeclk),
      .IFPSCPMLINK1XPIPEPCIELINKREACHTARGET(ifpscpmlink1xpipepcielinkreachtarget),
      .IFPSCPMLINK1XPIPEPCIELTSSMSTATE(ifpscpmlink1xpipepcieltssmstate),
      .IFPSCPMLINK1XPIPEPCIEPERSTN(ifpscpmlink1xpipepcieperstn),
      .IFPSCPMLINK1XPIPEPHYESMADAPTATIONSAVE(ifpscpmlink1xpipephyesmadaptationsave),
      .IFPSCPMLINK1XPIPEPIPERATE(ifpscpmlink1xpipepiperate),
      .CPMOSCCLKDIV2(cpmoscclkdiv2),
      .IFPSCPMCFGAXIARADDR(ifpscpmcfgaxiaraddr),
      .IFPSCPMCFGAXIARBURST(ifpscpmcfgaxiarburst),
      .IFPSCPMCFGAXIARCACHE(ifpscpmcfgaxiarcache),
      .IFPSCPMCFGAXIARID(ifpscpmcfgaxiarid),
      .IFPSCPMCFGAXIARLEN(ifpscpmcfgaxiarlen),
      .IFPSCPMCFGAXIARLOCK(ifpscpmcfgaxiarlock),
      .IFPSCPMCFGAXIARPROT(ifpscpmcfgaxiarprot),
      .IFPSCPMCFGAXIARQOS(ifpscpmcfgaxiarqos),
      .IFPSCPMCFGAXIARREGION(ifpscpmcfgaxiarregion),
      .IFPSCPMCFGAXIARSIZE(ifpscpmcfgaxiarsize),
      .IFPSCPMCFGAXIARUSER(ifpscpmcfgaxiaruser),
      .IFPSCPMCFGAXIARVALID(ifpscpmcfgaxiarvalid),
      .IFPSCPMCFGAXIAWADDR(ifpscpmcfgaxiawaddr),
      .IFPSCPMCFGAXIAWBURST(ifpscpmcfgaxiawburst),
      .IFPSCPMCFGAXIAWCACHE(ifpscpmcfgaxiawcache),
      .IFPSCPMCFGAXIAWID(ifpscpmcfgaxiawid),
      .IFPSCPMCFGAXIAWLEN(ifpscpmcfgaxiawlen),
      .IFPSCPMCFGAXIAWLOCK(ifpscpmcfgaxiawlock),
      .IFPSCPMCFGAXIAWPROT(ifpscpmcfgaxiawprot),
      .IFPSCPMCFGAXIAWQOS(ifpscpmcfgaxiawqos),
      .IFPSCPMCFGAXIAWREGION(ifpscpmcfgaxiawregion),
      .IFPSCPMCFGAXIAWSIZE(ifpscpmcfgaxiawsize),
      .IFPSCPMCFGAXIAWUSER(ifpscpmcfgaxiawuser),
      .IFPSCPMCFGAXIAWVALID(ifpscpmcfgaxiawvalid),
      .IFPSCPMCFGAXIBREADY(ifpscpmcfgaxibready),
      .IFPSCPMCFGAXIRREADY(ifpscpmcfgaxirready),
      .IFPSCPMCFGAXIWDATA(ifpscpmcfgaxiwdata),
      .IFPSCPMCFGAXIWID(ifpscpmcfgaxiwid),
      .IFPSCPMCFGAXIWLAST(ifpscpmcfgaxiwlast),
      .IFPSCPMCFGAXIWSTRB(ifpscpmcfgaxiwstrb),
      .IFPSCPMCFGAXIWUSER(ifpscpmcfgaxiwuser),
      .IFPSCPMCFGAXIWVALID(ifpscpmcfgaxiwvalid),
      .IFPSCPMCFGAXIARREADY(ifpscpmcfgaxiarready),
      .IFPSCPMCFGAXIAWREADY(ifpscpmcfgaxiawready),
      .IFPSCPMCFGAXIBID(ifpscpmcfgaxibid),
      .IFPSCPMCFGAXIBRESP(ifpscpmcfgaxibresp),
      .IFPSCPMCFGAXIBUSER(ifpscpmcfgaxibuser),
      .IFPSCPMCFGAXIBVALID(ifpscpmcfgaxibvalid),
      .IFPSCPMCFGAXIRDATA(ifpscpmcfgaxirdata),
      .IFPSCPMCFGAXIRID(ifpscpmcfgaxirid),
      .IFPSCPMCFGAXIRLAST(ifpscpmcfgaxirlast),
      .IFPSCPMCFGAXIRRESP(ifpscpmcfgaxirresp),
      .IFPSCPMCFGAXIRUSER(ifpscpmcfgaxiruser),
      .IFPSCPMCFGAXIRVALID(ifpscpmcfgaxirvalid),
      .IFPSCPMCFGAXIWREADY(ifpscpmcfgaxiwready),

      .IFPSCPMPCIEAXIARREADY(ifpscpmpcieaxiarready),
      .IFPSCPMPCIEAXIAWREADY(ifpscpmpcieaxiawready),
      .IFPSCPMPCIEAXIBID(ifpscpmpcieaxibid),
      .IFPSCPMPCIEAXIBRESP(ifpscpmpcieaxibresp),
      .IFPSCPMPCIEAXIBUSER(ifpscpmpcieaxibuser),
      .IFPSCPMPCIEAXIBVALID(ifpscpmpcieaxibvalid),
      .IFPSCPMPCIEAXIRDATA(ifpscpmpcieaxirdata),
      .IFPSCPMPCIEAXIRID(ifpscpmpcieaxirid),
      .IFPSCPMPCIEAXIRLAST(ifpscpmpcieaxirlast),
      .IFPSCPMPCIEAXIRRESP(ifpscpmpcieaxirresp),
      .IFPSCPMPCIEAXIRUSER(ifpscpmpcieaxiruser),
      .IFPSCPMPCIEAXIRVALID(ifpscpmpcieaxirvalid),
      .IFPSCPMPCIEAXIWREADY(ifpscpmpcieaxiwready),      
      .IFPSCPMPCIEAXIARADDR(ifpscpmpcieaxiaraddr),
      .IFPSCPMPCIEAXIARBURST(ifpscpmpcieaxiarburst),
      .IFPSCPMPCIEAXIARCACHE(ifpscpmpcieaxiarcache),
      .IFPSCPMPCIEAXIARID(ifpscpmpcieaxiarid),
      .IFPSCPMPCIEAXIARLEN(ifpscpmpcieaxiarlen),
      .IFPSCPMPCIEAXIARLOCK(ifpscpmpcieaxiarlock),
      .IFPSCPMPCIEAXIARPROT(ifpscpmpcieaxiarprot),
      .IFPSCPMPCIEAXIARQOS(ifpscpmpcieaxiarqos),
      .IFPSCPMPCIEAXIARREGION(ifpscpmpcieaxiarregion),
      .IFPSCPMPCIEAXIARSIZE(ifpscpmpcieaxiarsize),
      .IFPSCPMPCIEAXIARUSER(ifpscpmpcieaxiaruser),
      .IFPSCPMPCIEAXIARVALID(ifpscpmpcieaxiarvalid),
      .IFPSCPMPCIEAXIAWADDR(ifpscpmpcieaxiawaddr),
      .IFPSCPMPCIEAXIAWBURST(ifpscpmpcieaxiawburst),
      .IFPSCPMPCIEAXIAWCACHE(ifpscpmpcieaxiawcache),
      .IFPSCPMPCIEAXIAWID(ifpscpmpcieaxiawid),
      .IFPSCPMPCIEAXIAWLEN(ifpscpmpcieaxiawlen),
      .IFPSCPMPCIEAXIAWLOCK(ifpscpmpcieaxiawlock),
      .IFPSCPMPCIEAXIAWPROT(ifpscpmpcieaxiawprot),
      .IFPSCPMPCIEAXIAWQOS(ifpscpmpcieaxiawqos),
      .IFPSCPMPCIEAXIAWREGION(ifpscpmpcieaxiawregion),
      .IFPSCPMPCIEAXIAWSIZE(ifpscpmpcieaxiawsize),
      .IFPSCPMPCIEAXIAWUSER(ifpscpmpcieaxiawuser),
      .IFPSCPMPCIEAXIAWVALID(ifpscpmpcieaxiawvalid),
      .IFPSCPMPCIEAXIBREADY(ifpscpmpcieaxibready),
      .IFPSCPMPCIEAXIRREADY(ifpscpmpcieaxirready),
      .IFPSCPMPCIEAXIWDATA(ifpscpmpcieaxiwdata),
      .IFPSCPMPCIEAXIWID(ifpscpmpcieaxiwid),
      .IFPSCPMPCIEAXIWLAST(ifpscpmpcieaxiwlast),
      .IFPSCPMPCIEAXIWSTRB(ifpscpmpcieaxiwstrb),
      .IFPSCPMPCIEAXIWUSER(ifpscpmpcieaxiwuser),
      .IFPSCPMPCIEAXIWVALID(ifpscpmpcieaxiwvalid),

      .IFPSCPMPCSRPCRAPBEN(ifpscpmpcsrpcrapben),
      .IFPSCPMPCSRPCRDISNPICLK(ifpscpmpcsrpcrdisnpiclk),
      .IFPSCPMPCSRPCRFABRICEN(ifpscpmpcsrpcrfabricen),
      .IFPSCPMPCSRPCRGATEREG(ifpscpmpcsrpcrgatereg),
      .IFPSCPMPCSRPCRHOLDSTATE(ifpscpmpcsrpcrholdstate),
      .IFPSCPMPCSRPCRINITSTATE(ifpscpmpcsrpcrinitstate),
      .IFPSCPMPCSRPCRMEMCLR(ifpscpmpcsrpcrmemclr),
      .IFPSCPMPCSRPCRODISABLE(ifpscpmpcsrpcrodisable),
      .IFPSCPMPCSRPCRPCOMPLETE(ifpscpmpcsrpcrpcomplete),
      .IFPSCPMPCSRPCRPWRDN(ifpscpmpcsrpcrpwrdn),
      .IFPSCPMPCSRPCRSCANCLR(ifpscpmpcsrpcrscanclr),
      .IFPSCPMPCSRPCRSTARTBISR(ifpscpmpcsrpcrstartbisr),
      .IFPSCPMPCSRPCRSTARTCAL(ifpscpmpcsrpcrstartcal),
      .IFPSCPMPCSRPCRTRISTATE(ifpscpmpcsrpcrtristate),
      .IFPSCPMQUAD0XPIPERXMARGINREQCMD(ifpscpmquad0xpiperxmarginreqcmd),
      .IFPSCPMQUAD0XPIPERXMARGINREQLANENUM(ifpscpmquad0xpiperxmarginreqlanenum),
      .IFPSCPMQUAD0XPIPERXMARGINREQPAYLOAD(ifpscpmquad0xpiperxmarginreqpayload),
      .IFPSCPMQUAD0XPIPERXMARGINREQREQ(ifpscpmquad0xpiperxmarginreqreq),
      .IFPSCPMQUAD0XPIPERXMARGINRESACK(ifpscpmquad0xpiperxmarginresack),
      .IFPSCPMQUAD1XPIPERXMARGINREQCMD(ifpscpmquad1xpiperxmarginreqcmd),
      .IFPSCPMQUAD1XPIPERXMARGINREQLANENUM(ifpscpmquad1xpiperxmarginreqlanenum),
      .IFPSCPMQUAD1XPIPERXMARGINREQPAYLOAD(ifpscpmquad1xpiperxmarginreqpayload),
      .IFPSCPMQUAD1XPIPERXMARGINREQREQ(ifpscpmquad1xpiperxmarginreqreq),
      .IFPSCPMQUAD1XPIPERXMARGINRESACK(ifpscpmquad1xpiperxmarginresack),
      .IFPSCPMQUAD2XPIPERXMARGINREQCMD(ifpscpmquad2xpiperxmarginreqcmd),
      .IFPSCPMQUAD2XPIPERXMARGINREQLANENUM(ifpscpmquad2xpiperxmarginreqlanenum),
      .IFPSCPMQUAD2XPIPERXMARGINREQPAYLOAD(ifpscpmquad2xpiperxmarginreqpayload),
      .IFPSCPMQUAD2XPIPERXMARGINREQREQ(ifpscpmquad2xpiperxmarginreqreq),
      .IFPSCPMQUAD2XPIPERXMARGINRESACK(ifpscpmquad2xpiperxmarginresack),
      .IFPSCPMQUAD3XPIPERXMARGINREQCMD(ifpscpmquad3xpiperxmarginreqcmd),
      .IFPSCPMQUAD3XPIPERXMARGINREQLANENUM(ifpscpmquad3xpiperxmarginreqlanenum),
      .IFPSCPMQUAD3XPIPERXMARGINREQPAYLOAD(ifpscpmquad3xpiperxmarginreqpayload),
      .IFPSCPMQUAD3XPIPERXMARGINREQREQ(ifpscpmquad3xpiperxmarginreqreq),
      .IFPSCPMQUAD3XPIPERXMARGINRESACK(ifpscpmquad3xpiperxmarginresack),
      .LPDCPMINREFCLK(lpdcpminrefclk),
      .LPDCPMSWITCHTIMEOUTCNT(lpdcpmswitchtimeoutcnt),
      .LPDCPMTOPSWCLK(lpdcpmtopswclk),
      .PERST0N(perst0n),
      .PERST1N(perst1n),
      .PLCHI0CLK(plchi0clk),
      .PLCHI1CLK(plchi1clk),
      .PLCPMIRQ0(plcpmirq0),
      .PLCPMIRQ1(plcpmirq1),
      .PLREFCLK(plrefclk)
    );

  end


endgenerate

generate

      if ((C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE0_CONTROLLER_ENABLE > 0 && C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH > 0) || (C_PS_ENABLE_HSDP > 0)) begin

          XPIPE_QUAD #( .XPIPE_LOC        (C_XPIPE_0_LOC),
                        .XPIPE_MODE       (C_XPIPE_0_MODE),
                        .XPIPE_LINK0_CFG  (C_XPIPE_0_LINK0_CFG),
                        .XPIPE_LINK1_CFG  (C_XPIPE_0_LINK1_CFG),
                        .XPIPE_CLK_CFG    (C_XPIPE_0_CLK_CFG),
                        .XPIPE_CLKDLY_CFG (C_XPIPE_0_CLKDLY_CFG),
                        .XPIPE_REG_CFG    (C_XPIPE_0_REG_CFG)) 

          XPIPE_QUAD0_inst (
             .XPIPE_GT_OUTCLK(xpipe_gt_outclk),                             
             .XPIPE_GT_OUTCLK_1(xpipe_gt_outclk_1),                
             .XPIPE_GT_RXOUTCLK(xpipe_gt_rxoutclk),           
             .XPIPE_GT_RXUSRCLK(xpipe_gt_rxusrclk),
             .XPIPE_GT_PIPECLK(xpipe_gt_pipeclk),                
             .XPIPE_GT_PIPECLK_1(xpipe_gt_pipeclk_1),              

             .XPIPE_PHYESMADAPTSAVE(xpipe_phyesmadaptsave),
             .XPIPE_PHYESMADAPTSAVE_1(xpipe_phyesmadaptsave_1),
             .XPIPE_PHYESMADAPTSAVE_M(q0q1_xpipe_phyesmadaptsave_m),
             .XPIPE_PHYESMADAPTSAVE_M_1(q0q1_xpipe_phyesmadaptsave_m_1),

             .XPIPE_BUFGTCE(xpipe_bufgtce),
             .XPIPE_BUFGTCE_1(xpipe_bufgtce_1),
             .XPIPE_BUFGTCE_MASK(xpipe_bufgtce_mask),
             .XPIPE_BUFGTCE_MASK_1(xpipe_bufgtce_mask_1),
             .XPIPE_BUFGTDIV(xpipe_bufgtdiv),
             .XPIPE_BUFGTDIV_1(xpipe_bufgtdiv_1),
             .XPIPE_BUFGTRST(xpipe_bufgtrst),
             .XPIPE_BUFGTRST_1(xpipe_bufgtrst_1),
             .XPIPE_BUFGTRST_MASK(xpipe_bufgtrst_mask),
             .XPIPE_BUFGTRST_MASK_1(xpipe_bufgtrst_mask_1),

             .XPIPE_PCIE_PERST_N     (xpipe_pcie_perst_n),
             .XPIPE_PCIE_PERST_N_1   (xpipe_pcie_perst_n_1),
             .XPIPE_PCIE_PERST_N_M   (q0q1_xpipe_pcie_perst_n_m),
             .XPIPE_PCIE_PERST_N_M_1 (q0q1_xpipe_pcie_perst_n_m_1),
             .XPIPE_PCIE_RATE(xpipe_pcie_rate),
             .XPIPE_PCIE_RATE_1(xpipe_pcie_rate_1),
             .XPIPE_PCIE_RATE_M(q0q1_xpipe_pcie_rate_m),
             .XPIPE_PCIE_RATE_M_1(q0q1_xpipe_pcie_rate_m_1),

             .XPIPE_GT_OUTCLK_M(q0q1_xpipe_gt_outclk_m),
             .XPIPE_GT_OUTCLK_M_1(q0q1_xpipe_gt_outclk_m_1),
             .XPIPE_GT_RXOUTCLK_M(q0q1_xpipe_gt_rxoutclk_m),
             .XPIPE_GT_RXUSRCLK_M(q0q1_xpipe_gt_rxusrclk_m),
             .XPIPE_GT_PIPECLK_M(q0q1_xpipe_gt_pipeclk_m),
             .XPIPE_GT_PIPECLK_M_1(q0q1_xpipe_gt_pipeclk_m_1),
             .XPIPE_BUFGTCE_M(q0q1_xpipe_bufgtce_m),
             .XPIPE_BUFGTCE_MASK_M(q0q1_xpipe_bufgtce_mask_m),
             .XPIPE_BUFGTCE_MASK_M_1(q0q1_xpipe_bufgtce_mask_m_1),
             .XPIPE_BUFGTCE_M_1(q0q1_xpipe_bufgtce_m_1),
             .XPIPE_BUFGTDIV_M(q0q1_xpipe_bufgtdiv_m),
             .XPIPE_BUFGTDIV_M_1(q0q1_xpipe_bufgtdiv_m_1),
             .XPIPE_BUFGTRST_M(q0q1_xpipe_bufgtrst_m),
             .XPIPE_BUFGTRST_MASK_M(q0q1_xpipe_bufgtrst_mask_m),
             .XPIPE_BUFGTRST_MASK_M_1(q0q1_xpipe_bufgtrst_mask_m_1),
             .XPIPE_BUFGTRST_M_1(q0q1_xpipe_bufgtrst_m_1),


             .XPIPE_PHYREADY_FR_BOT_M(q0q1_xpipe_phyready_fr_bot_m),
             .XPIPE_PHYREADY_TO_BOT(xpipe_phyready_to_bot),
             .XPIPE_PHY_READY(xpipe_phy_ready),
             .XPIPE_PHY_READY_1(xpipe_phy_ready_1),
             .XPIPE_PHYREADY_FR_BOT(xpipe_phyready_fr_bot),
             .XPIPE_PHYREADY_TO_BOT_M(q0q1_xpipe_phyready_to_bot_m),
             .XPIPE_PHY_READY_M(q0q1_xpipe_phy_ready_m),
             .XPIPE_PHY_READY_M_1(q0q1_xpipe_phy_ready_m_1),


             .ALTCLK_M                      (altclk_m),                                                             
             .APB3PADDR_M                   (apb3paddr_m),
             .APB3CLK_M                    (apb3clk_m),
             .AXISCLK_M                     (axisclk_m),
             .APB3PENABLE_M                 (apb3penable_m),
             .APB3PRESETN_M                 (apb3presetn_m),
             .APB3PSEL_M                    (apb3psel_m),
             .APB3PWDATA_M                  (apb3pwdata_m),
             .APB3PWRITE_M                  (apb3pwrite_m),
             .BGBYPASSB_M                   (bgbypassb_m),
             .BGMONITORENB_M                (bgmonitorenb_m),
             .BGPDB_M                       (bgpdb_m),
             .BGRCALOVRDENB_M               (bgrcalovrdenb_m),
             .BGRCALOVRD_M                  (bgrcalovrd_m),
             .CH0_RXUSRCLK_M                (ch0_rxusrclk_m),                                    
             .CH0_RXOUTCLK_M                (ch0_rxoutclk_m),               
             .CH0_CDRBMCDRREQ_M             (ch0_cdrbmcdrreq_m),
             .CH0_CDRFREQOS_M               (ch0_cdrfreqos_m),
             .CH0_CDRINCPCTRL_M             (ch0_cdrincpctrl_m),
             .CH0_CDRSTEPDIR_M              (ch0_cdrstepdir_m),
             .CH0_CDRSTEPSQ_M               (ch0_cdrstepsq_m),
             .CH0_CDRSTEPSX_M               (ch0_cdrstepsx_m),
//             .CH0_CFOKOVWRFINISH_M          (ch0_cfokovwrfinish_m),
//             .CH0_CFOKOVWRPULSE_M           (ch0_cfokovwrpulse_m),
//             .CH0_CFOKOVWRSTART_M           (ch0_cfokovwrstart_m),
             .CH0_CLKRSVD0_M                (ch0_clkrsvd0_m),
             .CH0_CLKRSVD1_M                (ch0_clkrsvd1_m),
             .CH0_DMONFIFORESET_M           (ch0_dmonfiforeset_m),
             .CH0_DMONITORCLK_M             (ch0_dmonitorclk_m),
             .CH0_EYESCANRESET_M            (ch0_eyescanreset_m),
             .CH0_EYESCANTRIGGER_M          (ch0_eyescantrigger_m),
             .CH0_GTRSVD_M                  (ch0_gtrsvd_m),
             .CH0_GTRXRESET_M               (ch0_gtrxreset_m),
             .CH0_GTTXRESET_M               (ch0_gttxreset_m),
             .CH0_HSDPPCSRESET_M            (ch0_hsdppcsreset_m),
             .CH0_ILORESETMASK_M            (ch0_iloresetmask_m),
             .CH0_ILORESET_M                (ch0_iloreset_m),
             .CH0_LOOPBACK_M                (ch0_loopback_m),
             .CH0_PCIERSTB_M                (ch0_pcierstb_m),
             .CH0_PCSRSVDIN_M               (ch0_pcsrsvdin_m),
             .CH0_PHYESMADAPTSAVE_M         (ch0_phyesmadaptsave_m),
             .CH0_RXCDRHOLD_M               (ch0_rxcdrhold_m),
             .CH0_RXCDROVRDEN_M             (ch0_rxcdrovrden_m),
             .CH0_RXCDRRESET_M              (ch0_rxcdrreset_m),
             .CH0_RXCHBONDI_M               (ch0_rxchbondi_m),
             .CH0_RXDAPICODEOVRDEN_M        (ch0_rxdapicodeovrden_m),
             .CH0_RXDAPICODERESET_M         (ch0_rxdapicodereset_m),
             .CH0_RXDLYALIGNREQ_M           (ch0_rxdlyalignreq_m),
             .CH0_RXEQTRAINING_M            (ch0_rxeqtraining_m),
             .CH0_RXGEARBOXSLIP_M           (ch0_rxgearboxslip_m),
             .CH0_RXLATCLK_M                (ch0_rxlatclk_m),
             .CH0_RXLPMEN_M                 (ch0_rxlpmen_m),
             .CH0_RXMLDCHAINDONE_M          (ch0_rxmldchaindone_m),
             .CH0_RXMLDCHAINREQ_M           (ch0_rxmldchainreq_m),
             .CH0_RXMLFINEALIGNREQ_M        (ch0_rxmlfinealignreq_m),
             .CH0_RXOOBRESET_M              (ch0_rxoobreset_m),
             .CH0_RXPCSRESETMASK_M          (ch0_rxpcsresetmask_m),
             .CH0_RXPD_M                    (ch0_rxpd_m),
             .CH0_RXPHALIGNREQ_M            (ch0_rxphalignreq_m),
             .CH0_RXPHALIGNRESETMASK_M      (ch0_rxphalignresetmask_m),
             .CH0_RXPHDLYPD_M               (ch0_rxphdlypd_m),
             .CH0_RXPHDLYRESET_M            (ch0_rxphdlyreset_m),
             .CH0_RXPHSETINITREQ_M          (ch0_rxphsetinitreq_m),
             .CH0_RXPHSHIFT180_M            (ch0_rxphshift180_m),
             .CH0_RXPMARESETMASK_M          (ch0_rxpmaresetmask_m),
             .CH0_RXPOLARITY_M              (ch0_rxpolarity_m),
             .CH0_RXPRBSCNTRESET_M          (ch0_rxprbscntreset_m),
             .CH0_RXPRBSSEL_M               (ch0_rxprbssel_m),
             .CH0_RXPROGDIVRESET_M          (ch0_rxprogdivreset_m),
             .CH0_RXRATE_M                  (ch0_rxrate_m),
             .CH0_RXRESETMODE_M             (ch0_rxresetmode_m),
             .CH0_RXSLIDE_M                 (ch0_rxslide_m),
             .CH0_RXSYNCALLIN_M             (ch0_rxsyncallin_m),
             .CH0_RXTERMINATION_M           (ch0_rxtermination_m),
             .CH0_RXUSERRDY_M               (ch0_rxuserrdy_m),
             .CH0_TSTIN_M                   (ch0_tstin_m),
             .CH0_TXCOMINIT_M               (ch0_txcominit_m),
             .CH0_TXCOMSAS_M                (ch0_txcomsas_m),
             .CH0_TXCOMWAKE_M               (ch0_txcomwake_m),
             .CH0_TXCTRL0_M                 (ch0_txctrl0_m),
             .CH0_TXCTRL1_M                 (ch0_txctrl1_m),
             .CH0_TXCTRL2_M                 (ch0_txctrl2_m),
             .CH0_TXDAPICODEOVRDEN_M        (ch0_txdapicodeovrden_m),
             .CH0_TXDAPICODERESET_M         (ch0_txdapicodereset_m),
             .CH0_TXDATAEXTENDRSVD_M        (ch0_txdataextendrsvd_m),
             .CH0_TXDATA_M                  (ch0_txdata_m),
             .CH0_TXDEEMPH_M                (ch0_txdeemph_m),
             .CH0_TXDETECTRX_M              (ch0_txdetectrx_m),
             .CH0_TXDIFFCTRL_M              (ch0_txdiffctrl_m),
             .CH0_TXDLYALIGNREQ_M           (ch0_txdlyalignreq_m),
             .CH0_TXELECIDLE_M              (ch0_txelecidle_m),
             .CH0_TXHEADER_M                (ch0_txheader_m),
             .CH0_TXINHIBIT_M               (ch0_txinhibit_m),
             .CH0_TXLATCLK_M                (ch0_txlatclk_m),
             .CH0_TXMAINCURSOR_M            (ch0_txmaincursor_m),
             .CH0_TXMARGIN_M                (ch0_txmargin_m),
             .CH0_TXMLDCHAINDONE_M          (ch0_txmldchaindone_m),
             .CH0_TXMLDCHAINREQ_M           (ch0_txmldchainreq_m),
             .CH0_TXONESZEROS_M             (ch0_txoneszeros_m),
             .CH0_TXPAUSEDELAYALIGN_M       (ch0_txpausedelayalign_m),
             .CH0_TXPCSRESETMASK_M          (ch0_txpcsresetmask_m),
             .CH0_TXPD_M                    (ch0_txpd_m),
             .CH0_TXPHALIGNREQ_M            (ch0_txphalignreq_m),
             .CH0_TXPHALIGNRESETMASK_M      (ch0_txphalignresetmask_m),
             .CH0_TXPHDLYPD_M               (ch0_txphdlypd_m),
             .CH0_TXPHDLYRESET_M            (ch0_txphdlyreset_m),
             .CH0_TXPHDLYTSTCLK_M           (ch0_txphdlytstclk_m),
             .CH0_TXPHSETINITREQ_M          (ch0_txphsetinitreq_m),
             .CH0_TXPHSHIFT180_M            (ch0_txphshift180_m),
             .CH0_TXPICODEOVRDEN_M          (ch0_txpicodeovrden_m),
             .CH0_TXPICODERESET_M           (ch0_txpicodereset_m),
             .CH0_TXPIPPMEN_M               (ch0_txpippmen_m),
             .CH0_TXPIPPMSTEPSIZE_M         (ch0_txpippmstepsize_m),
             .CH0_TXPISOPD_M                (ch0_txpisopd_m),
             .CH0_TXPMARESETMASK_M          (ch0_txpmaresetmask_m),
             .CH0_TXPOLARITY_M              (ch0_txpolarity_m),
             .CH0_TXPOSTCURSOR_M            (ch0_txpostcursor_m),
             .CH0_TXPRBSFORCEERR_M          (ch0_txprbsforceerr_m),
             .CH0_TXPRBSSEL_M               (ch0_txprbssel_m),
             .CH0_TXPRECURSOR_M             (ch0_txprecursor_m),
             .CH0_TXPROGDIVRESET_M          (ch0_txprogdivreset_m),
             .CH0_TXRATE_M                  (ch0_txrate_m),
             .CH0_TXRESETMODE_M             (ch0_txresetmode_m),
             .CH0_TXSEQUENCE_M              (ch0_txsequence_m),
             .CH0_TXSWING_M                 (ch0_txswing_m),
             .CH0_TXSYNCALLIN_M             (ch0_txsyncallin_m),
             .CH0_TXUSERRDY_M               (ch0_txuserrdy_m),
             .CH0_TXUSRCLK_M                (ch0_txusrclk_m),
             .CH1_CDRBMCDRREQ_M             (ch1_cdrbmcdrreq_m),
             .CH1_CDRFREQOS_M               (ch1_cdrfreqos_m),
             .CH1_CDRINCPCTRL_M             (ch1_cdrincpctrl_m),
             .CH1_CDRSTEPDIR_M              (ch1_cdrstepdir_m),
             .CH1_CDRSTEPSQ_M               (ch1_cdrstepsq_m),
             .CH1_CDRSTEPSX_M               (ch1_cdrstepsx_m),
//             .CH1_CFOKOVWRFINISH_M          (ch1_cfokovwrfinish_m),
//             .CH1_CFOKOVWRPULSE_M           (ch1_cfokovwrpulse_m),
//             .CH1_CFOKOVWRSTART_M           (ch1_cfokovwrstart_m),
             .CH1_CLKRSVD0_M                (ch1_clkrsvd0_m),
             .CH1_CLKRSVD1_M                (ch1_clkrsvd1_m),
             .CH1_DMONFIFORESET_M           (ch1_dmonfiforeset_m),
             .CH1_DMONITORCLK_M             (ch1_dmonitorclk_m),
             .CH1_EYESCANRESET_M            (ch1_eyescanreset_m),
             .CH1_EYESCANTRIGGER_M          (ch1_eyescantrigger_m),
             .CH1_GTRSVD_M                  (ch1_gtrsvd_m),
             .CH1_GTRXRESET_M               (ch1_gtrxreset_m),
             .CH1_GTTXRESET_M               (ch1_gttxreset_m),
             .CH1_HSDPPCSRESET_M            (ch1_hsdppcsreset_m),
             .CH1_ILORESETMASK_M            (ch1_iloresetmask_m),
             .CH1_ILORESET_M                (ch1_iloreset_m),
             .CH1_LOOPBACK_M                (ch1_loopback_m),
             .CH1_PCIERSTB_M                (ch1_pcierstb_m),
             .CH1_PCSRSVDIN_M               (ch1_pcsrsvdin_m),
             .CH1_PHYESMADAPTSAVE_M         (ch1_phyesmadaptsave_m),
             .CH1_RXCDRHOLD_M               (ch1_rxcdrhold_m),
             .CH1_RXCDROVRDEN_M             (ch1_rxcdrovrden_m),
             .CH1_RXCDRRESET_M              (ch1_rxcdrreset_m),
             .CH1_RXCHBONDI_M               (ch1_rxchbondi_m),
             .CH1_RXDAPICODEOVRDEN_M        (ch1_rxdapicodeovrden_m),
             .CH1_RXDAPICODERESET_M         (ch1_rxdapicodereset_m),
             .CH1_RXDLYALIGNREQ_M           (ch1_rxdlyalignreq_m),
             .CH1_RXEQTRAINING_M            (ch1_rxeqtraining_m),
             .CH1_RXGEARBOXSLIP_M           (ch1_rxgearboxslip_m),
             .CH1_RXLATCLK_M                (ch1_rxlatclk_m),
             .CH1_RXLPMEN_M                 (ch1_rxlpmen_m),
             .CH1_RXMLDCHAINDONE_M          (ch1_rxmldchaindone_m),
             .CH1_RXMLDCHAINREQ_M           (ch1_rxmldchainreq_m),
             .CH1_RXMLFINEALIGNREQ_M        (ch1_rxmlfinealignreq_m),
             .CH1_RXOOBRESET_M              (ch1_rxoobreset_m),
             .CH1_RXPCSRESETMASK_M          (ch1_rxpcsresetmask_m),
             .CH1_RXPD_M                    (ch1_rxpd_m),
             .CH1_RXPHALIGNREQ_M            (ch1_rxphalignreq_m),
             .CH1_RXPHALIGNRESETMASK_M      (ch1_rxphalignresetmask_m),
             .CH1_RXPHDLYPD_M               (ch1_rxphdlypd_m),
             .CH1_RXPHDLYRESET_M            (ch1_rxphdlyreset_m),
             .CH1_RXPHSETINITREQ_M          (ch1_rxphsetinitreq_m),
             .CH1_RXPHSHIFT180_M            (ch1_rxphshift180_m),
             .CH1_RXPMARESETMASK_M          (ch1_rxpmaresetmask_m),
             .CH1_RXPOLARITY_M              (ch1_rxpolarity_m),
             .CH1_RXPRBSCNTRESET_M          (ch1_rxprbscntreset_m),
             .CH1_RXPRBSSEL_M               (ch1_rxprbssel_m),
             .CH1_RXPROGDIVRESET_M          (ch1_rxprogdivreset_m),
             .CH1_RXRATE_M                  (ch1_rxrate_m),
             .CH1_RXRESETMODE_M             (ch1_rxresetmode_m),
             .CH1_RXSLIDE_M                 (ch1_rxslide_m),
             .CH1_RXSYNCALLIN_M             (ch1_rxsyncallin_m),
             .CH1_RXTERMINATION_M           (ch1_rxtermination_m),
             .CH1_RXUSERRDY_M               (ch1_rxuserrdy_m),
             .CH1_RXUSRCLK_M                (ch1_rxusrclk_m),
             .CH1_TSTIN_M                   (ch1_tstin_m),
             .CH1_TXCOMINIT_M               (ch1_txcominit_m),
             .CH1_TXCOMSAS_M                (ch1_txcomsas_m),
             .CH1_TXCOMWAKE_M               (ch1_txcomwake_m),
             .CH1_TXCTRL0_M                 (ch1_txctrl0_m),
             .CH1_TXCTRL1_M                 (ch1_txctrl1_m),
             .CH1_TXCTRL2_M                 (ch1_txctrl2_m),
             .CH1_TXDAPICODEOVRDEN_M        (ch1_txdapicodeovrden_m),
             .CH1_TXDAPICODERESET_M         (ch1_txdapicodereset_m),
             .CH1_TXDATAEXTENDRSVD_M        (ch1_txdataextendrsvd_m),
             .CH1_TXDATA_M                  (ch1_txdata_m),
             .CH1_TXDEEMPH_M                (ch1_txdeemph_m),
             .CH1_TXDETECTRX_M              (ch1_txdetectrx_m),
             .CH1_TXDIFFCTRL_M              (ch1_txdiffctrl_m),
             .CH1_TXDLYALIGNREQ_M           (ch1_txdlyalignreq_m),
             .CH1_TXELECIDLE_M              (ch1_txelecidle_m),
             .CH1_TXHEADER_M                (ch1_txheader_m),
             .CH1_TXINHIBIT_M               (ch1_txinhibit_m),
             .CH1_TXLATCLK_M                (ch1_txlatclk_m),
             .CH1_TXMAINCURSOR_M            (ch1_txmaincursor_m),
             .CH1_TXMARGIN_M                (ch1_txmargin_m),
             .CH1_TXMLDCHAINDONE_M          (ch1_txmldchaindone_m),
             .CH1_TXMLDCHAINREQ_M           (ch1_txmldchainreq_m),
             .CH1_TXONESZEROS_M             (ch1_txoneszeros_m),
             .CH1_TXPAUSEDELAYALIGN_M       (ch1_txpausedelayalign_m),
             .CH1_TXPCSRESETMASK_M          (ch1_txpcsresetmask_m),
             .CH1_TXPD_M                    (ch1_txpd_m),
             .CH1_TXPHALIGNREQ_M            (ch1_txphalignreq_m),
             .CH1_TXPHALIGNRESETMASK_M      (ch1_txphalignresetmask_m),
             .CH1_TXPHDLYPD_M               (ch1_txphdlypd_m),
             .CH1_TXPHDLYRESET_M            (ch1_txphdlyreset_m),
             .CH1_TXPHDLYTSTCLK_M           (ch1_txphdlytstclk_m),
             .CH1_TXPHSETINITREQ_M          (ch1_txphsetinitreq_m),
             .CH1_TXPHSHIFT180_M            (ch1_txphshift180_m),
             .CH1_TXPICODEOVRDEN_M          (ch1_txpicodeovrden_m),
             .CH1_TXPICODERESET_M           (ch1_txpicodereset_m),
             .CH1_TXPIPPMEN_M               (ch1_txpippmen_m),
             .CH1_TXPIPPMSTEPSIZE_M         (ch1_txpippmstepsize_m),
             .CH1_TXPISOPD_M                (ch1_txpisopd_m),
             .CH1_TXPMARESETMASK_M          (ch1_txpmaresetmask_m),
             .CH1_TXPOLARITY_M              (ch1_txpolarity_m),
             .CH1_TXPOSTCURSOR_M            (ch1_txpostcursor_m),
             .CH1_TXPRBSFORCEERR_M          (ch1_txprbsforceerr_m),
             .CH1_TXPRBSSEL_M               (ch1_txprbssel_m),
             .CH1_TXPRECURSOR_M             (ch1_txprecursor_m),
             .CH1_TXPROGDIVRESET_M          (ch1_txprogdivreset_m),
             .CH1_TXRATE_M                  (ch1_txrate_m),
             .CH1_TXRESETMODE_M             (ch1_txresetmode_m),
             .CH1_TXSEQUENCE_M              (ch1_txsequence_m),
             .CH1_TXSWING_M                 (ch1_txswing_m),
             .CH1_TXSYNCALLIN_M             (ch1_txsyncallin_m),
             .CH1_TXUSERRDY_M               (ch1_txuserrdy_m),
             .CH1_TXUSRCLK_M                (ch1_txusrclk_m),
             .CH2_CDRBMCDRREQ_M             (ch2_cdrbmcdrreq_m),
             .CH2_CDRFREQOS_M               (ch2_cdrfreqos_m),
             .CH2_CDRINCPCTRL_M             (ch2_cdrincpctrl_m),
             .CH2_CDRSTEPDIR_M              (ch2_cdrstepdir_m),
             .CH2_CDRSTEPSQ_M               (ch2_cdrstepsq_m),
             .CH2_CDRSTEPSX_M               (ch2_cdrstepsx_m),
//             .CH2_CFOKOVWRFINISH_M          (ch2_cfokovwrfinish_m),
//             .CH2_CFOKOVWRPULSE_M           (ch2_cfokovwrpulse_m),
//             .CH2_CFOKOVWRSTART_M           (ch2_cfokovwrstart_m),
             .CH2_CLKRSVD0_M                (ch2_clkrsvd0_m),
             .CH2_CLKRSVD1_M                (ch2_clkrsvd1_m),
             .CH2_DMONFIFORESET_M           (ch2_dmonfiforeset_m),
             .CH2_DMONITORCLK_M             (ch2_dmonitorclk_m),
             .CH2_EYESCANRESET_M            (ch2_eyescanreset_m),
             .CH2_EYESCANTRIGGER_M          (ch2_eyescantrigger_m),
             .CH2_GTRSVD_M                  (ch2_gtrsvd_m),
             .CH2_GTRXRESET_M               (ch2_gtrxreset_m),
             .CH2_GTTXRESET_M               (ch2_gttxreset_m),
             .CH2_HSDPPCSRESET_M            (ch2_hsdppcsreset_m),
             .CH2_ILORESETMASK_M            (ch2_iloresetmask_m),
             .CH2_ILORESET_M                (ch2_iloreset_m),
             .CH2_LOOPBACK_M                (ch2_loopback_m),
             .CH2_PCIERSTB_M                (ch2_pcierstb_m),
             .CH2_PCSRSVDIN_M               (ch2_pcsrsvdin_m),
             .CH2_PHYESMADAPTSAVE_M         (ch2_phyesmadaptsave_m),
             .CH2_RXCDRHOLD_M               (ch2_rxcdrhold_m),
             .CH2_RXCDROVRDEN_M             (ch2_rxcdrovrden_m),
             .CH2_RXCDRRESET_M              (ch2_rxcdrreset_m),
             .CH2_RXCHBONDI_M               (ch2_rxchbondi_m),
             .CH2_RXDAPICODEOVRDEN_M        (ch2_rxdapicodeovrden_m),
             .CH2_RXDAPICODERESET_M         (ch2_rxdapicodereset_m),
             .CH2_RXDLYALIGNREQ_M           (ch2_rxdlyalignreq_m),
             .CH2_RXEQTRAINING_M            (ch2_rxeqtraining_m),
             .CH2_RXGEARBOXSLIP_M           (ch2_rxgearboxslip_m),
             .CH2_RXLATCLK_M                (ch2_rxlatclk_m),
             .CH2_RXLPMEN_M                 (ch2_rxlpmen_m),
             .CH2_RXMLDCHAINDONE_M          (ch2_rxmldchaindone_m),
             .CH2_RXMLDCHAINREQ_M           (ch2_rxmldchainreq_m),
             .CH2_RXMLFINEALIGNREQ_M        (ch2_rxmlfinealignreq_m),
             .CH2_RXOOBRESET_M              (ch2_rxoobreset_m),
             .CH2_RXPCSRESETMASK_M          (ch2_rxpcsresetmask_m),
             .CH2_RXPD_M                    (ch2_rxpd_m),
             .CH2_RXPHALIGNREQ_M            (ch2_rxphalignreq_m),
             .CH2_RXPHALIGNRESETMASK_M      (ch2_rxphalignresetmask_m),
             .CH2_RXPHDLYPD_M               (ch2_rxphdlypd_m),
             .CH2_RXPHDLYRESET_M            (ch2_rxphdlyreset_m),
             .CH2_RXPHSETINITREQ_M          (ch2_rxphsetinitreq_m),
             .CH2_RXPHSHIFT180_M            (ch2_rxphshift180_m),
             .CH2_RXPMARESETMASK_M          (ch2_rxpmaresetmask_m),
             .CH2_RXPOLARITY_M              (ch2_rxpolarity_m),
             .CH2_RXPRBSCNTRESET_M          (ch2_rxprbscntreset_m),
             .CH2_RXPRBSSEL_M               (ch2_rxprbssel_m),
             .CH2_RXPROGDIVRESET_M          (ch2_rxprogdivreset_m),
             .CH2_RXRATE_M                  (ch2_rxrate_m),
             .CH2_RXRESETMODE_M             (ch2_rxresetmode_m),
             .CH2_RXSLIDE_M                 (ch2_rxslide_m),
             .CH2_RXSYNCALLIN_M             (ch2_rxsyncallin_m),
             .CH2_RXTERMINATION_M           (ch2_rxtermination_m),
             .CH2_RXUSERRDY_M               (ch2_rxuserrdy_m),
             .CH2_RXUSRCLK_M                (ch2_rxusrclk_m),
             .CH2_TSTIN_M                   (ch2_tstin_m),
             .CH2_TXCOMINIT_M               (ch2_txcominit_m),
             .CH2_TXCOMSAS_M                (ch2_txcomsas_m),
             .CH2_TXCOMWAKE_M               (ch2_txcomwake_m),
             .CH2_TXCTRL0_M                 (ch2_txctrl0_m),
             .CH2_TXCTRL1_M                 (ch2_txctrl1_m),
             .CH2_TXCTRL2_M                 (ch2_txctrl2_m),
             .CH2_TXDAPICODEOVRDEN_M        (ch2_txdapicodeovrden_m),
             .CH2_TXDAPICODERESET_M         (ch2_txdapicodereset_m),
             .CH2_TXDATAEXTENDRSVD_M        (ch2_txdataextendrsvd_m),
             .CH2_TXDATA_M                  (ch2_txdata_m),
             .CH2_TXDEEMPH_M                (ch2_txdeemph_m),
             .CH2_TXDETECTRX_M              (ch2_txdetectrx_m),
             .CH2_TXDIFFCTRL_M              (ch2_txdiffctrl_m),
             .CH2_TXDLYALIGNREQ_M           (ch2_txdlyalignreq_m),
             .CH2_TXELECIDLE_M              (ch2_txelecidle_m),
             .CH2_TXHEADER_M                (ch2_txheader_m),
             .CH2_TXINHIBIT_M               (ch2_txinhibit_m),
             .CH2_TXLATCLK_M                (ch2_txlatclk_m),
             .CH2_TXMAINCURSOR_M            (ch2_txmaincursor_m),
             .CH2_TXMARGIN_M                (ch2_txmargin_m),
             .CH2_TXMLDCHAINDONE_M          (ch2_txmldchaindone_m),
             .CH2_TXMLDCHAINREQ_M           (ch2_txmldchainreq_m),
             .CH2_TXONESZEROS_M             (ch2_txoneszeros_m),
             .CH2_TXPAUSEDELAYALIGN_M       (ch2_txpausedelayalign_m),
             .CH2_TXPCSRESETMASK_M          (ch2_txpcsresetmask_m),
             .CH2_TXPD_M                    (ch2_txpd_m),
             .CH2_TXPHALIGNREQ_M            (ch2_txphalignreq_m),
             .CH2_TXPHALIGNRESETMASK_M      (ch2_txphalignresetmask_m),
             .CH2_TXPHDLYPD_M               (ch2_txphdlypd_m),
             .CH2_TXPHDLYRESET_M            (ch2_txphdlyreset_m),
             .CH2_TXPHDLYTSTCLK_M           (ch2_txphdlytstclk_m),
             .CH2_TXPHSETINITREQ_M          (ch2_txphsetinitreq_m),
             .CH2_TXPHSHIFT180_M            (ch2_txphshift180_m),
             .CH2_TXPICODEOVRDEN_M          (ch2_txpicodeovrden_m),
             .CH2_TXPICODERESET_M           (ch2_txpicodereset_m),
             .CH2_TXPIPPMEN_M               (ch2_txpippmen_m),
             .CH2_TXPIPPMSTEPSIZE_M         (ch2_txpippmstepsize_m),
             .CH2_TXPISOPD_M                (ch2_txpisopd_m),
             .CH2_TXPMARESETMASK_M          (ch2_txpmaresetmask_m),
             .CH2_TXPOLARITY_M              (ch2_txpolarity_m),
             .CH2_TXPOSTCURSOR_M            (ch2_txpostcursor_m),
             .CH2_TXPRBSFORCEERR_M          (ch2_txprbsforceerr_m),
             .CH2_TXPRBSSEL_M               (ch2_txprbssel_m),
             .CH2_TXPRECURSOR_M             (ch2_txprecursor_m),
             .CH2_TXPROGDIVRESET_M          (ch2_txprogdivreset_m),
             .CH2_TXRATE_M                  (ch2_txrate_m),
             .CH2_TXRESETMODE_M             (ch2_txresetmode_m),
             .CH2_TXSEQUENCE_M              (ch2_txsequence_m),
             .CH2_TXSWING_M                 (ch2_txswing_m),
             .CH2_TXSYNCALLIN_M             (ch2_txsyncallin_m),
             .CH2_TXUSERRDY_M               (ch2_txuserrdy_m),
             .CH2_TXUSRCLK_M                (ch2_txusrclk_m),
             .CH3_CDRBMCDRREQ_M             (ch3_cdrbmcdrreq_m),
             .CH3_CDRFREQOS_M               (ch3_cdrfreqos_m),
             .CH3_CDRINCPCTRL_M             (ch3_cdrincpctrl_m),
             .CH3_CDRSTEPDIR_M              (ch3_cdrstepdir_m),
             .CH3_CDRSTEPSQ_M               (ch3_cdrstepsq_m),
             .CH3_CDRSTEPSX_M               (ch3_cdrstepsx_m),
//             .CH3_CFOKOVWRFINISH_M          (ch3_cfokovwrfinish_m),
//             .CH3_CFOKOVWRPULSE_M           (ch3_cfokovwrpulse_m),
//             .CH3_CFOKOVWRSTART_M           (ch3_cfokovwrstart_m),
             .CH3_CLKRSVD0_M                (ch3_clkrsvd0_m),
             .CH3_CLKRSVD1_M                (ch3_clkrsvd1_m),
             .CH3_DMONFIFORESET_M           (ch3_dmonfiforeset_m),
             .CH3_DMONITORCLK_M             (ch3_dmonitorclk_m),
             .CH3_EYESCANRESET_M            (ch3_eyescanreset_m),
             .CH3_EYESCANTRIGGER_M          (ch3_eyescantrigger_m),
             .CH3_GTRSVD_M                  (ch3_gtrsvd_m),
             .CH3_GTRXRESET_M               (ch3_gtrxreset_m),
             .CH3_GTTXRESET_M               (ch3_gttxreset_m),
             .CH3_HSDPPCSRESET_M            (ch3_hsdppcsreset_m),
             .CH3_ILORESETMASK_M            (ch3_iloresetmask_m),
             .CH3_ILORESET_M                (ch3_iloreset_m),
             .CH3_LOOPBACK_M                (ch3_loopback_m),
             .CH3_PCIERSTB_M                (ch3_pcierstb_m),
             .CH3_PCSRSVDIN_M               (ch3_pcsrsvdin_m),
             .CH3_PHYESMADAPTSAVE_M         (ch3_phyesmadaptsave_m),
             .CH3_RXCDRHOLD_M               (ch3_rxcdrhold_m),
             .CH3_RXCDROVRDEN_M             (ch3_rxcdrovrden_m),
             .CH3_RXCDRRESET_M              (ch3_rxcdrreset_m),
             .CH3_RXCHBONDI_M               (ch3_rxchbondi_m),
             .CH3_RXDAPICODEOVRDEN_M        (ch3_rxdapicodeovrden_m),
             .CH3_RXDAPICODERESET_M         (ch3_rxdapicodereset_m),
             .CH3_RXDLYALIGNREQ_M           (ch3_rxdlyalignreq_m),
             .CH3_RXEQTRAINING_M            (ch3_rxeqtraining_m),
             .CH3_RXGEARBOXSLIP_M           (ch3_rxgearboxslip_m),
             .CH3_RXLATCLK_M                (ch3_rxlatclk_m),
             .CH3_RXLPMEN_M                 (ch3_rxlpmen_m),
             .CH3_RXMLDCHAINDONE_M          (ch3_rxmldchaindone_m),
             .CH3_RXMLDCHAINREQ_M           (ch3_rxmldchainreq_m),
             .CH3_RXMLFINEALIGNREQ_M        (ch3_rxmlfinealignreq_m),
             .CH3_RXOOBRESET_M              (ch3_rxoobreset_m),
             .CH3_RXPCSRESETMASK_M          (ch3_rxpcsresetmask_m),
             .CH3_RXPD_M                    (ch3_rxpd_m),
             .CH3_RXPHALIGNREQ_M            (ch3_rxphalignreq_m),
             .CH3_RXPHALIGNRESETMASK_M      (ch3_rxphalignresetmask_m),
             .CH3_RXPHDLYPD_M               (ch3_rxphdlypd_m),
             .CH3_RXPHDLYRESET_M            (ch3_rxphdlyreset_m),
             .CH3_RXPHSETINITREQ_M          (ch3_rxphsetinitreq_m),
             .CH3_RXPHSHIFT180_M            (ch3_rxphshift180_m),
             .CH3_RXPMARESETMASK_M          (ch3_rxpmaresetmask_m),
             .CH3_RXPOLARITY_M              (ch3_rxpolarity_m),
             .CH3_RXPRBSCNTRESET_M          (ch3_rxprbscntreset_m),
             .CH3_RXPRBSSEL_M               (ch3_rxprbssel_m),
             .CH3_RXPROGDIVRESET_M          (ch3_rxprogdivreset_m),
             .CH3_RXRATE_M                  (ch3_rxrate_m),
             .CH3_RXRESETMODE_M             (ch3_rxresetmode_m),
             .CH3_RXSLIDE_M                 (ch3_rxslide_m),
             .CH3_RXSYNCALLIN_M             (ch3_rxsyncallin_m),
             .CH3_RXTERMINATION_M           (ch3_rxtermination_m),
             .CH3_RXUSERRDY_M               (ch3_rxuserrdy_m),
             .CH3_RXUSRCLK_M                (ch3_rxusrclk_m),
             .CH3_TSTIN_M                   (ch3_tstin_m),
             .CH3_TXCOMINIT_M               (ch3_txcominit_m),
             .CH3_TXCOMSAS_M                (ch3_txcomsas_m),
             .CH3_TXCOMWAKE_M               (ch3_txcomwake_m),
             .CH3_TXCTRL0_M                 (ch3_txctrl0_m),
             .CH3_TXCTRL1_M                 (ch3_txctrl1_m),
             .CH3_TXCTRL2_M                 (ch3_txctrl2_m),
             .CH3_TXDAPICODEOVRDEN_M        (ch3_txdapicodeovrden_m),
             .CH3_TXDAPICODERESET_M         (ch3_txdapicodereset_m),
             .CH3_TXDATAEXTENDRSVD_M        (ch3_txdataextendrsvd_m),
             .CH3_TXDATA_M                  (ch3_txdata_m),
             .CH3_TXDEEMPH_M                (ch3_txdeemph_m),
             .CH3_TXDETECTRX_M              (ch3_txdetectrx_m),
             .CH3_TXDIFFCTRL_M              (ch3_txdiffctrl_m),
             .CH3_TXDLYALIGNREQ_M           (ch3_txdlyalignreq_m),
             .CH3_TXELECIDLE_M              (ch3_txelecidle_m),
             .CH3_TXHEADER_M                (ch3_txheader_m),
             .CH3_TXINHIBIT_M               (ch3_txinhibit_m),
             .CH3_TXLATCLK_M                (ch3_txlatclk_m),
             .CH3_TXMAINCURSOR_M            (ch3_txmaincursor_m),
             .CH3_TXMARGIN_M                (ch3_txmargin_m),
             .CH3_TXMLDCHAINDONE_M          (ch3_txmldchaindone_m),
             .CH3_TXMLDCHAINREQ_M           (ch3_txmldchainreq_m),
             .CH3_TXONESZEROS_M             (ch3_txoneszeros_m),
             .CH3_TXPAUSEDELAYALIGN_M       (ch3_txpausedelayalign_m),
             .CH3_TXPCSRESETMASK_M          (ch3_txpcsresetmask_m),
             .CH3_TXPD_M                    (ch3_txpd_m),
             .CH3_TXPHALIGNREQ_M            (ch3_txphalignreq_m),
             .CH3_TXPHALIGNRESETMASK_M      (ch3_txphalignresetmask_m),
             .CH3_TXPHDLYPD_M               (ch3_txphdlypd_m),
             .CH3_TXPHDLYRESET_M            (ch3_txphdlyreset_m),
             .CH3_TXPHDLYTSTCLK_M           (ch3_txphdlytstclk_m),
             .CH3_TXPHSETINITREQ_M          (ch3_txphsetinitreq_m),
             .CH3_TXPHSHIFT180_M            (ch3_txphshift180_m),
             .CH3_TXPICODEOVRDEN_M          (ch3_txpicodeovrden_m),
             .CH3_TXPICODERESET_M           (ch3_txpicodereset_m),
             .CH3_TXPIPPMEN_M               (ch3_txpippmen_m),
             .CH3_TXPIPPMSTEPSIZE_M         (ch3_txpippmstepsize_m),
             .CH3_TXPISOPD_M                (ch3_txpisopd_m),
             .CH3_TXPMARESETMASK_M          (ch3_txpmaresetmask_m),
             .CH3_TXPOLARITY_M              (ch3_txpolarity_m),
             .CH3_TXPOSTCURSOR_M            (ch3_txpostcursor_m),
             .CH3_TXPRBSFORCEERR_M          (ch3_txprbsforceerr_m),
             .CH3_TXPRBSSEL_M               (ch3_txprbssel_m),
             .CH3_TXPRECURSOR_M             (ch3_txprecursor_m),
             .CH3_TXPROGDIVRESET_M          (ch3_txprogdivreset_m),
             .CH3_TXRATE_M                  (ch3_txrate_m),
             .CH3_TXRESETMODE_M             (ch3_txresetmode_m),
             .CH3_TXSEQUENCE_M              (ch3_txsequence_m),
             .CH3_TXSWING_M                 (ch3_txswing_m),
             .CH3_TXSYNCALLIN_M             (ch3_txsyncallin_m),
             .CH3_TXUSERRDY_M               (ch3_txuserrdy_m),
             .CH3_TXUSRCLK_M                (ch3_txusrclk_m),
             .CTRLRSVDIN0_M                  (ctrlrsvdin0_m),
             .CTRLRSVDIN1_M                  (ctrlrsvdin1_m),
             .DEBUGTRACECLK_M               (debugtraceclk_m),
             .DEBUGTRACEREADY_M            (debugtracetready_m),
             .GPI_M                         (gpi_m),
//             .HSCLK0_GTGREFCLK2LCPLL_M      (hsclk0_gtgrefclk2lcpll_m),
//             .HSCLK0_GTGREFCLK2RPLL_M       (hsclk0_gtgrefclk2rpll_m),
             .HSCLK0_LCPLLCLKRSVD0_M        (hsclk0_lcpllclkrsvd0_m),
             .HSCLK0_LCPLLCLKRSVD1_M        (hsclk0_lcpllclkrsvd1_m),
             .HSCLK0_LCPLLFBDIV_M           (hsclk0_lcpllfbdiv_m),
             .HSCLK0_LCPLLPD_M              (hsclk0_lcpllpd_m),
             .HSCLK0_LCPLLREFCLKSEL_M       (hsclk0_lcpllrefclksel_m),
             .HSCLK0_LCPLLRESETBYPASSMODE_M (hsclk0_lcpllresetbypassmode_m),
             .HSCLK0_LCPLLRESETMASK_M       (hsclk0_lcpllresetmask_m),
             .HSCLK0_LCPLLRESET_M           (hsclk0_lcpllreset_m),
             .HSCLK0_LCPLLRSVD0_M           (hsclk0_lcpllrsvd0_m),
             .HSCLK0_LCPLLRSVD1_M           (hsclk0_lcpllrsvd1_m),
             .HSCLK0_LCPLLSDMDATA_M         (hsclk0_lcpllsdmdata_m),
             .HSCLK0_LCPLLSDMTOGGLE_M       (hsclk0_lcpllsdmtoggle_m),
             .HSCLK0_RPLLCLKRSVD0_M         (hsclk0_rpllclkrsvd0_m),
             .HSCLK0_RPLLCLKRSVD1_M         (hsclk0_rpllclkrsvd1_m),
             .HSCLK0_RPLLFBDIV_M            (hsclk0_rpllfbdiv_m),
             .HSCLK0_RPLLPD_M               (hsclk0_rpllpd_m),
             .HSCLK0_RPLLREFCLKSEL_M        (hsclk0_rpllrefclksel_m),
             .HSCLK0_RPLLRESETBYPASSMODE_M  (hsclk0_rpllresetbypassmode_m),
             .HSCLK0_RPLLRESETMASK_M        (hsclk0_rpllresetmask_m),
             .HSCLK0_RPLLRESET_M            (hsclk0_rpllreset_m),
             .HSCLK0_RPLLRSVD0_M            (hsclk0_rpllrsvd0_m),
             .HSCLK0_RPLLRSVD1_M            (hsclk0_rpllrsvd1_m),
             .HSCLK0_RPLLSDMDATA_M          (hsclk0_rpllsdmdata_m),
             .HSCLK0_RPLLSDMTOGGLE_M        (hsclk0_rpllsdmtoggle_m),
//             .HSCLK1_GTGREFCLK2LCPLL_M      (hsclk1_gtgrefclk2lcpll_m),
//             .HSCLK1_GTGREFCLK2RPLL_M       (hsclk1_gtgrefclk2rpll_m),
             .HSCLK1_LCPLLCLKRSVD0_M        (hsclk1_lcpllclkrsvd0_m),
             .HSCLK1_LCPLLCLKRSVD1_M        (hsclk1_lcpllclkrsvd1_m),
             .HSCLK1_LCPLLFBDIV_M           (hsclk1_lcpllfbdiv_m),
             .HSCLK1_LCPLLPD_M              (hsclk1_lcpllpd_m),
             .HSCLK1_LCPLLREFCLKSEL_M       (hsclk1_lcpllrefclksel_m),
             .HSCLK1_LCPLLRESETBYPASSMODE_M (hsclk1_lcpllresetbypassmode_m),
             .HSCLK1_LCPLLRESETMASK_M       (hsclk1_lcpllresetmask_m),
             .HSCLK1_LCPLLRESET_M           (hsclk1_lcpllreset_m),
             .HSCLK1_LCPLLRSVD0_M           (hsclk1_lcpllrsvd0_m),
             .HSCLK1_LCPLLRSVD1_M           (hsclk1_lcpllrsvd1_m),
             .HSCLK1_LCPLLSDMDATA_M         (hsclk1_lcpllsdmdata_m),
             .HSCLK1_LCPLLSDMTOGGLE_M       (hsclk1_lcpllsdmtoggle_m),
             .HSCLK1_RPLLCLKRSVD0_M         (hsclk1_rpllclkrsvd0_m),
             .HSCLK1_RPLLCLKRSVD1_M         (hsclk1_rpllclkrsvd1_m),
             .HSCLK1_RPLLFBDIV_M            (hsclk1_rpllfbdiv_m),
             .HSCLK1_RPLLPD_M               (hsclk1_rpllpd_m),
             .HSCLK1_RPLLREFCLKSEL_M        (hsclk1_rpllrefclksel_m),
             .HSCLK1_RPLLRESETBYPASSMODE_M  (hsclk1_rpllresetbypassmode_m),
             .HSCLK1_RPLLRESETMASK_M        (hsclk1_rpllresetmask_m),
             .HSCLK1_RPLLRESET_M            (hsclk1_rpllreset_m),
             .HSCLK1_RPLLRSVD0_M            (hsclk1_rpllrsvd0_m),
             .HSCLK1_RPLLRSVD1_M            (hsclk1_rpllrsvd1_m),
             .HSCLK1_RPLLSDMDATA_M          (hsclk1_rpllsdmdata_m),
             .HSCLK1_RPLLSDMTOGGLE_M        (hsclk1_rpllsdmtoggle_m),
             .M0_AXIS_TREADY_M              (s0_axis_tready_m),
             .M1_AXIS_TREADY_M              (s1_axis_tready_m),
             .M2_AXIS_TREADY_M              (s2_axis_tready_m),
             .MSTRXRESET_M                  ({ch3_mstrxreset_m,ch2_mstrxreset_m,ch1_mstrxreset_m,ch0_mstrxreset_m}),
             .MSTTXRESET_M                  ({ch3_msttxreset_m,ch2_msttxreset_m,ch1_msttxreset_m,ch0_msttxreset_m}),
             .PCIELINKREACHTARGET_M         (pcielinkreachtarget_m),
             .PCIELTSSM_M                   (pcieltssm_m),
             .RCALENB_M                     (rcalenb_m),
//             .REFCLK0_CEB_M                 (refclk0_ceb_m),
             .REFCLK0_CLKTESTSIG_M          (refclk0_clktestsig_m),
             .REFCLK0_GTREFCLKPD_M          (refclk0_gtrefclkpd_m),
//             .REFCLK1_CEB_M                 (refclk1_ceb_m),
             .REFCLK1_CLKTESTSIG_M          (refclk1_clktestsig_m),
             .REFCLK1_GTREFCLKPD_M          (refclk1_gtrefclkpd_m),
             .RXMARGINREQCMD_M              (rxmarginreqcmd_m),
             .RXMARGINREQLANENUM_M          (rxmarginreqlanenum_m),
             .RXMARGINREQPAYLD_M            (rxmarginreqpayld_m),
             .RXMARGINREQREQ_M              (rxmarginreqreq_m),
             .RXMARGINRESACK_M              (rxmarginresack_m),
             .S0_AXIS_TDATA_M               (m0_axis_tdata_m),
             .S0_AXIS_TLAST_M               (m0_axis_tlast_m),
             .S0_AXIS_TVALID_M              (m0_axis_tvalid_m),
             .S0_AXIS_TREADY_M              (m0_axis_tready_m),            
             .S1_AXIS_TDATA_M               (m1_axis_tdata_m),
             .S1_AXIS_TLAST_M               (m1_axis_tlast_m),
             .S1_AXIS_TVALID_M              (m1_axis_tvalid_m),
             .S1_AXIS_TREADY_M              (m1_axis_tready_m),
             .S2_AXIS_TREADY_M              (m2_axis_tready_m),              
             .S2_AXIS_TDATA_M               (m2_axis_tdata_m),
             .S2_AXIS_TLAST_M               (m2_axis_tlast_m),
             .S2_AXIS_TVALID_M              (m2_axis_tvalid_m),
             .TRIGACKOUT0_M                 (trigackout0_m),
             .TRIGIN0_M                     (trigin0_m),
             .UBENABLE_M                    (ubenable_m),
             .UBINTR_M                      (ubintr_m),
             .UBIOLMBRST_M                  (ubiolmbrst_m),
             .UBMBRST_M                     (ubmbrst_m),
             .UBRXUART_M                    (ubrxuart_m),
             .APB3PRDATA_M                  (apb3prdata_m),
             .APB3PREADY_M                  (apb3pready_m),
             .APB3PSLVERR_M                 (apb3pslverr_m),
             .CH0_BUFGTCEMASK_M             (ch0_bufgtcemask_m),
             .CH0_BUFGTCE_M                 (ch0_bufgtce_m),
             .CH0_BUFGTDIV_M                (ch0_bufgtdiv_m),
             .CH0_BUFGTRSTMASK_M            (ch0_bufgtrstmask_m),
             .CH0_BUFGTRST_M                (ch0_bufgtrst_m),
//             .CH0_CFOKOVWRRDY0_M            (ch0_cfokovwrrdy0_m),
//             .CH0_CFOKOVWRRDY1_M            (ch0_cfokovwrrdy1_m),
             .CH0_DMONITOROUT_M             (ch0_dmonitorout_m),
             .CH0_EYESCANDATAERROR_M        (ch0_eyescandataerror_m),
             .CH0_ILORESETDONE_M            (ch0_iloresetdone_m),
             .CH0_PCSRSVDOUT_M              (ch0_pcsrsvdout_m),
             .CH0_PINRSVDAS_M              (ch0_pinrsvdas_m),
             .CH0_PHYREADY_M                (ch0_phyready_m),
             .CH0_PHYSTATUS_M               (ch0_phystatus_m),
//             .CH0_PINRSRVDAS_M              (ch0_pinrsrvdas_m),
             .CH0_RESETEXCEPTION_M          (ch0_resetexception_m),
             .CH0_RX10GSTAT_M               (ch0_rx10gstat_m),
             .CH0_RXBUFSTATUS_M             (ch0_rxbufstatus_m),
             .CH0_RXBYTEISALIGNED_M         (ch0_rxbyteisaligned_m),
             .CH0_RXBYTEREALIGN_M           (ch0_rxbyterealign_m),
             .CH0_RXCDRLOCK_M               (ch0_rxcdrlock_m),
             .CH0_RXCDRPHDONE_M             (ch0_rxcdrphdone_m),
             .CH0_RXCHANBONDSEQ_M           (ch0_rxchanbondseq_m),
             .CH0_RXCHANISALIGNED_M         (ch0_rxchanisaligned_m),
             .CH0_RXCHANREALIGN_M           (ch0_rxchanrealign_m),
             .CH0_RXCHBONDO_M               (ch0_rxchbondo_m),
             .CH0_RXCLKCORCNT_M             (ch0_rxclkcorcnt_m),
             .CH0_RXCOMINITDET_M            (ch0_rxcominitdet_m),
             .CH0_RXCOMMADET_M              (ch0_rxcommadet_m),
             .CH0_RXCOMSASDET_M             (ch0_rxcomsasdet_m),
             .CH0_RXCOMWAKEDET_M            (ch0_rxcomwakedet_m),
             .CH0_RXCTRL0_M                 (ch0_rxctrl0_m),
             .CH0_RXCTRL1_M                 (ch0_rxctrl1_m),
             .CH0_RXCTRL2_M                 (ch0_rxctrl2_m),
             .CH0_RXCTRL3_M                 (ch0_rxctrl3_m),
             .CH0_RXDATAEXTENDRSVD_M        (ch0_rxdataextendrsvd_m),
             .CH0_RXDATAVALID_M             (ch0_rxdatavalid_m),
             .CH0_RXDATA_M                  (ch0_rxdata_m),
             .CH0_RXDCCDONE_M               (ch0_rxdccdone_m),
             .CH0_RXDLYALIGNERR_M           (ch0_rxdlyalignerr_m),
             .CH0_RXDLYALIGNPROG_M          (ch0_rxdlyalignprog_m),
             .CH0_RXELECIDLE_M              (ch0_rxelecidle_m),
             .CH0_RXFINEALIGNDONE_M         (ch0_rxfinealigndone_m),
             .CH0_RXHEADERVALID_M           (ch0_rxheadervalid_m),
             .CH0_RXHEADER_M                (ch0_rxheader_m),
             .CH0_RXOSINTDONE_M             (ch0_rxosintdone_m),
             .CH0_RXOSINTSTARTED_M          (ch0_rxosintstarted_m),
             .CH0_RXOSINTSTROBEDONE_M       (ch0_rxosintstrobedone_m),
             .CH0_RXOSINTSTROBESTARTED_M    (ch0_rxosintstrobestarted_m),
             .CH0_RXPHALIGNDONE_M           (ch0_rxphaligndone_m),
             .CH0_RXPHALIGNERR_M            (ch0_rxphalignerr_m),
             .CH0_RXPHDLYRESETDONE_M        (ch0_rxphdlyresetdone_m),
             .CH0_RXPHSETINITDONE_M         (ch0_rxphsetinitdone_m),
             .CH0_RXPHSHIFT180DONE_M        (ch0_rxphshift180done_m),
             .CH0_RXPMARESETDONE_M          (ch0_rxpmaresetdone_m),
             .CH0_RXPRBSERR_M               (ch0_rxprbserr_m),
             .CH0_RXPRBSLOCKED_M            (ch0_rxprbslocked_m),
//             .CH0_RXPRGDIVRESETDONE_M       (ch0_rxprgdivresetdone_m),
             .CH0_RXRESETDONE_M             (ch0_rxresetdone_m),
             .CH0_RXSLIDERDY_M              (ch0_rxsliderdy_m),
             .CH0_RXSTARTOFSEQ_M            (ch0_rxstartofseq_m),
             .CH0_RXSTATUS_M                (ch0_rxstatus_m),
             .CH0_RXSYNCDONE_M              (ch0_rxsyncdone_m),
             .CH0_RXVALID_M                 (ch0_rxvalid_m),
             .CH0_TX10GSTAT_M               (ch0_tx10gstat_m),
             .CH0_TXBUFSTATUS_M             (ch0_txbufstatus_m),
             .CH0_TXCOMFINISH_M             (ch0_txcomfinish_m),
             .CH0_TXDCCDONE_M               (ch0_txdccdone_m),
             .CH0_TXDLYALIGNERR_M           (ch0_txdlyalignerr_m),
             .CH0_TXDLYALIGNPROG_M          (ch0_txdlyalignprog_m),
             .CH0_TXOUTCLK_M                (ch0_txoutclk_m),
             .CH0_TXPHALIGNDONE_M           (ch0_txphaligndone_m),
             .CH0_TXPHALIGNERR_M            (ch0_txphalignerr_m),
             .CH0_TXPHALIGNOUTRSVD_M        (ch0_txphalignoutrsvd_m),
             .CH0_TXPHDLYRESETDONE_M        (ch0_txphdlyresetdone_m),
             .CH0_TXPHSETINITDONE_M         (ch0_txphsetinitdone_m),
             .CH0_CFOKOVRDFINISH_M          (ch0_cfokovrdfinish_m),
             .CH1_CFOKOVRDFINISH_M          (ch1_cfokovrdfinish_m),
             .CH2_CFOKOVRDFINISH_M          (ch2_cfokovrdfinish_m),
             .CH3_CFOKOVRDFINISH_M          (ch3_cfokovrdfinish_m),             
             .CH0_CFOKOVRDPULSE_M           (ch0_cfokovrdpulse_m),
             .CH1_CFOKOVRDPULSE_M           (ch1_cfokovrdpulse_m),
             .CH2_CFOKOVRDPULSE_M           (ch2_cfokovrdpulse_m),
             .CH3_CFOKOVRDPULSE_M           (ch3_cfokovrdpulse_m),

             .CH0_CFOKOVRDSTART_M           (ch0_cfokovrdstart_m),
             .CH1_CFOKOVRDSTART_M           (ch1_cfokovrdstart_m),
             .CH2_CFOKOVRDSTART_M           (ch2_cfokovrdstart_m),
             .CH3_CFOKOVRDSTART_M           (ch3_cfokovrdstart_m),
             .CH0_CFOKOVRDRDY0_M            (ch0_cfokovrdrdy0_m),
             .CH0_CFOKOVRDRDY1_M            (ch0_cfokovrdrdy1_m),
             .CH1_CFOKOVRDRDY0_M            (ch1_cfokovrdrdy0_m),
             .CH1_CFOKOVRDRDY1_M            (ch1_cfokovrdrdy1_m),
             .CH2_CFOKOVRDRDY0_M            (ch2_cfokovrdrdy0_m),
             .CH2_CFOKOVRDRDY1_M            (ch2_cfokovrdrdy1_m),
             .CH3_CFOKOVRDRDY0_M            (ch3_cfokovrdrdy0_m),
             .CH3_CFOKOVRDRDY1_M            (ch3_cfokovrdrdy1_m),

             .CH0_TXPHSHIFT180DONE_M        (ch0_txphshift180done_m),
             .CH0_TXPMARESETDONE_M          (ch0_txpmaresetdone_m),
//             .CH0_TXPRGDIVRESETDONE_M       (ch0_txprgdivresetdone_m),
             .CH0_TXRESETDONE_M             (ch0_txresetdone_m),
             .CH0_TXSYNCDONE_M              (ch0_txsyncdone_m),
             .CH1_BUFGTCEMASK_M             (ch1_bufgtcemask_m),
             .CH1_BUFGTCE_M                 (ch1_bufgtce_m),
             .CH1_BUFGTDIV_M                (ch1_bufgtdiv_m),
             .CH1_BUFGTRSTMASK_M            (ch1_bufgtrstmask_m),
             .CH1_BUFGTRST_M                (ch1_bufgtrst_m),
//             .CH1_CFOKOVWRRDY0_M            (ch1_cfokovwrrdy0_m),
//             .CH1_CFOKOVWRRDY1_M            (ch1_cfokovwrrdy1_m),
             .CH1_DMONITOROUT_M             (ch1_dmonitorout_m),
             .CH1_EYESCANDATAERROR_M        (ch1_eyescandataerror_m),
             .CH1_ILORESETDONE_M            (ch1_iloresetdone_m),
             .CH1_PCSRSVDOUT_M              (ch1_pcsrsvdout_m),
             .CH1_PINRSVDAS_M               (ch1_pinrsvdas_m),
             .CH1_PHYREADY_M                (ch1_phyready_m),
             .CH1_PHYSTATUS_M               (ch1_phystatus_m),
//             .CH1_PINRSRVDAS_M              (ch1_pinrsrvdas_m),
             .CH1_RESETEXCEPTION_M          (ch1_resetexception_m),
             .CH1_RX10GSTAT_M               (ch1_rx10gstat_m),
             .CH1_RXBUFSTATUS_M             (ch1_rxbufstatus_m),
             .CH1_RXBYTEISALIGNED_M         (ch1_rxbyteisaligned_m),
             .CH1_RXBYTEREALIGN_M           (ch1_rxbyterealign_m),
             .CH1_RXCDRLOCK_M               (ch1_rxcdrlock_m),
             .CH1_RXCDRPHDONE_M             (ch1_rxcdrphdone_m),
             .CH1_RXCHANBONDSEQ_M           (ch1_rxchanbondseq_m),
             .CH1_RXCHANISALIGNED_M         (ch1_rxchanisaligned_m),
             .CH1_RXCHANREALIGN_M           (ch1_rxchanrealign_m),
             .CH1_RXCHBONDO_M               (ch1_rxchbondo_m),
             .CH1_RXCLKCORCNT_M             (ch1_rxclkcorcnt_m),
             .CH1_RXCOMINITDET_M            (ch1_rxcominitdet_m),
             .CH1_RXCOMMADET_M              (ch1_rxcommadet_m),
             .CH1_RXCOMSASDET_M             (ch1_rxcomsasdet_m),
             .CH1_RXCOMWAKEDET_M            (ch1_rxcomwakedet_m),
             .CH1_RXCTRL0_M                 (ch1_rxctrl0_m),
             .CH1_RXCTRL1_M                 (ch1_rxctrl1_m),
             .CH1_RXCTRL2_M                 (ch1_rxctrl2_m),
             .CH1_RXCTRL3_M                 (ch1_rxctrl3_m),
             .CH1_RXDATAEXTENDRSVD_M        (ch1_rxdataextendrsvd_m),
             .CH1_RXDATAVALID_M             (ch1_rxdatavalid_m),
             .CH1_RXDATA_M                  (ch1_rxdata_m),
             .CH1_RXDCCDONE_M               (ch1_rxdccdone_m),
             .CH1_RXDLYALIGNERR_M           (ch1_rxdlyalignerr_m),
             .CH1_RXDLYALIGNPROG_M          (ch1_rxdlyalignprog_m),
             .CH1_RXELECIDLE_M              (ch1_rxelecidle_m),
             .CH1_RXFINEALIGNDONE_M         (ch1_rxfinealigndone_m),
             .CH1_RXHEADERVALID_M           (ch1_rxheadervalid_m),
             .CH1_RXHEADER_M                (ch1_rxheader_m),
             .CH1_RXOSINTDONE_M             (ch1_rxosintdone_m),
             .CH1_RXOSINTSTARTED_M          (ch1_rxosintstarted_m),
             .CH1_RXOSINTSTROBEDONE_M       (ch1_rxosintstrobedone_m),
             .CH1_RXOSINTSTROBESTARTED_M    (ch1_rxosintstrobestarted_m),
             .CH1_RXPHALIGNDONE_M           (ch1_rxphaligndone_m),
             .CH1_RXPHALIGNERR_M            (ch1_rxphalignerr_m),
             .CH1_RXPHDLYRESETDONE_M        (ch1_rxphdlyresetdone_m),
             .CH1_RXPHSETINITDONE_M         (ch1_rxphsetinitdone_m),
             .CH1_RXPHSHIFT180DONE_M        (ch1_rxphshift180done_m),
             .CH1_RXPMARESETDONE_M          (ch1_rxpmaresetdone_m),
             .CH1_RXPRBSERR_M               (ch1_rxprbserr_m),
             .CH1_RXPRBSLOCKED_M            (ch1_rxprbslocked_m),
//             .CH1_RXPRGDIVRESETDONE_M       (ch1_rxprgdivresetdone_m),
             .CH1_RXRESETDONE_M             (ch1_rxresetdone_m),
             .CH1_RXSLIDERDY_M              (ch1_rxsliderdy_m),
             .CH1_RXSTARTOFSEQ_M            (ch1_rxstartofseq_m),
             .CH1_RXSTATUS_M                (ch1_rxstatus_m),
             .CH1_RXSYNCDONE_M              (ch1_rxsyncdone_m),
             .CH1_RXVALID_M                 (ch1_rxvalid_m),
             .CH1_TX10GSTAT_M               (ch1_tx10gstat_m),
             .CH1_TXBUFSTATUS_M             (ch1_txbufstatus_m),
             .CH1_TXCOMFINISH_M             (ch1_txcomfinish_m),
             .CH1_TXDCCDONE_M               (ch1_txdccdone_m),
             .CH1_TXDLYALIGNERR_M           (ch1_txdlyalignerr_m),
             .CH1_TXDLYALIGNPROG_M          (ch1_txdlyalignprog_m),
             .CH1_TXPHALIGNDONE_M           (ch1_txphaligndone_m),
             .CH1_TXPHALIGNERR_M            (ch1_txphalignerr_m),
             .CH1_TXPHALIGNOUTRSVD_M        (ch1_txphalignoutrsvd_m),
             .CH1_TXPHDLYRESETDONE_M        (ch1_txphdlyresetdone_m),
             .CH1_TXPHSETINITDONE_M         (ch1_txphsetinitdone_m),
             .CH1_TXPHSHIFT180DONE_M        (ch1_txphshift180done_m),
             .CH1_TXPMARESETDONE_M          (ch1_txpmaresetdone_m),
//             .CH1_TXPRGDIVRESETDONE_M       (ch1_txprgdivresetdone_m),
             .CH1_TXRESETDONE_M             (ch1_txresetdone_m),
             .CH1_TXSYNCDONE_M              (ch1_txsyncdone_m),
             .CH2_BUFGTCEMASK_M             (ch2_bufgtcemask_m),
             .CH2_BUFGTCE_M                 (ch2_bufgtce_m),
             .CH2_BUFGTDIV_M                (ch2_bufgtdiv_m),
             .CH2_BUFGTRSTMASK_M            (ch2_bufgtrstmask_m),
             .CH2_BUFGTRST_M                (ch2_bufgtrst_m),
//             .CH2_CFOKOVWRRDY0_M            (ch2_cfokovwrrdy0_m),
//             .CH2_CFOKOVWRRDY1_M            (ch2_cfokovwrrdy1_m),
             .CH2_DMONITOROUT_M             (ch2_dmonitorout_m),
             .CH2_EYESCANDATAERROR_M        (ch2_eyescandataerror_m),
             .CH2_ILORESETDONE_M            (ch2_iloresetdone_m),
             .CH2_PCSRSVDOUT_M              (ch2_pcsrsvdout_m),
             .CH2_PINRSVDAS_M               (ch2_pinrsvdas_m),
             .CH2_PHYREADY_M                (ch2_phyready_m),
             .CH2_PHYSTATUS_M               (ch2_phystatus_m),
//             .CH2_PINRSRVDAS_M              (ch2_pinrsrvdas_m),
             .CH2_RESETEXCEPTION_M          (ch2_resetexception_m),
             .CH2_RX10GSTAT_M               (ch2_rx10gstat_m),
             .CH2_RXBUFSTATUS_M             (ch2_rxbufstatus_m),
             .CH2_RXBYTEISALIGNED_M         (ch2_rxbyteisaligned_m),
             .CH2_RXBYTEREALIGN_M           (ch2_rxbyterealign_m),
             .CH2_RXCDRLOCK_M               (ch2_rxcdrlock_m),
             .CH2_RXCDRPHDONE_M             (ch2_rxcdrphdone_m),
             .CH2_RXCHANBONDSEQ_M           (ch2_rxchanbondseq_m),
             .CH2_RXCHANISALIGNED_M         (ch2_rxchanisaligned_m),
             .CH2_RXCHANREALIGN_M           (ch2_rxchanrealign_m),
             .CH2_RXCHBONDO_M               (ch2_rxchbondo_m),
             .CH2_RXCLKCORCNT_M             (ch2_rxclkcorcnt_m),
             .CH2_RXCOMINITDET_M            (ch2_rxcominitdet_m),
             .CH2_RXCOMMADET_M              (ch2_rxcommadet_m),
             .CH2_RXCOMSASDET_M             (ch2_rxcomsasdet_m),
             .CH2_RXCOMWAKEDET_M            (ch2_rxcomwakedet_m),
             .CH2_RXCTRL0_M                 (ch2_rxctrl0_m),
             .CH2_RXCTRL1_M                 (ch2_rxctrl1_m),
             .CH2_RXCTRL2_M                 (ch2_rxctrl2_m),
             .CH2_RXCTRL3_M                 (ch2_rxctrl3_m),
             .CH2_RXDATAEXTENDRSVD_M        (ch2_rxdataextendrsvd_m),
             .CH2_RXDATAVALID_M             (ch2_rxdatavalid_m),
             .CH2_RXDATA_M                  (ch2_rxdata_m),
             .CH2_RXDCCDONE_M               (ch2_rxdccdone_m),
             .CH2_RXDLYALIGNERR_M           (ch2_rxdlyalignerr_m),
             .CH2_RXDLYALIGNPROG_M          (ch2_rxdlyalignprog_m),
             .CH2_RXELECIDLE_M              (ch2_rxelecidle_m),
             .CH2_RXFINEALIGNDONE_M         (ch2_rxfinealigndone_m),
             .CH2_RXHEADERVALID_M           (ch2_rxheadervalid_m),
             .CH2_RXHEADER_M                (ch2_rxheader_m),
             .CH2_RXOSINTDONE_M             (ch2_rxosintdone_m),
             .CH2_RXOSINTSTARTED_M          (ch2_rxosintstarted_m),
             .CH2_RXOSINTSTROBEDONE_M       (ch2_rxosintstrobedone_m),
             .CH2_RXOSINTSTROBESTARTED_M    (ch2_rxosintstrobestarted_m),
             .CH2_RXPHALIGNDONE_M           (ch2_rxphaligndone_m),
             .CH2_RXPHALIGNERR_M            (ch2_rxphalignerr_m),
             .CH2_RXPHDLYRESETDONE_M        (ch2_rxphdlyresetdone_m),
             .CH2_RXPHSETINITDONE_M         (ch2_rxphsetinitdone_m),
             .CH2_RXPHSHIFT180DONE_M        (ch2_rxphshift180done_m),
             .CH2_RXPMARESETDONE_M          (ch2_rxpmaresetdone_m),
             .CH2_RXPRBSERR_M               (ch2_rxprbserr_m),
             .CH2_RXPRBSLOCKED_M            (ch2_rxprbslocked_m),
//             .CH2_RXPRGDIVRESETDONE_M       (ch2_rxprgdivresetdone_m),
             .CH2_RXRESETDONE_M             (ch2_rxresetdone_m),
             .CH2_RXSLIDERDY_M              (ch2_rxsliderdy_m),
             .CH2_RXSTARTOFSEQ_M            (ch2_rxstartofseq_m),
             .CH2_RXSTATUS_M                (ch2_rxstatus_m),
             .CH2_RXSYNCDONE_M              (ch2_rxsyncdone_m),
             .CH2_RXVALID_M                 (ch2_rxvalid_m),
             .CH2_TX10GSTAT_M               (ch2_tx10gstat_m),
             .CH2_TXBUFSTATUS_M             (ch2_txbufstatus_m),
             .CH2_TXCOMFINISH_M             (ch2_txcomfinish_m),
             .CH2_TXDCCDONE_M               (ch2_txdccdone_m),
             .CH2_TXDLYALIGNERR_M           (ch2_txdlyalignerr_m),
             .CH2_TXDLYALIGNPROG_M          (ch2_txdlyalignprog_m),
             .CH2_TXPHALIGNDONE_M           (ch2_txphaligndone_m),
             .CH2_TXPHALIGNERR_M            (ch2_txphalignerr_m),
             .CH2_TXPHALIGNOUTRSVD_M        (ch2_txphalignoutrsvd_m),
             .CH2_TXPHDLYRESETDONE_M        (ch2_txphdlyresetdone_m),
             .CH2_TXPHSETINITDONE_M         (ch2_txphsetinitdone_m),
             .CH2_TXPHSHIFT180DONE_M        (ch2_txphshift180done_m),
             .CH2_TXPMARESETDONE_M          (ch2_txpmaresetdone_m),
//             .CH2_TXPRGDIVRESETDONE_M       (ch2_txprgdivresetdone_m),
             .CH2_TXRESETDONE_M             (ch2_txresetdone_m),
             .CH2_TXSYNCDONE_M              (ch2_txsyncdone_m),
             .CH3_BUFGTCEMASK_M             (ch3_bufgtcemask_m),
             .CH3_BUFGTCE_M                 (ch3_bufgtce_m),
             .CH3_BUFGTDIV_M                (ch3_bufgtdiv_m),
             .CH3_BUFGTRSTMASK_M            (ch3_bufgtrstmask_m),
             .CH3_BUFGTRST_M                (ch3_bufgtrst_m),
//             .CH3_CFOKOVWRRDY0_M            (ch3_cfokovwrrdy0_m),
//             .CH3_CFOKOVWRRDY1_M            (ch3_cfokovwrrdy1_m),
             .CH3_DMONITOROUT_M             (ch3_dmonitorout_m),
             .CH3_EYESCANDATAERROR_M        (ch3_eyescandataerror_m),
             .CH3_ILORESETDONE_M            (ch3_iloresetdone_m),
             .CH3_PCSRSVDOUT_M              (ch3_pcsrsvdout_m),
             .CH3_PINRSVDAS_M               (ch3_pinrsvdas_m),
             .CH3_PHYREADY_M                (ch3_phyready_m),
             .CH3_PHYSTATUS_M               (ch3_phystatus_m),
//             .CH3_PINRSRVDAS_M              (ch3_pinrsrvdas_m),
             .CH3_RESETEXCEPTION_M          (ch3_resetexception_m),
             .CH3_RX10GSTAT_M               (ch3_rx10gstat_m),
             .CH3_RXBUFSTATUS_M             (ch3_rxbufstatus_m),
             .CH3_RXBYTEISALIGNED_M         (ch3_rxbyteisaligned_m),
             .CH3_RXBYTEREALIGN_M           (ch3_rxbyterealign_m),
             .CH3_RXCDRLOCK_M               (ch3_rxcdrlock_m),
             .CH3_RXCDRPHDONE_M             (ch3_rxcdrphdone_m),
             .CH3_RXCHANBONDSEQ_M           (ch3_rxchanbondseq_m),
             .CH3_RXCHANISALIGNED_M         (ch3_rxchanisaligned_m),
             .CH3_RXCHANREALIGN_M           (ch3_rxchanrealign_m),
             .CH3_RXCHBONDO_M               (ch3_rxchbondo_m),
             .CH3_RXCLKCORCNT_M             (ch3_rxclkcorcnt_m),
             .CH3_RXCOMINITDET_M            (ch3_rxcominitdet_m),
             .CH3_RXCOMMADET_M              (ch3_rxcommadet_m),
             .CH3_RXCOMSASDET_M             (ch3_rxcomsasdet_m),
             .CH3_RXCOMWAKEDET_M            (ch3_rxcomwakedet_m),
             .CH3_RXCTRL0_M                 (ch3_rxctrl0_m),
             .CH3_RXCTRL1_M                 (ch3_rxctrl1_m),
             .CH3_RXCTRL2_M                 (ch3_rxctrl2_m),
             .CH3_RXCTRL3_M                 (ch3_rxctrl3_m),
             .CH3_RXDATAEXTENDRSVD_M        (ch3_rxdataextendrsvd_m),
             .CH3_RXDATAVALID_M             (ch3_rxdatavalid_m),
             .CH3_RXDATA_M                  (ch3_rxdata_m),
             .CH3_RXDCCDONE_M               (ch3_rxdccdone_m),
             .CH3_RXDLYALIGNERR_M           (ch3_rxdlyalignerr_m),
             .CH3_RXDLYALIGNPROG_M          (ch3_rxdlyalignprog_m),
             .CH3_RXELECIDLE_M              (ch3_rxelecidle_m),
             .CH3_RXFINEALIGNDONE_M         (ch3_rxfinealigndone_m),
             .CH3_RXHEADERVALID_M           (ch3_rxheadervalid_m),
             .CH3_RXHEADER_M                (ch3_rxheader_m),
             .CH3_RXOSINTDONE_M             (ch3_rxosintdone_m),
             .CH3_RXOSINTSTARTED_M          (ch3_rxosintstarted_m),
             .CH3_RXOSINTSTROBEDONE_M       (ch3_rxosintstrobedone_m),
             .CH3_RXOSINTSTROBESTARTED_M    (ch3_rxosintstrobestarted_m),
             .CH3_RXPHALIGNDONE_M           (ch3_rxphaligndone_m),
             .CH3_RXPHALIGNERR_M            (ch3_rxphalignerr_m),
             .CH3_RXPHDLYRESETDONE_M        (ch3_rxphdlyresetdone_m),
             .CH3_RXPHSETINITDONE_M         (ch3_rxphsetinitdone_m),
             .CH3_RXPHSHIFT180DONE_M        (ch3_rxphshift180done_m),
             .CH3_RXPMARESETDONE_M          (ch3_rxpmaresetdone_m),
             .CH3_RXPRBSERR_M               (ch3_rxprbserr_m),
             .CH3_RXPRBSLOCKED_M            (ch3_rxprbslocked_m),
//             .CH3_RXPRGDIVRESETDONE_M       (ch3_rxprgdivresetdone_m),
             .CH3_RXRESETDONE_M             (ch3_rxresetdone_m),
             .CH3_RXSLIDERDY_M              (ch3_rxsliderdy_m),
             .CH3_RXSTARTOFSEQ_M            (ch3_rxstartofseq_m),
             .CH3_RXSTATUS_M                (ch3_rxstatus_m),
             .CH3_RXSYNCDONE_M              (ch3_rxsyncdone_m),
             .CH3_RXVALID_M                 (ch3_rxvalid_m),
             
             .CH3_TX10GSTAT_M               (ch3_tx10gstat_m),
             .CH3_TXBUFSTATUS_M             (ch3_txbufstatus_m),
             .CH3_TXCOMFINISH_M             (ch3_txcomfinish_m),
             .CH3_TXDCCDONE_M               (ch3_txdccdone_m),
             .CH3_TXDLYALIGNERR_M           (ch3_txdlyalignerr_m),
             .CH3_TXDLYALIGNPROG_M          (ch3_txdlyalignprog_m),
             .CH3_TXPHALIGNDONE_M           (ch3_txphaligndone_m),
             .CH3_TXPHALIGNERR_M            (ch3_txphalignerr_m),
             .CH3_TXPHALIGNOUTRSVD_M        (ch3_txphalignoutrsvd_m),
             .CH3_TXPHDLYRESETDONE_M        (ch3_txphdlyresetdone_m),
             .CH3_TXPHSETINITDONE_M         (ch3_txphsetinitdone_m),
             .CH3_TXPHSHIFT180DONE_M        (ch3_txphshift180done_m),
             .CH3_TXPMARESETDONE_M          (ch3_txpmaresetdone_m),
//             .CH3_TXPRGDIVRESETDONE_M       (ch3_txprgdivresetdone_m),
             .CH3_TXRESETDONE_M             (ch3_txresetdone_m),
             .CH3_TXSYNCDONE_M              (ch3_txsyncdone_m),
             .CORRECTERR_M                  (correcterr_m),
             .CTRLRSVDOUT_M                 (ctrlrsvdout_m),
             .DEBUGTRACETDATA_M             (debugtracetdata_m),
             .DEBUGTRACETVALID_M            (debugtracetvalid_m),
             .GPO_M                         (gpo_m),
             .GTPOWERGOOD_M                 (gtpowergood_m),
             .HSCLK0_LCPLLFBCLKLOST_M       (hsclk0_lcpllfbclklost_m),
             .HSCLK0_LCPLLLOCK_M            (hsclk0_lcplllock_m),
             .HSCLK0_LCPLLREFCLKLOST_M      (hsclk0_lcpllrefclklost_m),
             .HSCLK0_LCPLLREFCLKMONITOR_M   (hsclk0_lcpllrefclkmonitor_m),
             .HSCLK0_LCPLLRSVDOUT_M         (hsclk0_lcpllrsvdout_m),
             .HSCLK0_RPLLFBCLKLOST_M        (hsclk0_rpllfbclklost_m),
             .HSCLK0_RPLLLOCK_M             (hsclk0_rplllock_m),
             .HSCLK0_RPLLREFCLKLOST_M       (hsclk0_rpllrefclklost_m),
             .HSCLK0_RPLLREFCLKMONITOR_M    (hsclk0_rpllrefclkmonitor_m),
             .HSCLK0_RPLLRSVDOUT_M          (hsclk0_rpllrsvdout_m),
             .HSCLK1_LCPLLFBCLKLOST_M       (hsclk1_lcpllfbclklost_m),
             .HSCLK1_LCPLLLOCK_M            (hsclk1_lcplllock_m),
             .HSCLK1_LCPLLREFCLKLOST_M      (hsclk1_lcpllrefclklost_m),
             .HSCLK1_LCPLLREFCLKMONITOR_M   (hsclk1_lcpllrefclkmonitor_m),
             .HSCLK1_LCPLLRSVDOUT_M         (hsclk1_lcpllrsvdout_m),
             .HSCLK1_RPLLFBCLKLOST_M        (hsclk1_rpllfbclklost_m),
             .HSCLK1_RPLLLOCK_M             (hsclk1_rplllock_m),
             .HSCLK1_RPLLREFCLKLOST_M       (hsclk1_rpllrefclklost_m),
             .HSCLK1_RPLLREFCLKMONITOR_M    (hsclk1_rpllrefclkmonitor_m),
             .HSCLK1_RPLLRSVDOUT_M          (hsclk1_rpllrsvdout_m),
             .M0_AXIS_TDATA_M               (s0_axis_tdata_m),
             .M0_AXIS_TLAST_M               (s0_axis_tlast_m),
             .M0_AXIS_TVALID_M              (s0_axis_tvalid_m),
             .M1_AXIS_TDATA_M               (s1_axis_tdata_m),
             .M1_AXIS_TLAST_M               (s1_axis_tlast_m),
             .M1_AXIS_TVALID_M              (s1_axis_tvalid_m),
             .M2_AXIS_TDATA_M               (s2_axis_tdata_m),
             .M2_AXIS_TLAST_M               (s2_axis_tlast_m),
             .M2_AXIS_TVALID_M              (s2_axis_tvalid_m),
             .MSTRXRESETDONE_M              ({ch3_mstrxresetdone_m,ch2_mstrxresetdone_m,ch1_mstrxresetdone_m,ch0_mstrxresetdone_m}),
             .MSTTXRESETDONE_M              ({ch3_msttxresetdone_m,ch2_msttxresetdone_m,ch1_msttxresetdone_m,ch0_msttxresetdone_m}),
             .CH0_RXPROGDIVRESETDONE_M      (ch0_rxprogdivresetdone_m),             
             .CH1_RXPROGDIVRESETDONE_M      (ch1_rxprogdivresetdone_m),             
             .CH2_RXPROGDIVRESETDONE_M      (ch2_rxprogdivresetdone_m),             
             .CH3_RXPROGDIVRESETDONE_M      (ch3_rxprogdivresetdone_m),
             .CH0_TXPROGDIVRESETDONE_M      (ch0_txprogdivresetdone_m),             
             .CH1_TXPROGDIVRESETDONE_M      (ch1_txprogdivresetdone_m),             
             .CH2_TXPROGDIVRESETDONE_M      (ch2_txprogdivresetdone_m),             
             .CH3_TXPROGDIVRESETDONE_M      (ch3_txprogdivresetdone_m),
             .RXMARGINREQACK_M              (rxmarginreqack_m),
             .RXMARGINRESCMD_M              (rxmarginrescmd_m),
             .RXMARGINRESLANENUM_M          (rxmarginreslanenum_m),
             .RXMARGINRESPAYLD_M            (rxmarginrespayld_m),
             .RXMARGINRESREQ_M              (rxmarginresreq_m),
             .TRIGACKIN0_M                  (trigackin0_m),
             .TRIGOUT0_M                    (trigout0_m),
             .UBINTERRUPT_M                 (ubinterrupt_m),
             .UBTXUART_M                    (ubtxuart_m),
             .UNCORRECTERR_M                (uncorrecterr_m),           
             .RXMARGINCLK_M                 (rxmarginclk_m),
             .XPIPE_HSDP_RXGEARBOXSLIP        (xpipe_hsdp_rxgearboxslip), //IFCPMXPIPEHSDPCHANNEL0XPIPERXGEARBOXSLIP
             .XPIPE_HSDP_RXPCSRESET           (xpipe_hsdp_rxpcsreset),
             .XPIPE_HSDP_TXHEADER             (xpipe_hsdp_txheader),
             .XPIPE_HSDP_TXSEQUENCE           (xpipe_hsdp_txsequence),
             .XPIPE_HSDP_RXDATAVALID          (xpipe_hsdp_rxdatavalid),
             .XPIPE_HSDP_RXHEADER             (xpipe_hsdp_rxheader),
             .XPIPE_HSDP_RXRESETDONE          (xpipe_hsdp_rxresetdone),
             .XPIPE_HSDP_TXRESETDONE          (xpipe_hsdp_txresetdone),
             .XPIPE_HSDP_RXHEADERVALID        (xpipe_hsdp_rxheadervalid),

             .XPIPE_HSDP_RXGEARBOXSLIP_1      (xpipe_hsdp_rxgearboxslip_1),
             .XPIPE_HSDP_RXPCSRESET_1         (xpipe_hsdp_rxpcsreset_1),
             .XPIPE_HSDP_TXHEADER_1           (xpipe_hsdp_txheader_1),
             .XPIPE_HSDP_TXSEQUENCE_1         (xpipe_hsdp_txsequence_1),
             .XPIPE_HSDP_RXDATAVALID_1        (xpipe_hsdp_rxdatavalid_1),
             .XPIPE_HSDP_RXHEADER_1           (xpipe_hsdp_rxheader_1),
             .XPIPE_HSDP_RXRESETDONE_1        (xpipe_hsdp_rxresetdone_1),
             .XPIPE_HSDP_TXRESETDONE_1        (xpipe_hsdp_txresetdone_1),
             .XPIPE_HSDP_RXHEADERVALID_1      (xpipe_hsdp_rxheadervalid_1),

             .XPIPE_HSDP_RXGEARBOXSLIP_2      (xpipe_hsdp_rxgearboxslip_2),
             .XPIPE_HSDP_RXPCSRESET_2         (xpipe_hsdp_rxpcsreset_2),
             .XPIPE_HSDP_TXHEADER_2           (xpipe_hsdp_txheader_2),
             .XPIPE_HSDP_TXSEQUENCE_2         (xpipe_hsdp_txsequence_2),
             .XPIPE_HSDP_RXDATAVALID_2        (xpipe_hsdp_rxdatavalid_2),
             .XPIPE_HSDP_RXHEADER_2           (xpipe_hsdp_rxheader_2),
             .XPIPE_HSDP_RXRESETDONE_2        (xpipe_hsdp_rxresetdone_2),
             .XPIPE_HSDP_TXRESETDONE_2        (xpipe_hsdp_txresetdone_2),
             .XPIPE_HSDP_RXHEADERVALID_2      (xpipe_hsdp_rxheadervalid_2),

             .XPIPE_HSDP_RXGEARBOXSLIP_M      (q0q1_xpipe_hsdp_rxgearboxslip), 
             .XPIPE_HSDP_RXPCSRESET_M         (q0q1_xpipe_hsdp_rxpcsreset),
             .XPIPE_HSDP_TXHEADER_M           (q0q1_xpipe_hsdp_txheader),
             .XPIPE_HSDP_TXSEQUENCE_M         (q0q1_xpipe_hsdp_txsequence),
             .XPIPE_HSDP_RXDATAVALID_M        (q0q1_xpipe_hsdp_rxdatavalid),
             .XPIPE_HSDP_RXHEADER_M           (q0q1_xpipe_hsdp_rxheader),
             .XPIPE_HSDP_RXRESETDONE_M        (q0q1_xpipe_hsdp_rxresetdone),
             .XPIPE_HSDP_TXRESETDONE_M        (q0q1_xpipe_hsdp_txresetdone),
             .XPIPE_HSDP_RXHEADERVALID_M      (q0q1_xpipe_hsdp_rxheadervalid),

             .XPIPE_HSDP_RXGEARBOXSLIP_M_1    (q0q1_xpipe_hsdp_rxgearboxslip_1),
             .XPIPE_HSDP_RXPCSRESET_M_1       (q0q1_xpipe_hsdp_rxpcsreset_1),
             .XPIPE_HSDP_TXHEADER_M_1         (q0q1_xpipe_hsdp_txheader_1),
             .XPIPE_HSDP_TXSEQUENCE_M_1       (q0q1_xpipe_hsdp_txsequence_1),
             .XPIPE_HSDP_RXDATAVALID_M_1      (q0q1_xpipe_hsdp_rxdatavalid_1),
             .XPIPE_HSDP_RXHEADER_M_1         (q0q1_xpipe_hsdp_rxheader_1),
             .XPIPE_HSDP_RXRESETDONE_M_1      (q0q1_xpipe_hsdp_rxresetdone_1),
             .XPIPE_HSDP_TXRESETDONE_M_1      (q0q1_xpipe_hsdp_txresetdone_1),
             .XPIPE_HSDP_RXHEADERVALID_M_1    (q0q1_xpipe_hsdp_rxheadervalid_1),

             .XPIPE_HSDP_RXGEARBOXSLIP_M_2    (q0q1_xpipe_hsdp_rxgearboxslip_2),
             .XPIPE_HSDP_RXPCSRESET_M_2       (q0q1_xpipe_hsdp_rxpcsreset_2),
             .XPIPE_HSDP_TXHEADER_M_2         (q0q1_xpipe_hsdp_txheader_2),
             .XPIPE_HSDP_TXSEQUENCE_M_2       (q0q1_xpipe_hsdp_txsequence_2),
             .XPIPE_HSDP_RXDATAVALID_M_2      (q0q1_xpipe_hsdp_rxdatavalid_2),
             .XPIPE_HSDP_RXHEADER_M_2         (q0q1_xpipe_hsdp_rxheader_2),
             .XPIPE_HSDP_RXRESETDONE_M_2      (q0q1_xpipe_hsdp_rxresetdone_2),
             .XPIPE_HSDP_TXRESETDONE_M_2      (q0q1_xpipe_hsdp_txresetdone_2),
             .XPIPE_HSDP_RXHEADERVALID_M_2    (q0q1_xpipe_hsdp_rxheadervalid_2), 

             .XPIPE_PCIELINKREACHTARGET       (xpipe_pcielinkreachtarget),
             .XPIPE_PCIELTSSMSTATE            (xpipe_pcieltssmstate),
             .XPIPE_PCIELINKREACHTARGET_1     (xpipe_pcielinkreachtarget_1),
             .XPIPE_PCIELTSSMSTATE_1          (xpipe_pcieltssmstate_1),
             .XPIPE_RXMARGINREQCMD            (xpipe_rxmarginreqcmd),
             .XPIPE_RXMARGINREQLANENUM        (xpipe_rxmarginreqlanenum),
             .XPIPE_RXMARGINREQPAYLOAD        (xpipe_rxmarginreqpayload),
             .XPIPE_RXMARGINREQREQ            (xpipe_rxmarginreqreq),
             .XPIPE_RXMARGINRESACK            (xpipe_rxmarginresack),
             .XPIPE_RXMARGINREQCMD_1          (xpipe_rxmarginreqcmd_1),
             .XPIPE_RXMARGINREQLANENUM_1      (xpipe_rxmarginreqlanenum_1),
             .XPIPE_RXMARGINREQPAYLOAD_1      (xpipe_rxmarginreqpayload_1),
             .XPIPE_RXMARGINREQREQ_1          (xpipe_rxmarginreqreq_1),
             .XPIPE_RXMARGINRESACK_1          (xpipe_rxmarginresack_1),
             .XPIPE_RXMARGINREQCMD_2          (xpipe_rxmarginreqcmd_2),
             .XPIPE_RXMARGINREQLANENUM_2      (xpipe_rxmarginreqlanenum_2),
             .XPIPE_RXMARGINREQPAYLOAD_2      (xpipe_rxmarginreqpayload_2),
             .XPIPE_RXMARGINREQREQ_2          (xpipe_rxmarginreqreq_2),
             .XPIPE_RXMARGINRESACK_2          (xpipe_rxmarginresack_2),
             .XPIPE_RXMARGINREQCMD_3          (xpipe_rxmarginreqcmd_3),
             .XPIPE_RXMARGINREQLANENUM_3      (xpipe_rxmarginreqlanenum_3),
             .XPIPE_RXMARGINREQPAYLOAD_3      (xpipe_rxmarginreqpayload_3),
             .XPIPE_RXMARGINREQREQ_3          (xpipe_rxmarginreqreq_3),
             .XPIPE_RXMARGINRESACK_3          (xpipe_rxmarginresack_3),
             .XPIPE_RXMARGINREQACK(xpipe_rxmarginreqack),
             .XPIPE_RXMARGINREQACK_1(xpipe_rxmarginreqack_1),
             .XPIPE_RXMARGINREQACK_2(xpipe_rxmarginreqack_2),
             .XPIPE_RXMARGINREQACK_3(xpipe_rxmarginreqack_3),
             .XPIPE_RXMARGINRESCMD(xpipe_rxmarginrescmd),
             .XPIPE_RXMARGINRESCMD_1(xpipe_rxmarginrescmd_1),
             .XPIPE_RXMARGINRESCMD_2(xpipe_rxmarginrescmd_2),
             .XPIPE_RXMARGINRESCMD_3(xpipe_rxmarginrescmd_3),
             .XPIPE_RXMARGINRESLANENUM(xpipe_rxmarginreslanenum),
             .XPIPE_RXMARGINRESLANENUM_1(xpipe_rxmarginreslanenum_1),
             .XPIPE_RXMARGINRESLANENUM_2(xpipe_rxmarginreslanenum_2),
             .XPIPE_RXMARGINRESLANENUM_3(xpipe_rxmarginreslanenum_3),
             .XPIPE_RXMARGINRESPAYLOAD(xpipe_rxmarginrespayload),
             .XPIPE_RXMARGINRESPAYLOAD_1(xpipe_rxmarginrespayload_1),
             .XPIPE_RXMARGINRESPAYLOAD_2(xpipe_rxmarginrespayload_2),
             .XPIPE_RXMARGINRESPAYLOAD_3(xpipe_rxmarginrespayload_3),
             .XPIPE_RXMARGINRESREQ(xpipe_rxmarginresreq),
             .XPIPE_RXMARGINRESREQ_1(xpipe_rxmarginresreq_1),
             .XPIPE_RXMARGINRESREQ_2(xpipe_rxmarginresreq_2),
             .XPIPE_RXMARGINRESREQ_3(xpipe_rxmarginresreq_3),


             .XPIPE_PCIELINKREACHTARGET_M(q0q1_xpipe_pcielinkreachtarget_m),
             .XPIPE_PCIELINKREACHTARGET_M_1(q0q1_xpipe_pcielinkreachtarget_m_1),
             .XPIPE_PCIELTSSMSTATE_M(q0q1_xpipe_pcieltssmstate_m),
             .XPIPE_PCIELTSSMSTATE_M_1(q0q1_xpipe_pcieltssmstate_m_1),
             .XPIPE_RXMARGINREQCMD_M(q0q1_xpipe_rxmarginreqcmd_m),
             .XPIPE_RXMARGINREQCMD_M_1(q0q1_xpipe_rxmarginreqcmd_m_1),
             .XPIPE_RXMARGINREQCMD_M_2(q0q1_xpipe_rxmarginreqcmd_m_2),
             .XPIPE_RXMARGINREQCMD_M_3(q0q1_xpipe_rxmarginreqcmd_m_3),
             .XPIPE_RXMARGINREQLANENUM_M(q0q1_xpipe_rxmarginreqlanenum_m),
             .XPIPE_RXMARGINREQLANENUM_M_1(q0q1_xpipe_rxmarginreqlanenum_m_1),
             .XPIPE_RXMARGINREQLANENUM_M_2(q0q1_xpipe_rxmarginreqlanenum_m_2),
             .XPIPE_RXMARGINREQLANENUM_M_3(q0q1_xpipe_rxmarginreqlanenum_m_3),
             .XPIPE_RXMARGINREQPAYLOAD_M(q0q1_xpipe_rxmarginreqpayload_m),
             .XPIPE_RXMARGINREQPAYLOAD_M_1(q0q1_xpipe_rxmarginreqpayload_m_1),
             .XPIPE_RXMARGINREQPAYLOAD_M_2(q0q1_xpipe_rxmarginreqpayload_m_2),
             .XPIPE_RXMARGINREQPAYLOAD_M_3(q0q1_xpipe_rxmarginreqpayload_m_3),
             .XPIPE_RXMARGINREQREQ_M(q0q1_xpipe_rxmarginreqreq_m),
             .XPIPE_RXMARGINREQREQ_M_1(q0q1_xpipe_rxmarginreqreq_m_1),
             .XPIPE_RXMARGINREQREQ_M_2(q0q1_xpipe_rxmarginreqreq_m_2),
             .XPIPE_RXMARGINREQREQ_M_3(q0q1_xpipe_rxmarginreqreq_m_3),
             .XPIPE_RXMARGINRESACK_M(q0q1_xpipe_rxmarginresack_m),
             .XPIPE_RXMARGINRESACK_M_1(q0q1_xpipe_rxmarginresack_m_1),
             .XPIPE_RXMARGINRESACK_M_2(q0q1_xpipe_rxmarginresack_m_2),
             .XPIPE_RXMARGINRESACK_M_3(q0q1_xpipe_rxmarginresack_m_3),
             .XPIPE_RXMARGINREQACK_M(q0q1_xpipe_rxmarginreqack_m),
             .XPIPE_RXMARGINREQACK_M_1(q0q1_xpipe_rxmarginreqack_m_1),
             .XPIPE_RXMARGINREQACK_M_2(q0q1_xpipe_rxmarginreqack_m_2),
             .XPIPE_RXMARGINREQACK_M_3(q0q1_xpipe_rxmarginreqack_m_3),
             .XPIPE_RXMARGINRESCMD_M(q0q1_xpipe_rxmarginrescmd_m),
             .XPIPE_RXMARGINRESCMD_M_1(q0q1_xpipe_rxmarginrescmd_m_1),
             .XPIPE_RXMARGINRESCMD_M_2(q0q1_xpipe_rxmarginrescmd_m_2),
             .XPIPE_RXMARGINRESCMD_M_3(q0q1_xpipe_rxmarginrescmd_m_3),
             .XPIPE_RXMARGINRESLANENUM_M(q0q1_xpipe_rxmarginreslanenum_m),
             .XPIPE_RXMARGINRESLANENUM_M_1(q0q1_xpipe_rxmarginreslanenum_m_1),
             .XPIPE_RXMARGINRESLANENUM_M_2(q0q1_xpipe_rxmarginreslanenum_m_2),
             .XPIPE_RXMARGINRESLANENUM_M_3(q0q1_xpipe_rxmarginreslanenum_m_3),
             .XPIPE_RXMARGINRESPAYLOAD_M(q0q1_xpipe_rxmarginrespayload_m),
             .XPIPE_RXMARGINRESPAYLOAD_M_1(q0q1_xpipe_rxmarginrespayload_m_1),
             .XPIPE_RXMARGINRESPAYLOAD_M_2(q0q1_xpipe_rxmarginrespayload_m_2),
             .XPIPE_RXMARGINRESPAYLOAD_M_3(q0q1_xpipe_rxmarginrespayload_m_3),
             .XPIPE_RXMARGINRESREQ_M(q0q1_xpipe_rxmarginresreq_m),
             .XPIPE_RXMARGINRESREQ_M_1(q0q1_xpipe_rxmarginresreq_m_1),
             .XPIPE_RXMARGINRESREQ_M_2(q0q1_xpipe_rxmarginresreq_m_2),
             .XPIPE_RXMARGINRESREQ_M_3(q0q1_xpipe_rxmarginresreq_m_3),

             .XPIPE_PIPE_CH0_PHYSTATUS        (xpipe_pipe_ch0_phystatus),
             .XPIPE_PIPE_CH0_RXCHARISK        (xpipe_pipe_ch0_rxcharisk),
             .XPIPE_PIPE_CH0_RXDATA           (xpipe_pipe_ch0_rxdata), //ifcpmxpipechannel0xpiperxdata
             .XPIPE_PIPE_CH0_RXDATAVALID      (xpipe_pipe_ch0_rxdatavalid),
             .XPIPE_PIPE_CH0_RXELECIDLE       (xpipe_pipe_ch0_rxelecidle),
             .XPIPE_PIPE_CH0_RXSTARTBLOCK     (xpipe_pipe_ch0_rxstartblock),
             .XPIPE_PIPE_CH0_RXSTATUS         (xpipe_pipe_ch0_rxstatus),
             .XPIPE_PIPE_CH0_RXSYNCHEADER     (xpipe_pipe_ch0_rxsyncheader),
             .XPIPE_PIPE_CH0_RXVALID          (xpipe_pipe_ch0_rxvalid),
             .XPIPE_PIPE_CH0_POWERDOWN        (xpipe_pipe_ch0_powerdown),
             .XPIPE_PIPE_CH0_RXPOLARITY       (xpipe_pipe_ch0_rxpolarity),
             .XPIPE_PIPE_CH0_RXTERMINATION    (xpipe_pipe_ch0_rxtermination),
             .XPIPE_PIPE_CH0_TXCHARISK        (xpipe_pipe_ch0_txcharisk),
             .XPIPE_PIPE_CH0_TXCOMPLIANCE     (xpipe_pipe_ch0_txcompliance),
             .XPIPE_PIPE_CH0_TXDATA           (xpipe_pipe_ch0_txdata),
             .XPIPE_PIPE_CH0_TXDATAVALID      (xpipe_pipe_ch0_txdatavalid),
             .XPIPE_PIPE_CH0_TXDEEMPH         (xpipe_pipe_ch0_txdeemph),
             .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK     (xpipe_pipe_ch0_txdetectrxloopback),
             .XPIPE_PIPE_CH0_TXELECIDLE       (xpipe_pipe_ch0_txelecidle),
             .XPIPE_PIPE_CH0_TXMAINCURSOR     (xpipe_pipe_ch0_txmaincursor),
             .XPIPE_PIPE_CH0_TXMARGIN         (xpipe_pipe_ch0_txmargin),
             .XPIPE_PIPE_CH0_TXPOSTCURSOR     (xpipe_pipe_ch0_txpostcursor),
             .XPIPE_PIPE_CH0_TXPRECURSOR      (xpipe_pipe_ch0_txprecursor),
             .XPIPE_PIPE_CH0_TXSTARTBLOCK     (xpipe_pipe_ch0_txstartblock),
             .XPIPE_PIPE_CH0_TXSWING          (xpipe_pipe_ch0_txswing),
             .XPIPE_PIPE_CH0_TXSYNCHEADER     (xpipe_pipe_ch0_txsyncheader),

             .XPIPE_PIPE_CH0_POWERDOWN_M      (q0q1_xpipe_pipe_ch0_powerdown_m),
             .XPIPE_PIPE_CH0_RXPOLARITY_M     (q0q1_xpipe_pipe_ch0_rxpolarity_m),
             .XPIPE_PIPE_CH0_RXTERMINATION_M  (q0q1_xpipe_pipe_ch0_rxtermination_m),
             .XPIPE_PIPE_CH0_TXCHARISK_M      (q0q1_xpipe_pipe_ch0_txcharisk_m),
             .XPIPE_PIPE_CH0_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch0_txcompliance_m),
             .XPIPE_PIPE_CH0_TXDATAVALID_M    (q0q1_xpipe_pipe_ch0_txdatavalid_m),
             .XPIPE_PIPE_CH0_TXDATA_M         (q0q1_xpipe_pipe_ch0_txdata_m),
             .XPIPE_PIPE_CH0_TXDEEMPH_M       (q0q1_xpipe_pipe_ch0_txdeemph_m),
             .XPIPE_PIPE_CH0_TXELECIDLE_M     (q0q1_xpipe_pipe_ch0_txelecidle_m),
             .XPIPE_PIPE_CH0_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch0_txmaincursor_m),
             .XPIPE_PIPE_CH0_TXMARGIN_M       (q0q1_xpipe_pipe_ch0_txmargin_m),
             .XPIPE_PIPE_CH0_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch0_txpostcursor_m),
             .XPIPE_PIPE_CH0_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch0_txprecursor_m),
             .XPIPE_PIPE_CH0_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch0_txstartblock_m),
             .XPIPE_PIPE_CH0_TXSWING_M        (q0q1_xpipe_pipe_ch0_txswing_m),
             .XPIPE_PIPE_CH0_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch0_txsyncheader_m),
             .XPIPE_PIPE_CH0_PHYSTATUS_M      (q0q1_xpipe_pipe_ch0_phystatus_m),             
             .XPIPE_PIPE_CH0_RXCHARISK_M      (q0q1_xpipe_pipe_ch0_rxcharisk_m),
             .XPIPE_PIPE_CH0_RXDATAVALID_M    (q0q1_xpipe_pipe_ch0_rxdatavalid_m),
             .XPIPE_PIPE_CH0_RXDATA_M         (q0q1_xpipe_pipe_ch0_rxdata_m),
             .XPIPE_PIPE_CH0_RXELECIDLE_M     (q0q1_xpipe_pipe_ch0_rxelecidle_m),             
             .XPIPE_PIPE_CH0_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch0_rxstartblock_m),
             .XPIPE_PIPE_CH0_RXSTATUS_M       (q0q1_xpipe_pipe_ch0_rxstatus_m),
             .XPIPE_PIPE_CH0_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch0_rxsyncheader_m),
             .XPIPE_PIPE_CH0_RXVALID_M        (q0q1_xpipe_pipe_ch0_rxvalid_m),
             .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch0_txdetectrxloopback_m),

             .XPIPE_PIPE_CH1_PHYSTATUS        (xpipe_pipe_ch1_phystatus),
             .XPIPE_PIPE_CH1_RXCHARISK        (xpipe_pipe_ch1_rxcharisk),
             .XPIPE_PIPE_CH1_RXDATA           (xpipe_pipe_ch1_rxdata), //ifcpmxpipechannel1xpiperxdata
             .XPIPE_PIPE_CH1_RXDATAVALID      (xpipe_pipe_ch1_rxdatavalid),
             .XPIPE_PIPE_CH1_RXELECIDLE       (xpipe_pipe_ch1_rxelecidle),
             .XPIPE_PIPE_CH1_RXSTARTBLOCK     (xpipe_pipe_ch1_rxstartblock),
             .XPIPE_PIPE_CH1_RXSTATUS         (xpipe_pipe_ch1_rxstatus),
             .XPIPE_PIPE_CH1_RXSYNCHEADER     (xpipe_pipe_ch1_rxsyncheader),
             .XPIPE_PIPE_CH1_RXVALID          (xpipe_pipe_ch1_rxvalid),
             .XPIPE_PIPE_CH1_POWERDOWN        (xpipe_pipe_ch1_powerdown),
             .XPIPE_PIPE_CH1_RXPOLARITY       (xpipe_pipe_ch1_rxpolarity),
             .XPIPE_PIPE_CH1_RXTERMINATION    (xpipe_pipe_ch1_rxtermination),
             .XPIPE_PIPE_CH1_TXCHARISK        (xpipe_pipe_ch1_txcharisk),
             .XPIPE_PIPE_CH1_TXCOMPLIANCE     (xpipe_pipe_ch1_txcompliance),
             .XPIPE_PIPE_CH1_TXDATA           (xpipe_pipe_ch1_txdata),
             .XPIPE_PIPE_CH1_TXDATAVALID      (xpipe_pipe_ch1_txdatavalid),
             .XPIPE_PIPE_CH1_TXDEEMPH         (xpipe_pipe_ch1_txdeemph),
             .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK     (xpipe_pipe_ch1_txdetectrxloopback),
             .XPIPE_PIPE_CH1_TXELECIDLE       (xpipe_pipe_ch1_txelecidle),
             .XPIPE_PIPE_CH1_TXMAINCURSOR     (xpipe_pipe_ch1_txmaincursor),
             .XPIPE_PIPE_CH1_TXMARGIN         (xpipe_pipe_ch1_txmargin),
             .XPIPE_PIPE_CH1_TXPOSTCURSOR     (xpipe_pipe_ch1_txpostcursor),
             .XPIPE_PIPE_CH1_TXPRECURSOR      (xpipe_pipe_ch1_txprecursor),
             .XPIPE_PIPE_CH1_TXSTARTBLOCK     (xpipe_pipe_ch1_txstartblock),
             .XPIPE_PIPE_CH1_TXSWING          (xpipe_pipe_ch1_txswing),
             .XPIPE_PIPE_CH1_TXSYNCHEADER     (xpipe_pipe_ch1_txsyncheader),

             .XPIPE_PIPE_CH1_POWERDOWN_M      (q0q1_xpipe_pipe_ch1_powerdown_m),
             .XPIPE_PIPE_CH1_RXPOLARITY_M     (q0q1_xpipe_pipe_ch1_rxpolarity_m),
             .XPIPE_PIPE_CH1_RXTERMINATION_M  (q0q1_xpipe_pipe_ch1_rxtermination_m),
             .XPIPE_PIPE_CH1_TXCHARISK_M      (q0q1_xpipe_pipe_ch1_txcharisk_m),
             .XPIPE_PIPE_CH1_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch1_txcompliance_m),
             .XPIPE_PIPE_CH1_TXDATAVALID_M    (q0q1_xpipe_pipe_ch1_txdatavalid_m),
             .XPIPE_PIPE_CH1_TXDATA_M         (q0q1_xpipe_pipe_ch1_txdata_m),
             .XPIPE_PIPE_CH1_TXDEEMPH_M       (q0q1_xpipe_pipe_ch1_txdeemph_m),
             .XPIPE_PIPE_CH1_TXELECIDLE_M     (q0q1_xpipe_pipe_ch1_txelecidle_m),
             .XPIPE_PIPE_CH1_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch1_txmaincursor_m),
             .XPIPE_PIPE_CH1_TXMARGIN_M       (q0q1_xpipe_pipe_ch1_txmargin_m),
             .XPIPE_PIPE_CH1_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch1_txpostcursor_m),
             .XPIPE_PIPE_CH1_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch1_txprecursor_m),
             .XPIPE_PIPE_CH1_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch1_txstartblock_m),
             .XPIPE_PIPE_CH1_TXSWING_M        (q0q1_xpipe_pipe_ch1_txswing_m),
             .XPIPE_PIPE_CH1_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch1_txsyncheader_m),
             .XPIPE_PIPE_CH1_PHYSTATUS_M      (q0q1_xpipe_pipe_ch1_phystatus_m),             
             .XPIPE_PIPE_CH1_RXCHARISK_M      (q0q1_xpipe_pipe_ch1_rxcharisk_m),
             .XPIPE_PIPE_CH1_RXDATAVALID_M    (q0q1_xpipe_pipe_ch1_rxdatavalid_m),
             .XPIPE_PIPE_CH1_RXDATA_M         (q0q1_xpipe_pipe_ch1_rxdata_m),
             .XPIPE_PIPE_CH1_RXELECIDLE_M     (q0q1_xpipe_pipe_ch1_rxelecidle_m),             
             .XPIPE_PIPE_CH1_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch1_rxstartblock_m),
             .XPIPE_PIPE_CH1_RXSTATUS_M       (q0q1_xpipe_pipe_ch1_rxstatus_m),
             .XPIPE_PIPE_CH1_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch1_rxsyncheader_m),
             .XPIPE_PIPE_CH1_RXVALID_M        (q0q1_xpipe_pipe_ch1_rxvalid_m),
             .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch1_txdetectrxloopback_m),

             .XPIPE_PIPE_CH2_PHYSTATUS        (xpipe_pipe_ch2_phystatus),
             .XPIPE_PIPE_CH2_RXCHARISK        (xpipe_pipe_ch2_rxcharisk),
             .XPIPE_PIPE_CH2_RXDATA           (xpipe_pipe_ch2_rxdata), //ifcpmxpipechannel2xpiperxdata
             .XPIPE_PIPE_CH2_RXDATAVALID      (xpipe_pipe_ch2_rxdatavalid),
             .XPIPE_PIPE_CH2_RXELECIDLE       (xpipe_pipe_ch2_rxelecidle),
             .XPIPE_PIPE_CH2_RXSTARTBLOCK     (xpipe_pipe_ch2_rxstartblock),
             .XPIPE_PIPE_CH2_RXSTATUS         (xpipe_pipe_ch2_rxstatus),
             .XPIPE_PIPE_CH2_RXSYNCHEADER     (xpipe_pipe_ch2_rxsyncheader),
             .XPIPE_PIPE_CH2_RXVALID          (xpipe_pipe_ch2_rxvalid),
             .XPIPE_PIPE_CH2_POWERDOWN        (xpipe_pipe_ch2_powerdown),
             .XPIPE_PIPE_CH2_RXPOLARITY       (xpipe_pipe_ch2_rxpolarity),
             .XPIPE_PIPE_CH2_RXTERMINATION    (xpipe_pipe_ch2_rxtermination),
             .XPIPE_PIPE_CH2_TXCHARISK        (xpipe_pipe_ch2_txcharisk),
             .XPIPE_PIPE_CH2_TXCOMPLIANCE     (xpipe_pipe_ch2_txcompliance),
             .XPIPE_PIPE_CH2_TXDATA           (xpipe_pipe_ch2_txdata),
             .XPIPE_PIPE_CH2_TXDATAVALID      (xpipe_pipe_ch2_txdatavalid),
             .XPIPE_PIPE_CH2_TXDEEMPH         (xpipe_pipe_ch2_txdeemph),
             .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK     (xpipe_pipe_ch2_txdetectrxloopback),
             .XPIPE_PIPE_CH2_TXELECIDLE       (xpipe_pipe_ch2_txelecidle),
             .XPIPE_PIPE_CH2_TXMAINCURSOR     (xpipe_pipe_ch2_txmaincursor),
             .XPIPE_PIPE_CH2_TXMARGIN         (xpipe_pipe_ch2_txmargin),
             .XPIPE_PIPE_CH2_TXPOSTCURSOR     (xpipe_pipe_ch2_txpostcursor),
             .XPIPE_PIPE_CH2_TXPRECURSOR      (xpipe_pipe_ch2_txprecursor),
             .XPIPE_PIPE_CH2_TXSTARTBLOCK     (xpipe_pipe_ch2_txstartblock),
             .XPIPE_PIPE_CH2_TXSWING          (xpipe_pipe_ch2_txswing),
             .XPIPE_PIPE_CH2_TXSYNCHEADER     (xpipe_pipe_ch2_txsyncheader),
             .XPIPE_PIPE_CH2_POWERDOWN_M      (q0q1_xpipe_pipe_ch2_powerdown_m),
             .XPIPE_PIPE_CH2_RXPOLARITY_M     (q0q1_xpipe_pipe_ch2_rxpolarity_m),
             .XPIPE_PIPE_CH2_RXTERMINATION_M  (q0q1_xpipe_pipe_ch2_rxtermination_m),
             .XPIPE_PIPE_CH2_TXCHARISK_M      (q0q1_xpipe_pipe_ch2_txcharisk_m),
             .XPIPE_PIPE_CH2_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch2_txcompliance_m),
             .XPIPE_PIPE_CH2_TXDATAVALID_M    (q0q1_xpipe_pipe_ch2_txdatavalid_m),
             .XPIPE_PIPE_CH2_TXDATA_M         (q0q1_xpipe_pipe_ch2_txdata_m),
             .XPIPE_PIPE_CH2_TXDEEMPH_M       (q0q1_xpipe_pipe_ch2_txdeemph_m),
             .XPIPE_PIPE_CH2_TXELECIDLE_M     (q0q1_xpipe_pipe_ch2_txelecidle_m),
             .XPIPE_PIPE_CH2_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch2_txmaincursor_m),
             .XPIPE_PIPE_CH2_TXMARGIN_M       (q0q1_xpipe_pipe_ch2_txmargin_m),
             .XPIPE_PIPE_CH2_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch2_txpostcursor_m),
             .XPIPE_PIPE_CH2_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch2_txprecursor_m),
             .XPIPE_PIPE_CH2_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch2_txstartblock_m),
             .XPIPE_PIPE_CH2_TXSWING_M        (q0q1_xpipe_pipe_ch2_txswing_m),
             .XPIPE_PIPE_CH2_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch2_txsyncheader_m),
             .XPIPE_PIPE_CH2_PHYSTATUS_M      (q0q1_xpipe_pipe_ch2_phystatus_m),             
             .XPIPE_PIPE_CH2_RXCHARISK_M      (q0q1_xpipe_pipe_ch2_rxcharisk_m),
             .XPIPE_PIPE_CH2_RXDATAVALID_M    (q0q1_xpipe_pipe_ch2_rxdatavalid_m),
             .XPIPE_PIPE_CH2_RXDATA_M         (q0q1_xpipe_pipe_ch2_rxdata_m),
             .XPIPE_PIPE_CH2_RXELECIDLE_M     (q0q1_xpipe_pipe_ch2_rxelecidle_m),             
             .XPIPE_PIPE_CH2_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch2_rxstartblock_m),
             .XPIPE_PIPE_CH2_RXSTATUS_M       (q0q1_xpipe_pipe_ch2_rxstatus_m),
             .XPIPE_PIPE_CH2_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch2_rxsyncheader_m),
             .XPIPE_PIPE_CH2_RXVALID_M        (q0q1_xpipe_pipe_ch2_rxvalid_m),
             .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch2_txdetectrxloopback_m),

             .XPIPE_PIPE_CH3_PHYSTATUS        (xpipe_pipe_ch3_phystatus),
             .XPIPE_PIPE_CH3_RXCHARISK        (xpipe_pipe_ch3_rxcharisk),
             .XPIPE_PIPE_CH3_RXDATA           (xpipe_pipe_ch3_rxdata), //ifcpmxpipechannel3xpiperxdata
             .XPIPE_PIPE_CH3_RXDATAVALID      (xpipe_pipe_ch3_rxdatavalid),
             .XPIPE_PIPE_CH3_RXELECIDLE       (xpipe_pipe_ch3_rxelecidle),
             .XPIPE_PIPE_CH3_RXSTARTBLOCK     (xpipe_pipe_ch3_rxstartblock),
             .XPIPE_PIPE_CH3_RXSTATUS         (xpipe_pipe_ch3_rxstatus),
             .XPIPE_PIPE_CH3_RXSYNCHEADER     (xpipe_pipe_ch3_rxsyncheader),
             .XPIPE_PIPE_CH3_RXVALID          (xpipe_pipe_ch3_rxvalid),
             .XPIPE_PIPE_CH3_POWERDOWN        (xpipe_pipe_ch3_powerdown),
             .XPIPE_PIPE_CH3_RXPOLARITY       (xpipe_pipe_ch3_rxpolarity),
             .XPIPE_PIPE_CH3_RXTERMINATION    (xpipe_pipe_ch3_rxtermination),
             .XPIPE_PIPE_CH3_TXCHARISK        (xpipe_pipe_ch3_txcharisk),
             .XPIPE_PIPE_CH3_TXCOMPLIANCE     (xpipe_pipe_ch3_txcompliance),
             .XPIPE_PIPE_CH3_TXDATA           (xpipe_pipe_ch3_txdata),
             .XPIPE_PIPE_CH3_TXDATAVALID      (xpipe_pipe_ch3_txdatavalid),
             .XPIPE_PIPE_CH3_TXDEEMPH         (xpipe_pipe_ch3_txdeemph),
             .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK     (xpipe_pipe_ch3_txdetectrxloopback),
             .XPIPE_PIPE_CH3_TXELECIDLE       (xpipe_pipe_ch3_txelecidle),
             .XPIPE_PIPE_CH3_TXMAINCURSOR     (xpipe_pipe_ch3_txmaincursor),
             .XPIPE_PIPE_CH3_TXMARGIN         (xpipe_pipe_ch3_txmargin),
             .XPIPE_PIPE_CH3_TXPOSTCURSOR     (xpipe_pipe_ch3_txpostcursor),
             .XPIPE_PIPE_CH3_TXPRECURSOR      (xpipe_pipe_ch3_txprecursor),
             .XPIPE_PIPE_CH3_TXSTARTBLOCK     (xpipe_pipe_ch3_txstartblock),
             .XPIPE_PIPE_CH3_TXSWING          (xpipe_pipe_ch3_txswing),
             .XPIPE_PIPE_CH3_TXSYNCHEADER     (xpipe_pipe_ch3_txsyncheader),
             .XPIPE_PIPE_CH3_POWERDOWN_M      (q0q1_xpipe_pipe_ch3_powerdown_m),
             .XPIPE_PIPE_CH3_RXPOLARITY_M     (q0q1_xpipe_pipe_ch3_rxpolarity_m),
             .XPIPE_PIPE_CH3_RXTERMINATION_M  (q0q1_xpipe_pipe_ch3_rxtermination_m),
             .XPIPE_PIPE_CH3_TXCHARISK_M      (q0q1_xpipe_pipe_ch3_txcharisk_m),
             .XPIPE_PIPE_CH3_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch3_txcompliance_m),
             .XPIPE_PIPE_CH3_TXDATAVALID_M    (q0q1_xpipe_pipe_ch3_txdatavalid_m),
             .XPIPE_PIPE_CH3_TXDATA_M         (q0q1_xpipe_pipe_ch3_txdata_m),
             .XPIPE_PIPE_CH3_TXDEEMPH_M       (q0q1_xpipe_pipe_ch3_txdeemph_m),
             .XPIPE_PIPE_CH3_TXELECIDLE_M     (q0q1_xpipe_pipe_ch3_txelecidle_m),
             .XPIPE_PIPE_CH3_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch3_txmaincursor_m),
             .XPIPE_PIPE_CH3_TXMARGIN_M       (q0q1_xpipe_pipe_ch3_txmargin_m),
             .XPIPE_PIPE_CH3_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch3_txpostcursor_m),
             .XPIPE_PIPE_CH3_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch3_txprecursor_m),
             .XPIPE_PIPE_CH3_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch3_txstartblock_m),
             .XPIPE_PIPE_CH3_TXSWING_M        (q0q1_xpipe_pipe_ch3_txswing_m),
             .XPIPE_PIPE_CH3_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch3_txsyncheader_m),
             .XPIPE_PIPE_CH3_PHYSTATUS_M      (q0q1_xpipe_pipe_ch3_phystatus_m),             
             .XPIPE_PIPE_CH3_RXCHARISK_M      (q0q1_xpipe_pipe_ch3_rxcharisk_m),
             .XPIPE_PIPE_CH3_RXDATAVALID_M    (q0q1_xpipe_pipe_ch3_rxdatavalid_m),
             .XPIPE_PIPE_CH3_RXDATA_M         (q0q1_xpipe_pipe_ch3_rxdata_m),
             .XPIPE_PIPE_CH3_RXELECIDLE_M     (q0q1_xpipe_pipe_ch3_rxelecidle_m),             
             .XPIPE_PIPE_CH3_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch3_rxstartblock_m),
             .XPIPE_PIPE_CH3_RXSTATUS_M       (q0q1_xpipe_pipe_ch3_rxstatus_m),
             .XPIPE_PIPE_CH3_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch3_rxsyncheader_m),
             .XPIPE_PIPE_CH3_RXVALID_M        (q0q1_xpipe_pipe_ch3_rxvalid_m),
             .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch3_txdetectrxloopback_m),

             .XPIPE_PIPE_CH4_PHYSTATUS        (xpipe_pipe_ch4_phystatus),
             .XPIPE_PIPE_CH4_RXCHARISK        (xpipe_pipe_ch4_rxcharisk),
             .XPIPE_PIPE_CH4_RXDATA           (xpipe_pipe_ch4_rxdata), //ifcpmxpipechannel4xpiperxdata
             .XPIPE_PIPE_CH4_RXDATAVALID      (xpipe_pipe_ch4_rxdatavalid),
             .XPIPE_PIPE_CH4_RXELECIDLE       (xpipe_pipe_ch4_rxelecidle),
             .XPIPE_PIPE_CH4_RXSTARTBLOCK     (xpipe_pipe_ch4_rxstartblock),
             .XPIPE_PIPE_CH4_RXSTATUS         (xpipe_pipe_ch4_rxstatus),
             .XPIPE_PIPE_CH4_RXSYNCHEADER     (xpipe_pipe_ch4_rxsyncheader),
             .XPIPE_PIPE_CH4_RXVALID          (xpipe_pipe_ch4_rxvalid),
             .XPIPE_PIPE_CH4_POWERDOWN        (xpipe_pipe_ch4_powerdown),
             .XPIPE_PIPE_CH4_RXPOLARITY       (xpipe_pipe_ch4_rxpolarity),
             .XPIPE_PIPE_CH4_RXTERMINATION    (xpipe_pipe_ch4_rxtermination),
             .XPIPE_PIPE_CH4_TXCHARISK        (xpipe_pipe_ch4_txcharisk),
             .XPIPE_PIPE_CH4_TXCOMPLIANCE     (xpipe_pipe_ch4_txcompliance),
             .XPIPE_PIPE_CH4_TXDATA           (xpipe_pipe_ch4_txdata),
             .XPIPE_PIPE_CH4_TXDATAVALID      (xpipe_pipe_ch4_txdatavalid),
             .XPIPE_PIPE_CH4_TXDEEMPH         (xpipe_pipe_ch4_txdeemph),
             .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK     (xpipe_pipe_ch4_txdetectrxloopback),
             .XPIPE_PIPE_CH4_TXELECIDLE       (xpipe_pipe_ch4_txelecidle),
             .XPIPE_PIPE_CH4_TXMAINCURSOR     (xpipe_pipe_ch4_txmaincursor),
             .XPIPE_PIPE_CH4_TXMARGIN         (xpipe_pipe_ch4_txmargin),
             .XPIPE_PIPE_CH4_TXPOSTCURSOR     (xpipe_pipe_ch4_txpostcursor),
             .XPIPE_PIPE_CH4_TXPRECURSOR      (xpipe_pipe_ch4_txprecursor),
             .XPIPE_PIPE_CH4_TXSTARTBLOCK     (xpipe_pipe_ch4_txstartblock),
             .XPIPE_PIPE_CH4_TXSWING          (xpipe_pipe_ch4_txswing),
             .XPIPE_PIPE_CH4_TXSYNCHEADER     (xpipe_pipe_ch4_txsyncheader),
             .XPIPE_PIPE_CH4_POWERDOWN_M      (q0q1_xpipe_pipe_ch4_powerdown_m),
             .XPIPE_PIPE_CH4_RXPOLARITY_M     (q0q1_xpipe_pipe_ch4_rxpolarity_m),
             .XPIPE_PIPE_CH4_RXTERMINATION_M  (q0q1_xpipe_pipe_ch4_rxtermination_m),
             .XPIPE_PIPE_CH4_TXCHARISK_M      (q0q1_xpipe_pipe_ch4_txcharisk_m),
             .XPIPE_PIPE_CH4_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch4_txcompliance_m),
             .XPIPE_PIPE_CH4_TXDATAVALID_M    (q0q1_xpipe_pipe_ch4_txdatavalid_m),
             .XPIPE_PIPE_CH4_TXDATA_M         (q0q1_xpipe_pipe_ch4_txdata_m),
             .XPIPE_PIPE_CH4_TXDEEMPH_M       (q0q1_xpipe_pipe_ch4_txdeemph_m),
             .XPIPE_PIPE_CH4_TXELECIDLE_M     (q0q1_xpipe_pipe_ch4_txelecidle_m),
             .XPIPE_PIPE_CH4_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch4_txmaincursor_m),
             .XPIPE_PIPE_CH4_TXMARGIN_M       (q0q1_xpipe_pipe_ch4_txmargin_m),
             .XPIPE_PIPE_CH4_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch4_txpostcursor_m),
             .XPIPE_PIPE_CH4_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch4_txprecursor_m),
             .XPIPE_PIPE_CH4_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch4_txstartblock_m),
             .XPIPE_PIPE_CH4_TXSWING_M        (q0q1_xpipe_pipe_ch4_txswing_m),
             .XPIPE_PIPE_CH4_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch4_txsyncheader_m),
             .XPIPE_PIPE_CH4_PHYSTATUS_M      (q0q1_xpipe_pipe_ch4_phystatus_m),             
             .XPIPE_PIPE_CH4_RXCHARISK_M      (q0q1_xpipe_pipe_ch4_rxcharisk_m),
             .XPIPE_PIPE_CH4_RXDATAVALID_M    (q0q1_xpipe_pipe_ch4_rxdatavalid_m),
             .XPIPE_PIPE_CH4_RXDATA_M         (q0q1_xpipe_pipe_ch4_rxdata_m),
             .XPIPE_PIPE_CH4_RXELECIDLE_M     (q0q1_xpipe_pipe_ch4_rxelecidle_m),             
             .XPIPE_PIPE_CH4_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch4_rxstartblock_m),
             .XPIPE_PIPE_CH4_RXSTATUS_M       (q0q1_xpipe_pipe_ch4_rxstatus_m),
             .XPIPE_PIPE_CH4_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch4_rxsyncheader_m),
             .XPIPE_PIPE_CH4_RXVALID_M        (q0q1_xpipe_pipe_ch4_rxvalid_m),
             .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch4_txdetectrxloopback_m),

             .XPIPE_PIPE_CH5_PHYSTATUS        (xpipe_pipe_ch5_phystatus),
             .XPIPE_PIPE_CH5_RXCHARISK        (xpipe_pipe_ch5_rxcharisk),
             .XPIPE_PIPE_CH5_RXDATA           (xpipe_pipe_ch5_rxdata), //ifcpmxpipechannel5xpiperxdata
             .XPIPE_PIPE_CH5_RXDATAVALID      (xpipe_pipe_ch5_rxdatavalid),
             .XPIPE_PIPE_CH5_RXELECIDLE       (xpipe_pipe_ch5_rxelecidle),
             .XPIPE_PIPE_CH5_RXSTARTBLOCK     (xpipe_pipe_ch5_rxstartblock),
             .XPIPE_PIPE_CH5_RXSTATUS         (xpipe_pipe_ch5_rxstatus),
             .XPIPE_PIPE_CH5_RXSYNCHEADER     (xpipe_pipe_ch5_rxsyncheader),
             .XPIPE_PIPE_CH5_RXVALID          (xpipe_pipe_ch5_rxvalid),
             .XPIPE_PIPE_CH5_POWERDOWN        (xpipe_pipe_ch5_powerdown),
             .XPIPE_PIPE_CH5_RXPOLARITY       (xpipe_pipe_ch5_rxpolarity),
             .XPIPE_PIPE_CH5_RXTERMINATION    (xpipe_pipe_ch5_rxtermination),
             .XPIPE_PIPE_CH5_TXCHARISK        (xpipe_pipe_ch5_txcharisk),
             .XPIPE_PIPE_CH5_TXCOMPLIANCE     (xpipe_pipe_ch5_txcompliance),
             .XPIPE_PIPE_CH5_TXDATA           (xpipe_pipe_ch5_txdata),
             .XPIPE_PIPE_CH5_TXDATAVALID      (xpipe_pipe_ch5_txdatavalid),
             .XPIPE_PIPE_CH5_TXDEEMPH         (xpipe_pipe_ch5_txdeemph),
             .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK     (xpipe_pipe_ch5_txdetectrxloopback),
             .XPIPE_PIPE_CH5_TXELECIDLE       (xpipe_pipe_ch5_txelecidle),
             .XPIPE_PIPE_CH5_TXMAINCURSOR     (xpipe_pipe_ch5_txmaincursor),
             .XPIPE_PIPE_CH5_TXMARGIN         (xpipe_pipe_ch5_txmargin),
             .XPIPE_PIPE_CH5_TXPOSTCURSOR     (xpipe_pipe_ch5_txpostcursor),
             .XPIPE_PIPE_CH5_TXPRECURSOR      (xpipe_pipe_ch5_txprecursor),
             .XPIPE_PIPE_CH5_TXSTARTBLOCK     (xpipe_pipe_ch5_txstartblock),
             .XPIPE_PIPE_CH5_TXSWING          (xpipe_pipe_ch5_txswing),
             .XPIPE_PIPE_CH5_TXSYNCHEADER     (xpipe_pipe_ch5_txsyncheader),
             .XPIPE_PIPE_CH5_POWERDOWN_M      (q0q1_xpipe_pipe_ch5_powerdown_m),
             .XPIPE_PIPE_CH5_RXPOLARITY_M     (q0q1_xpipe_pipe_ch5_rxpolarity_m),
             .XPIPE_PIPE_CH5_RXTERMINATION_M  (q0q1_xpipe_pipe_ch5_rxtermination_m),
             .XPIPE_PIPE_CH5_TXCHARISK_M      (q0q1_xpipe_pipe_ch5_txcharisk_m),
             .XPIPE_PIPE_CH5_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch5_txcompliance_m),
             .XPIPE_PIPE_CH5_TXDATAVALID_M    (q0q1_xpipe_pipe_ch5_txdatavalid_m),
             .XPIPE_PIPE_CH5_TXDATA_M         (q0q1_xpipe_pipe_ch5_txdata_m),
             .XPIPE_PIPE_CH5_TXDEEMPH_M       (q0q1_xpipe_pipe_ch5_txdeemph_m),
             .XPIPE_PIPE_CH5_TXELECIDLE_M     (q0q1_xpipe_pipe_ch5_txelecidle_m),
             .XPIPE_PIPE_CH5_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch5_txmaincursor_m),
             .XPIPE_PIPE_CH5_TXMARGIN_M       (q0q1_xpipe_pipe_ch5_txmargin_m),
             .XPIPE_PIPE_CH5_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch5_txpostcursor_m),
             .XPIPE_PIPE_CH5_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch5_txprecursor_m),
             .XPIPE_PIPE_CH5_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch5_txstartblock_m),
             .XPIPE_PIPE_CH5_TXSWING_M        (q0q1_xpipe_pipe_ch5_txswing_m),
             .XPIPE_PIPE_CH5_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch5_txsyncheader_m),
             .XPIPE_PIPE_CH5_PHYSTATUS_M      (q0q1_xpipe_pipe_ch5_phystatus_m),             
             .XPIPE_PIPE_CH5_RXCHARISK_M      (q0q1_xpipe_pipe_ch5_rxcharisk_m),
             .XPIPE_PIPE_CH5_RXDATAVALID_M    (q0q1_xpipe_pipe_ch5_rxdatavalid_m),
             .XPIPE_PIPE_CH5_RXDATA_M         (q0q1_xpipe_pipe_ch5_rxdata_m),
             .XPIPE_PIPE_CH5_RXELECIDLE_M     (q0q1_xpipe_pipe_ch5_rxelecidle_m),             
             .XPIPE_PIPE_CH5_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch5_rxstartblock_m),
             .XPIPE_PIPE_CH5_RXSTATUS_M       (q0q1_xpipe_pipe_ch5_rxstatus_m),
             .XPIPE_PIPE_CH5_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch5_rxsyncheader_m),
             .XPIPE_PIPE_CH5_RXVALID_M        (q0q1_xpipe_pipe_ch5_rxvalid_m),
             .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch5_txdetectrxloopback_m),

             .XPIPE_PIPE_CH6_PHYSTATUS        (xpipe_pipe_ch6_phystatus),
             .XPIPE_PIPE_CH6_RXCHARISK        (xpipe_pipe_ch6_rxcharisk),
             .XPIPE_PIPE_CH6_RXDATA           (xpipe_pipe_ch6_rxdata), //ifcpmxpipechannel6xpiperxdata
             .XPIPE_PIPE_CH6_RXDATAVALID      (xpipe_pipe_ch6_rxdatavalid),
             .XPIPE_PIPE_CH6_RXELECIDLE       (xpipe_pipe_ch6_rxelecidle),
             .XPIPE_PIPE_CH6_RXSTARTBLOCK     (xpipe_pipe_ch6_rxstartblock),
             .XPIPE_PIPE_CH6_RXSTATUS         (xpipe_pipe_ch6_rxstatus),
             .XPIPE_PIPE_CH6_RXSYNCHEADER     (xpipe_pipe_ch6_rxsyncheader),
             .XPIPE_PIPE_CH6_RXVALID          (xpipe_pipe_ch6_rxvalid),
             .XPIPE_PIPE_CH6_POWERDOWN        (xpipe_pipe_ch6_powerdown),
             .XPIPE_PIPE_CH6_RXPOLARITY       (xpipe_pipe_ch6_rxpolarity),
             .XPIPE_PIPE_CH6_RXTERMINATION    (xpipe_pipe_ch6_rxtermination),
             .XPIPE_PIPE_CH6_TXCHARISK        (xpipe_pipe_ch6_txcharisk),
             .XPIPE_PIPE_CH6_TXCOMPLIANCE     (xpipe_pipe_ch6_txcompliance),
             .XPIPE_PIPE_CH6_TXDATA           (xpipe_pipe_ch6_txdata),
             .XPIPE_PIPE_CH6_TXDATAVALID      (xpipe_pipe_ch6_txdatavalid),
             .XPIPE_PIPE_CH6_TXDEEMPH         (xpipe_pipe_ch6_txdeemph),
             .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK     (xpipe_pipe_ch6_txdetectrxloopback),
             .XPIPE_PIPE_CH6_TXELECIDLE       (xpipe_pipe_ch6_txelecidle),
             .XPIPE_PIPE_CH6_TXMAINCURSOR     (xpipe_pipe_ch6_txmaincursor),
             .XPIPE_PIPE_CH6_TXMARGIN         (xpipe_pipe_ch6_txmargin),
             .XPIPE_PIPE_CH6_TXPOSTCURSOR     (xpipe_pipe_ch6_txpostcursor),
             .XPIPE_PIPE_CH6_TXPRECURSOR      (xpipe_pipe_ch6_txprecursor),
             .XPIPE_PIPE_CH6_TXSTARTBLOCK     (xpipe_pipe_ch6_txstartblock),
             .XPIPE_PIPE_CH6_TXSWING          (xpipe_pipe_ch6_txswing),
             .XPIPE_PIPE_CH6_TXSYNCHEADER     (xpipe_pipe_ch6_txsyncheader),
             .XPIPE_PIPE_CH6_POWERDOWN_M      (q0q1_xpipe_pipe_ch6_powerdown_m),
             .XPIPE_PIPE_CH6_RXPOLARITY_M     (q0q1_xpipe_pipe_ch6_rxpolarity_m),
             .XPIPE_PIPE_CH6_RXTERMINATION_M  (q0q1_xpipe_pipe_ch6_rxtermination_m),
             .XPIPE_PIPE_CH6_TXCHARISK_M      (q0q1_xpipe_pipe_ch6_txcharisk_m),
             .XPIPE_PIPE_CH6_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch6_txcompliance_m),
             .XPIPE_PIPE_CH6_TXDATAVALID_M    (q0q1_xpipe_pipe_ch6_txdatavalid_m),
             .XPIPE_PIPE_CH6_TXDATA_M         (q0q1_xpipe_pipe_ch6_txdata_m),
             .XPIPE_PIPE_CH6_TXDEEMPH_M       (q0q1_xpipe_pipe_ch6_txdeemph_m),
             .XPIPE_PIPE_CH6_TXELECIDLE_M     (q0q1_xpipe_pipe_ch6_txelecidle_m),
             .XPIPE_PIPE_CH6_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch6_txmaincursor_m),
             .XPIPE_PIPE_CH6_TXMARGIN_M       (q0q1_xpipe_pipe_ch6_txmargin_m),
             .XPIPE_PIPE_CH6_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch6_txpostcursor_m),
             .XPIPE_PIPE_CH6_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch6_txprecursor_m),
             .XPIPE_PIPE_CH6_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch6_txstartblock_m),
             .XPIPE_PIPE_CH6_TXSWING_M        (q0q1_xpipe_pipe_ch6_txswing_m),
             .XPIPE_PIPE_CH6_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch6_txsyncheader_m),
             .XPIPE_PIPE_CH6_PHYSTATUS_M      (q0q1_xpipe_pipe_ch6_phystatus_m),             
             .XPIPE_PIPE_CH6_RXCHARISK_M      (q0q1_xpipe_pipe_ch6_rxcharisk_m),
             .XPIPE_PIPE_CH6_RXDATAVALID_M    (q0q1_xpipe_pipe_ch6_rxdatavalid_m),
             .XPIPE_PIPE_CH6_RXDATA_M         (q0q1_xpipe_pipe_ch6_rxdata_m),
             .XPIPE_PIPE_CH6_RXELECIDLE_M     (q0q1_xpipe_pipe_ch6_rxelecidle_m),             
             .XPIPE_PIPE_CH6_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch6_rxstartblock_m),
             .XPIPE_PIPE_CH6_RXSTATUS_M       (q0q1_xpipe_pipe_ch6_rxstatus_m),
             .XPIPE_PIPE_CH6_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch6_rxsyncheader_m),
             .XPIPE_PIPE_CH6_RXVALID_M        (q0q1_xpipe_pipe_ch6_rxvalid_m),
             .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch6_txdetectrxloopback_m),

             .XPIPE_PIPE_CH7_PHYSTATUS        (xpipe_pipe_ch7_phystatus),
             .XPIPE_PIPE_CH7_RXCHARISK        (xpipe_pipe_ch7_rxcharisk),
             .XPIPE_PIPE_CH7_RXDATA           (xpipe_pipe_ch7_rxdata), //ifcpmxpipechannel7xpiperxdata
             .XPIPE_PIPE_CH7_RXDATAVALID      (xpipe_pipe_ch7_rxdatavalid),
             .XPIPE_PIPE_CH7_RXELECIDLE       (xpipe_pipe_ch7_rxelecidle),
             .XPIPE_PIPE_CH7_RXSTARTBLOCK     (xpipe_pipe_ch7_rxstartblock),
             .XPIPE_PIPE_CH7_RXSTATUS         (xpipe_pipe_ch7_rxstatus),
             .XPIPE_PIPE_CH7_RXSYNCHEADER     (xpipe_pipe_ch7_rxsyncheader),
             .XPIPE_PIPE_CH7_RXVALID          (xpipe_pipe_ch7_rxvalid),
             .XPIPE_PIPE_CH7_POWERDOWN        (xpipe_pipe_ch7_powerdown),
             .XPIPE_PIPE_CH7_RXPOLARITY       (xpipe_pipe_ch7_rxpolarity),
             .XPIPE_PIPE_CH7_RXTERMINATION    (xpipe_pipe_ch7_rxtermination),
             .XPIPE_PIPE_CH7_TXCHARISK        (xpipe_pipe_ch7_txcharisk),
             .XPIPE_PIPE_CH7_TXCOMPLIANCE     (xpipe_pipe_ch7_txcompliance),
             .XPIPE_PIPE_CH7_TXDATA           (xpipe_pipe_ch7_txdata),
             .XPIPE_PIPE_CH7_TXDATAVALID      (xpipe_pipe_ch7_txdatavalid),
             .XPIPE_PIPE_CH7_TXDEEMPH         (xpipe_pipe_ch7_txdeemph),
             .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK     (xpipe_pipe_ch7_txdetectrxloopback),
             .XPIPE_PIPE_CH7_TXELECIDLE       (xpipe_pipe_ch7_txelecidle),
             .XPIPE_PIPE_CH7_TXMAINCURSOR     (xpipe_pipe_ch7_txmaincursor),
             .XPIPE_PIPE_CH7_TXMARGIN         (xpipe_pipe_ch7_txmargin),
             .XPIPE_PIPE_CH7_TXPOSTCURSOR     (xpipe_pipe_ch7_txpostcursor),
             .XPIPE_PIPE_CH7_TXPRECURSOR      (xpipe_pipe_ch7_txprecursor),
             .XPIPE_PIPE_CH7_TXSTARTBLOCK     (xpipe_pipe_ch7_txstartblock),
             .XPIPE_PIPE_CH7_TXSWING          (xpipe_pipe_ch7_txswing),
             .XPIPE_PIPE_CH7_TXSYNCHEADER     (xpipe_pipe_ch7_txsyncheader),
             .XPIPE_PIPE_CH7_POWERDOWN_M      (q0q1_xpipe_pipe_ch7_powerdown_m),
             .XPIPE_PIPE_CH7_RXPOLARITY_M     (q0q1_xpipe_pipe_ch7_rxpolarity_m),
             .XPIPE_PIPE_CH7_RXTERMINATION_M  (q0q1_xpipe_pipe_ch7_rxtermination_m),
             .XPIPE_PIPE_CH7_TXCHARISK_M      (q0q1_xpipe_pipe_ch7_txcharisk_m),
             .XPIPE_PIPE_CH7_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch7_txcompliance_m),
             .XPIPE_PIPE_CH7_TXDATAVALID_M    (q0q1_xpipe_pipe_ch7_txdatavalid_m),
             .XPIPE_PIPE_CH7_TXDATA_M         (q0q1_xpipe_pipe_ch7_txdata_m),
             .XPIPE_PIPE_CH7_TXDEEMPH_M       (q0q1_xpipe_pipe_ch7_txdeemph_m),
             .XPIPE_PIPE_CH7_TXELECIDLE_M     (q0q1_xpipe_pipe_ch7_txelecidle_m),
             .XPIPE_PIPE_CH7_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch7_txmaincursor_m),
             .XPIPE_PIPE_CH7_TXMARGIN_M       (q0q1_xpipe_pipe_ch7_txmargin_m),
             .XPIPE_PIPE_CH7_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch7_txpostcursor_m),
             .XPIPE_PIPE_CH7_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch7_txprecursor_m),
             .XPIPE_PIPE_CH7_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch7_txstartblock_m),
             .XPIPE_PIPE_CH7_TXSWING_M        (q0q1_xpipe_pipe_ch7_txswing_m),
             .XPIPE_PIPE_CH7_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch7_txsyncheader_m),
             .XPIPE_PIPE_CH7_PHYSTATUS_M      (q0q1_xpipe_pipe_ch7_phystatus_m),             
             .XPIPE_PIPE_CH7_RXCHARISK_M      (q0q1_xpipe_pipe_ch7_rxcharisk_m),
             .XPIPE_PIPE_CH7_RXDATAVALID_M    (q0q1_xpipe_pipe_ch7_rxdatavalid_m),
             .XPIPE_PIPE_CH7_RXDATA_M         (q0q1_xpipe_pipe_ch7_rxdata_m),
             .XPIPE_PIPE_CH7_RXELECIDLE_M     (q0q1_xpipe_pipe_ch7_rxelecidle_m),             
             .XPIPE_PIPE_CH7_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch7_rxstartblock_m),
             .XPIPE_PIPE_CH7_RXSTATUS_M       (q0q1_xpipe_pipe_ch7_rxstatus_m),
             .XPIPE_PIPE_CH7_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch7_rxsyncheader_m),
             .XPIPE_PIPE_CH7_RXVALID_M        (q0q1_xpipe_pipe_ch7_rxvalid_m),
             .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch7_txdetectrxloopback_m),

             .XPIPE_PIPE_CH8_PHYSTATUS        (xpipe_pipe_ch8_phystatus),
             .XPIPE_PIPE_CH8_RXCHARISK        (xpipe_pipe_ch8_rxcharisk),
             .XPIPE_PIPE_CH8_RXDATA           (xpipe_pipe_ch8_rxdata), //ifcpmxpipechannel8xpiperxdata
             .XPIPE_PIPE_CH8_RXDATAVALID      (xpipe_pipe_ch8_rxdatavalid),
             .XPIPE_PIPE_CH8_RXELECIDLE       (xpipe_pipe_ch8_rxelecidle),
             .XPIPE_PIPE_CH8_RXSTARTBLOCK     (xpipe_pipe_ch8_rxstartblock),
             .XPIPE_PIPE_CH8_RXSTATUS         (xpipe_pipe_ch8_rxstatus),
             .XPIPE_PIPE_CH8_RXSYNCHEADER     (xpipe_pipe_ch8_rxsyncheader),
             .XPIPE_PIPE_CH8_RXVALID          (xpipe_pipe_ch8_rxvalid),
             .XPIPE_PIPE_CH8_POWERDOWN        (xpipe_pipe_ch8_powerdown),
             .XPIPE_PIPE_CH8_RXPOLARITY       (xpipe_pipe_ch8_rxpolarity),
             .XPIPE_PIPE_CH8_RXTERMINATION    (xpipe_pipe_ch8_rxtermination),
             .XPIPE_PIPE_CH8_TXCHARISK        (xpipe_pipe_ch8_txcharisk),
             .XPIPE_PIPE_CH8_TXCOMPLIANCE     (xpipe_pipe_ch8_txcompliance),
             .XPIPE_PIPE_CH8_TXDATA           (xpipe_pipe_ch8_txdata),
             .XPIPE_PIPE_CH8_TXDATAVALID      (xpipe_pipe_ch8_txdatavalid),
             .XPIPE_PIPE_CH8_TXDEEMPH         (xpipe_pipe_ch8_txdeemph),
             .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK     (xpipe_pipe_ch8_txdetectrxloopback),
             .XPIPE_PIPE_CH8_TXELECIDLE       (xpipe_pipe_ch8_txelecidle),
             .XPIPE_PIPE_CH8_TXMAINCURSOR     (xpipe_pipe_ch8_txmaincursor),
             .XPIPE_PIPE_CH8_TXMARGIN         (xpipe_pipe_ch8_txmargin),
             .XPIPE_PIPE_CH8_TXPOSTCURSOR     (xpipe_pipe_ch8_txpostcursor),
             .XPIPE_PIPE_CH8_TXPRECURSOR      (xpipe_pipe_ch8_txprecursor),
             .XPIPE_PIPE_CH8_TXSTARTBLOCK     (xpipe_pipe_ch8_txstartblock),
             .XPIPE_PIPE_CH8_TXSWING          (xpipe_pipe_ch8_txswing),
             .XPIPE_PIPE_CH8_TXSYNCHEADER     (xpipe_pipe_ch8_txsyncheader),
             .XPIPE_PIPE_CH8_POWERDOWN_M      (q0q1_xpipe_pipe_ch8_powerdown_m),
             .XPIPE_PIPE_CH8_RXPOLARITY_M     (q0q1_xpipe_pipe_ch8_rxpolarity_m),
             .XPIPE_PIPE_CH8_RXTERMINATION_M  (q0q1_xpipe_pipe_ch8_rxtermination_m),
             .XPIPE_PIPE_CH8_TXCHARISK_M      (q0q1_xpipe_pipe_ch8_txcharisk_m),
             .XPIPE_PIPE_CH8_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch8_txcompliance_m),
             .XPIPE_PIPE_CH8_TXDATAVALID_M    (q0q1_xpipe_pipe_ch8_txdatavalid_m),
             .XPIPE_PIPE_CH8_TXDATA_M         (q0q1_xpipe_pipe_ch8_txdata_m),
             .XPIPE_PIPE_CH8_TXDEEMPH_M       (q0q1_xpipe_pipe_ch8_txdeemph_m),
             .XPIPE_PIPE_CH8_TXELECIDLE_M     (q0q1_xpipe_pipe_ch8_txelecidle_m),
             .XPIPE_PIPE_CH8_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch8_txmaincursor_m),
             .XPIPE_PIPE_CH8_TXMARGIN_M       (q0q1_xpipe_pipe_ch8_txmargin_m),
             .XPIPE_PIPE_CH8_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch8_txpostcursor_m),
             .XPIPE_PIPE_CH8_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch8_txprecursor_m),
             .XPIPE_PIPE_CH8_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch8_txstartblock_m),
             .XPIPE_PIPE_CH8_TXSWING_M        (q0q1_xpipe_pipe_ch8_txswing_m),
             .XPIPE_PIPE_CH8_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch8_txsyncheader_m),
             .XPIPE_PIPE_CH8_PHYSTATUS_M      (q0q1_xpipe_pipe_ch8_phystatus_m),             
             .XPIPE_PIPE_CH8_RXCHARISK_M      (q0q1_xpipe_pipe_ch8_rxcharisk_m),
             .XPIPE_PIPE_CH8_RXDATAVALID_M    (q0q1_xpipe_pipe_ch8_rxdatavalid_m),
             .XPIPE_PIPE_CH8_RXDATA_M         (q0q1_xpipe_pipe_ch8_rxdata_m),
             .XPIPE_PIPE_CH8_RXELECIDLE_M     (q0q1_xpipe_pipe_ch8_rxelecidle_m),             
             .XPIPE_PIPE_CH8_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch8_rxstartblock_m),
             .XPIPE_PIPE_CH8_RXSTATUS_M       (q0q1_xpipe_pipe_ch8_rxstatus_m),
             .XPIPE_PIPE_CH8_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch8_rxsyncheader_m),
             .XPIPE_PIPE_CH8_RXVALID_M        (q0q1_xpipe_pipe_ch8_rxvalid_m),
             .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch8_txdetectrxloopback_m),

             .XPIPE_PIPE_CH9_PHYSTATUS        (xpipe_pipe_ch9_phystatus),
             .XPIPE_PIPE_CH9_RXCHARISK        (xpipe_pipe_ch9_rxcharisk),
             .XPIPE_PIPE_CH9_RXDATA           (xpipe_pipe_ch9_rxdata), //ifcpmxpipechannel9xpiperxdata
             .XPIPE_PIPE_CH9_RXDATAVALID      (xpipe_pipe_ch9_rxdatavalid),
             .XPIPE_PIPE_CH9_RXELECIDLE       (xpipe_pipe_ch9_rxelecidle),
             .XPIPE_PIPE_CH9_RXSTARTBLOCK     (xpipe_pipe_ch9_rxstartblock),
             .XPIPE_PIPE_CH9_RXSTATUS         (xpipe_pipe_ch9_rxstatus),
             .XPIPE_PIPE_CH9_RXSYNCHEADER     (xpipe_pipe_ch9_rxsyncheader),
             .XPIPE_PIPE_CH9_RXVALID          (xpipe_pipe_ch9_rxvalid),
             .XPIPE_PIPE_CH9_POWERDOWN        (xpipe_pipe_ch9_powerdown),
             .XPIPE_PIPE_CH9_RXPOLARITY       (xpipe_pipe_ch9_rxpolarity),
             .XPIPE_PIPE_CH9_RXTERMINATION    (xpipe_pipe_ch9_rxtermination),
             .XPIPE_PIPE_CH9_TXCHARISK        (xpipe_pipe_ch9_txcharisk),
             .XPIPE_PIPE_CH9_TXCOMPLIANCE     (xpipe_pipe_ch9_txcompliance),
             .XPIPE_PIPE_CH9_TXDATA           (xpipe_pipe_ch9_txdata),
             .XPIPE_PIPE_CH9_TXDATAVALID      (xpipe_pipe_ch9_txdatavalid),
             .XPIPE_PIPE_CH9_TXDEEMPH         (xpipe_pipe_ch9_txdeemph),
             .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK     (xpipe_pipe_ch9_txdetectrxloopback),
             .XPIPE_PIPE_CH9_TXELECIDLE       (xpipe_pipe_ch9_txelecidle),
             .XPIPE_PIPE_CH9_TXMAINCURSOR     (xpipe_pipe_ch9_txmaincursor),
             .XPIPE_PIPE_CH9_TXMARGIN         (xpipe_pipe_ch9_txmargin),
             .XPIPE_PIPE_CH9_TXPOSTCURSOR     (xpipe_pipe_ch9_txpostcursor),
             .XPIPE_PIPE_CH9_TXPRECURSOR      (xpipe_pipe_ch9_txprecursor),
             .XPIPE_PIPE_CH9_TXSTARTBLOCK     (xpipe_pipe_ch9_txstartblock),
             .XPIPE_PIPE_CH9_TXSWING          (xpipe_pipe_ch9_txswing),
             .XPIPE_PIPE_CH9_TXSYNCHEADER     (xpipe_pipe_ch9_txsyncheader),
             .XPIPE_PIPE_CH9_POWERDOWN_M      (q0q1_xpipe_pipe_ch9_powerdown_m),
             .XPIPE_PIPE_CH9_RXPOLARITY_M     (q0q1_xpipe_pipe_ch9_rxpolarity_m),
             .XPIPE_PIPE_CH9_RXTERMINATION_M  (q0q1_xpipe_pipe_ch9_rxtermination_m),
             .XPIPE_PIPE_CH9_TXCHARISK_M      (q0q1_xpipe_pipe_ch9_txcharisk_m),
             .XPIPE_PIPE_CH9_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch9_txcompliance_m),
             .XPIPE_PIPE_CH9_TXDATAVALID_M    (q0q1_xpipe_pipe_ch9_txdatavalid_m),
             .XPIPE_PIPE_CH9_TXDATA_M         (q0q1_xpipe_pipe_ch9_txdata_m),
             .XPIPE_PIPE_CH9_TXDEEMPH_M       (q0q1_xpipe_pipe_ch9_txdeemph_m),
             .XPIPE_PIPE_CH9_TXELECIDLE_M     (q0q1_xpipe_pipe_ch9_txelecidle_m),
             .XPIPE_PIPE_CH9_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch9_txmaincursor_m),
             .XPIPE_PIPE_CH9_TXMARGIN_M       (q0q1_xpipe_pipe_ch9_txmargin_m),
             .XPIPE_PIPE_CH9_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch9_txpostcursor_m),
             .XPIPE_PIPE_CH9_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch9_txprecursor_m),
             .XPIPE_PIPE_CH9_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch9_txstartblock_m),
             .XPIPE_PIPE_CH9_TXSWING_M        (q0q1_xpipe_pipe_ch9_txswing_m),
             .XPIPE_PIPE_CH9_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch9_txsyncheader_m),
             .XPIPE_PIPE_CH9_PHYSTATUS_M      (q0q1_xpipe_pipe_ch9_phystatus_m),             
             .XPIPE_PIPE_CH9_RXCHARISK_M      (q0q1_xpipe_pipe_ch9_rxcharisk_m),
             .XPIPE_PIPE_CH9_RXDATAVALID_M    (q0q1_xpipe_pipe_ch9_rxdatavalid_m),
             .XPIPE_PIPE_CH9_RXDATA_M         (q0q1_xpipe_pipe_ch9_rxdata_m),
             .XPIPE_PIPE_CH9_RXELECIDLE_M     (q0q1_xpipe_pipe_ch9_rxelecidle_m),             
             .XPIPE_PIPE_CH9_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch9_rxstartblock_m),
             .XPIPE_PIPE_CH9_RXSTATUS_M       (q0q1_xpipe_pipe_ch9_rxstatus_m),
             .XPIPE_PIPE_CH9_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch9_rxsyncheader_m),
             .XPIPE_PIPE_CH9_RXVALID_M        (q0q1_xpipe_pipe_ch9_rxvalid_m),
             .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch9_txdetectrxloopback_m),

             .XPIPE_PIPE_CH10_PHYSTATUS        (xpipe_pipe_ch10_phystatus),
             .XPIPE_PIPE_CH10_RXCHARISK        (xpipe_pipe_ch10_rxcharisk),
             .XPIPE_PIPE_CH10_RXDATA           (xpipe_pipe_ch10_rxdata), //ifcpmxpipechannel10xpiperxdata
             .XPIPE_PIPE_CH10_RXDATAVALID      (xpipe_pipe_ch10_rxdatavalid),
             .XPIPE_PIPE_CH10_RXELECIDLE       (xpipe_pipe_ch10_rxelecidle),
             .XPIPE_PIPE_CH10_RXSTARTBLOCK     (xpipe_pipe_ch10_rxstartblock),
             .XPIPE_PIPE_CH10_RXSTATUS         (xpipe_pipe_ch10_rxstatus),
             .XPIPE_PIPE_CH10_RXSYNCHEADER     (xpipe_pipe_ch10_rxsyncheader),
             .XPIPE_PIPE_CH10_RXVALID          (xpipe_pipe_ch10_rxvalid),
             .XPIPE_PIPE_CH10_POWERDOWN        (xpipe_pipe_ch10_powerdown),
             .XPIPE_PIPE_CH10_RXPOLARITY       (xpipe_pipe_ch10_rxpolarity),
             .XPIPE_PIPE_CH10_RXTERMINATION    (xpipe_pipe_ch10_rxtermination),
             .XPIPE_PIPE_CH10_TXCHARISK        (xpipe_pipe_ch10_txcharisk),
             .XPIPE_PIPE_CH10_TXCOMPLIANCE     (xpipe_pipe_ch10_txcompliance),
             .XPIPE_PIPE_CH10_TXDATA           (xpipe_pipe_ch10_txdata),
             .XPIPE_PIPE_CH10_TXDATAVALID      (xpipe_pipe_ch10_txdatavalid),
             .XPIPE_PIPE_CH10_TXDEEMPH         (xpipe_pipe_ch10_txdeemph),
             .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK     (xpipe_pipe_ch10_txdetectrxloopback),
             .XPIPE_PIPE_CH10_TXELECIDLE       (xpipe_pipe_ch10_txelecidle),
             .XPIPE_PIPE_CH10_TXMAINCURSOR     (xpipe_pipe_ch10_txmaincursor),
             .XPIPE_PIPE_CH10_TXMARGIN         (xpipe_pipe_ch10_txmargin),
             .XPIPE_PIPE_CH10_TXPOSTCURSOR     (xpipe_pipe_ch10_txpostcursor),
             .XPIPE_PIPE_CH10_TXPRECURSOR      (xpipe_pipe_ch10_txprecursor),
             .XPIPE_PIPE_CH10_TXSTARTBLOCK     (xpipe_pipe_ch10_txstartblock),
             .XPIPE_PIPE_CH10_TXSWING          (xpipe_pipe_ch10_txswing),
             .XPIPE_PIPE_CH10_TXSYNCHEADER     (xpipe_pipe_ch10_txsyncheader),
             .XPIPE_PIPE_CH10_POWERDOWN_M      (q0q1_xpipe_pipe_ch10_powerdown_m),
             .XPIPE_PIPE_CH10_RXPOLARITY_M     (q0q1_xpipe_pipe_ch10_rxpolarity_m),
             .XPIPE_PIPE_CH10_RXTERMINATION_M  (q0q1_xpipe_pipe_ch10_rxtermination_m),
             .XPIPE_PIPE_CH10_TXCHARISK_M      (q0q1_xpipe_pipe_ch10_txcharisk_m),
             .XPIPE_PIPE_CH10_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch10_txcompliance_m),
             .XPIPE_PIPE_CH10_TXDATAVALID_M    (q0q1_xpipe_pipe_ch10_txdatavalid_m),
             .XPIPE_PIPE_CH10_TXDATA_M         (q0q1_xpipe_pipe_ch10_txdata_m),
             .XPIPE_PIPE_CH10_TXDEEMPH_M       (q0q1_xpipe_pipe_ch10_txdeemph_m),
             .XPIPE_PIPE_CH10_TXELECIDLE_M     (q0q1_xpipe_pipe_ch10_txelecidle_m),
             .XPIPE_PIPE_CH10_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch10_txmaincursor_m),
             .XPIPE_PIPE_CH10_TXMARGIN_M       (q0q1_xpipe_pipe_ch10_txmargin_m),
             .XPIPE_PIPE_CH10_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch10_txpostcursor_m),
             .XPIPE_PIPE_CH10_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch10_txprecursor_m),
             .XPIPE_PIPE_CH10_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch10_txstartblock_m),
             .XPIPE_PIPE_CH10_TXSWING_M        (q0q1_xpipe_pipe_ch10_txswing_m),
             .XPIPE_PIPE_CH10_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch10_txsyncheader_m),
             .XPIPE_PIPE_CH10_PHYSTATUS_M      (q0q1_xpipe_pipe_ch10_phystatus_m),             
             .XPIPE_PIPE_CH10_RXCHARISK_M      (q0q1_xpipe_pipe_ch10_rxcharisk_m),
             .XPIPE_PIPE_CH10_RXDATAVALID_M    (q0q1_xpipe_pipe_ch10_rxdatavalid_m),
             .XPIPE_PIPE_CH10_RXDATA_M         (q0q1_xpipe_pipe_ch10_rxdata_m),
             .XPIPE_PIPE_CH10_RXELECIDLE_M     (q0q1_xpipe_pipe_ch10_rxelecidle_m),             
             .XPIPE_PIPE_CH10_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch10_rxstartblock_m),
             .XPIPE_PIPE_CH10_RXSTATUS_M       (q0q1_xpipe_pipe_ch10_rxstatus_m),
             .XPIPE_PIPE_CH10_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch10_rxsyncheader_m),
             .XPIPE_PIPE_CH10_RXVALID_M        (q0q1_xpipe_pipe_ch10_rxvalid_m),
             .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch10_txdetectrxloopback_m),

             .XPIPE_PIPE_CH11_PHYSTATUS        (xpipe_pipe_ch11_phystatus),
             .XPIPE_PIPE_CH11_RXCHARISK        (xpipe_pipe_ch11_rxcharisk),
             .XPIPE_PIPE_CH11_RXDATA           (xpipe_pipe_ch11_rxdata), //ifcpmxpipechannel11xpiperxdata
             .XPIPE_PIPE_CH11_RXDATAVALID      (xpipe_pipe_ch11_rxdatavalid),
             .XPIPE_PIPE_CH11_RXELECIDLE       (xpipe_pipe_ch11_rxelecidle),
             .XPIPE_PIPE_CH11_RXSTARTBLOCK     (xpipe_pipe_ch11_rxstartblock),
             .XPIPE_PIPE_CH11_RXSTATUS         (xpipe_pipe_ch11_rxstatus),
             .XPIPE_PIPE_CH11_RXSYNCHEADER     (xpipe_pipe_ch11_rxsyncheader),
             .XPIPE_PIPE_CH11_RXVALID          (xpipe_pipe_ch11_rxvalid),
             .XPIPE_PIPE_CH11_POWERDOWN        (xpipe_pipe_ch11_powerdown),
             .XPIPE_PIPE_CH11_RXPOLARITY       (xpipe_pipe_ch11_rxpolarity),
             .XPIPE_PIPE_CH11_RXTERMINATION    (xpipe_pipe_ch11_rxtermination),
             .XPIPE_PIPE_CH11_TXCHARISK        (xpipe_pipe_ch11_txcharisk),
             .XPIPE_PIPE_CH11_TXCOMPLIANCE     (xpipe_pipe_ch11_txcompliance),
             .XPIPE_PIPE_CH11_TXDATA           (xpipe_pipe_ch11_txdata),
             .XPIPE_PIPE_CH11_TXDATAVALID      (xpipe_pipe_ch11_txdatavalid),
             .XPIPE_PIPE_CH11_TXDEEMPH         (xpipe_pipe_ch11_txdeemph),
             .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK     (xpipe_pipe_ch11_txdetectrxloopback),
             .XPIPE_PIPE_CH11_TXELECIDLE       (xpipe_pipe_ch11_txelecidle),
             .XPIPE_PIPE_CH11_TXMAINCURSOR     (xpipe_pipe_ch11_txmaincursor),
             .XPIPE_PIPE_CH11_TXMARGIN         (xpipe_pipe_ch11_txmargin),
             .XPIPE_PIPE_CH11_TXPOSTCURSOR     (xpipe_pipe_ch11_txpostcursor),
             .XPIPE_PIPE_CH11_TXPRECURSOR      (xpipe_pipe_ch11_txprecursor),
             .XPIPE_PIPE_CH11_TXSTARTBLOCK     (xpipe_pipe_ch11_txstartblock),
             .XPIPE_PIPE_CH11_TXSWING          (xpipe_pipe_ch11_txswing),
             .XPIPE_PIPE_CH11_TXSYNCHEADER     (xpipe_pipe_ch11_txsyncheader),
             .XPIPE_PIPE_CH11_POWERDOWN_M      (q0q1_xpipe_pipe_ch11_powerdown_m),
             .XPIPE_PIPE_CH11_RXPOLARITY_M     (q0q1_xpipe_pipe_ch11_rxpolarity_m),
             .XPIPE_PIPE_CH11_RXTERMINATION_M  (q0q1_xpipe_pipe_ch11_rxtermination_m),
             .XPIPE_PIPE_CH11_TXCHARISK_M      (q0q1_xpipe_pipe_ch11_txcharisk_m),
             .XPIPE_PIPE_CH11_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch11_txcompliance_m),
             .XPIPE_PIPE_CH11_TXDATAVALID_M    (q0q1_xpipe_pipe_ch11_txdatavalid_m),
             .XPIPE_PIPE_CH11_TXDATA_M         (q0q1_xpipe_pipe_ch11_txdata_m),
             .XPIPE_PIPE_CH11_TXDEEMPH_M       (q0q1_xpipe_pipe_ch11_txdeemph_m),
             .XPIPE_PIPE_CH11_TXELECIDLE_M     (q0q1_xpipe_pipe_ch11_txelecidle_m),
             .XPIPE_PIPE_CH11_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch11_txmaincursor_m),
             .XPIPE_PIPE_CH11_TXMARGIN_M       (q0q1_xpipe_pipe_ch11_txmargin_m),
             .XPIPE_PIPE_CH11_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch11_txpostcursor_m),
             .XPIPE_PIPE_CH11_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch11_txprecursor_m),
             .XPIPE_PIPE_CH11_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch11_txstartblock_m),
             .XPIPE_PIPE_CH11_TXSWING_M        (q0q1_xpipe_pipe_ch11_txswing_m),
             .XPIPE_PIPE_CH11_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch11_txsyncheader_m),
             .XPIPE_PIPE_CH11_PHYSTATUS_M      (q0q1_xpipe_pipe_ch11_phystatus_m),             
             .XPIPE_PIPE_CH11_RXCHARISK_M      (q0q1_xpipe_pipe_ch11_rxcharisk_m),
             .XPIPE_PIPE_CH11_RXDATAVALID_M    (q0q1_xpipe_pipe_ch11_rxdatavalid_m),
             .XPIPE_PIPE_CH11_RXDATA_M         (q0q1_xpipe_pipe_ch11_rxdata_m),
             .XPIPE_PIPE_CH11_RXELECIDLE_M     (q0q1_xpipe_pipe_ch11_rxelecidle_m),             
             .XPIPE_PIPE_CH11_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch11_rxstartblock_m),
             .XPIPE_PIPE_CH11_RXSTATUS_M       (q0q1_xpipe_pipe_ch11_rxstatus_m),
             .XPIPE_PIPE_CH11_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch11_rxsyncheader_m),
             .XPIPE_PIPE_CH11_RXVALID_M        (q0q1_xpipe_pipe_ch11_rxvalid_m),
             .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch11_txdetectrxloopback_m),

             .XPIPE_PIPE_CH12_PHYSTATUS        (xpipe_pipe_ch12_phystatus),
             .XPIPE_PIPE_CH12_RXCHARISK        (xpipe_pipe_ch12_rxcharisk),
             .XPIPE_PIPE_CH12_RXDATA           (xpipe_pipe_ch12_rxdata), //ifcpmxpipechannel12xpiperxdata
             .XPIPE_PIPE_CH12_RXDATAVALID      (xpipe_pipe_ch12_rxdatavalid),
             .XPIPE_PIPE_CH12_RXELECIDLE       (xpipe_pipe_ch12_rxelecidle),
             .XPIPE_PIPE_CH12_RXSTARTBLOCK     (xpipe_pipe_ch12_rxstartblock),
             .XPIPE_PIPE_CH12_RXSTATUS         (xpipe_pipe_ch12_rxstatus),
             .XPIPE_PIPE_CH12_RXSYNCHEADER     (xpipe_pipe_ch12_rxsyncheader),
             .XPIPE_PIPE_CH12_RXVALID          (xpipe_pipe_ch12_rxvalid),
             .XPIPE_PIPE_CH12_POWERDOWN        (xpipe_pipe_ch12_powerdown),
             .XPIPE_PIPE_CH12_RXPOLARITY       (xpipe_pipe_ch12_rxpolarity),
             .XPIPE_PIPE_CH12_RXTERMINATION    (xpipe_pipe_ch12_rxtermination),
             .XPIPE_PIPE_CH12_TXCHARISK        (xpipe_pipe_ch12_txcharisk),
             .XPIPE_PIPE_CH12_TXCOMPLIANCE     (xpipe_pipe_ch12_txcompliance),
             .XPIPE_PIPE_CH12_TXDATA           (xpipe_pipe_ch12_txdata),
             .XPIPE_PIPE_CH12_TXDATAVALID      (xpipe_pipe_ch12_txdatavalid),
             .XPIPE_PIPE_CH12_TXDEEMPH         (xpipe_pipe_ch12_txdeemph),
             .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK     (xpipe_pipe_ch12_txdetectrxloopback),
             .XPIPE_PIPE_CH12_TXELECIDLE       (xpipe_pipe_ch12_txelecidle),
             .XPIPE_PIPE_CH12_TXMAINCURSOR     (xpipe_pipe_ch12_txmaincursor),
             .XPIPE_PIPE_CH12_TXMARGIN         (xpipe_pipe_ch12_txmargin),
             .XPIPE_PIPE_CH12_TXPOSTCURSOR     (xpipe_pipe_ch12_txpostcursor),
             .XPIPE_PIPE_CH12_TXPRECURSOR      (xpipe_pipe_ch12_txprecursor),
             .XPIPE_PIPE_CH12_TXSTARTBLOCK     (xpipe_pipe_ch12_txstartblock),
             .XPIPE_PIPE_CH12_TXSWING          (xpipe_pipe_ch12_txswing),
             .XPIPE_PIPE_CH12_TXSYNCHEADER     (xpipe_pipe_ch12_txsyncheader),
             .XPIPE_PIPE_CH12_POWERDOWN_M      (q0q1_xpipe_pipe_ch12_powerdown_m),
             .XPIPE_PIPE_CH12_RXPOLARITY_M     (q0q1_xpipe_pipe_ch12_rxpolarity_m),
             .XPIPE_PIPE_CH12_RXTERMINATION_M  (q0q1_xpipe_pipe_ch12_rxtermination_m),
             .XPIPE_PIPE_CH12_TXCHARISK_M      (q0q1_xpipe_pipe_ch12_txcharisk_m),
             .XPIPE_PIPE_CH12_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch12_txcompliance_m),
             .XPIPE_PIPE_CH12_TXDATAVALID_M    (q0q1_xpipe_pipe_ch12_txdatavalid_m),
             .XPIPE_PIPE_CH12_TXDATA_M         (q0q1_xpipe_pipe_ch12_txdata_m),
             .XPIPE_PIPE_CH12_TXDEEMPH_M       (q0q1_xpipe_pipe_ch12_txdeemph_m),
             .XPIPE_PIPE_CH12_TXELECIDLE_M     (q0q1_xpipe_pipe_ch12_txelecidle_m),
             .XPIPE_PIPE_CH12_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch12_txmaincursor_m),
             .XPIPE_PIPE_CH12_TXMARGIN_M       (q0q1_xpipe_pipe_ch12_txmargin_m),
             .XPIPE_PIPE_CH12_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch12_txpostcursor_m),
             .XPIPE_PIPE_CH12_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch12_txprecursor_m),
             .XPIPE_PIPE_CH12_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch12_txstartblock_m),
             .XPIPE_PIPE_CH12_TXSWING_M        (q0q1_xpipe_pipe_ch12_txswing_m),
             .XPIPE_PIPE_CH12_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch12_txsyncheader_m),
             .XPIPE_PIPE_CH12_PHYSTATUS_M      (q0q1_xpipe_pipe_ch12_phystatus_m),             
             .XPIPE_PIPE_CH12_RXCHARISK_M      (q0q1_xpipe_pipe_ch12_rxcharisk_m),
             .XPIPE_PIPE_CH12_RXDATAVALID_M    (q0q1_xpipe_pipe_ch12_rxdatavalid_m),
             .XPIPE_PIPE_CH12_RXDATA_M         (q0q1_xpipe_pipe_ch12_rxdata_m),
             .XPIPE_PIPE_CH12_RXELECIDLE_M     (q0q1_xpipe_pipe_ch12_rxelecidle_m),             
             .XPIPE_PIPE_CH12_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch12_rxstartblock_m),
             .XPIPE_PIPE_CH12_RXSTATUS_M       (q0q1_xpipe_pipe_ch12_rxstatus_m),
             .XPIPE_PIPE_CH12_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch12_rxsyncheader_m),
             .XPIPE_PIPE_CH12_RXVALID_M        (q0q1_xpipe_pipe_ch12_rxvalid_m),
             .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch12_txdetectrxloopback_m),

             .XPIPE_PIPE_CH13_PHYSTATUS        (xpipe_pipe_ch13_phystatus),
             .XPIPE_PIPE_CH13_RXCHARISK        (xpipe_pipe_ch13_rxcharisk),
             .XPIPE_PIPE_CH13_RXDATA           (xpipe_pipe_ch13_rxdata), //ifcpmxpipechannel13xpiperxdata
             .XPIPE_PIPE_CH13_RXDATAVALID      (xpipe_pipe_ch13_rxdatavalid),
             .XPIPE_PIPE_CH13_RXELECIDLE       (xpipe_pipe_ch13_rxelecidle),
             .XPIPE_PIPE_CH13_RXSTARTBLOCK     (xpipe_pipe_ch13_rxstartblock),
             .XPIPE_PIPE_CH13_RXSTATUS         (xpipe_pipe_ch13_rxstatus),
             .XPIPE_PIPE_CH13_RXSYNCHEADER     (xpipe_pipe_ch13_rxsyncheader),
             .XPIPE_PIPE_CH13_RXVALID          (xpipe_pipe_ch13_rxvalid),
             .XPIPE_PIPE_CH13_POWERDOWN        (xpipe_pipe_ch13_powerdown),
             .XPIPE_PIPE_CH13_RXPOLARITY       (xpipe_pipe_ch13_rxpolarity),
             .XPIPE_PIPE_CH13_RXTERMINATION    (xpipe_pipe_ch13_rxtermination),
             .XPIPE_PIPE_CH13_TXCHARISK        (xpipe_pipe_ch13_txcharisk),
             .XPIPE_PIPE_CH13_TXCOMPLIANCE     (xpipe_pipe_ch13_txcompliance),
             .XPIPE_PIPE_CH13_TXDATA           (xpipe_pipe_ch13_txdata),
             .XPIPE_PIPE_CH13_TXDATAVALID      (xpipe_pipe_ch13_txdatavalid),
             .XPIPE_PIPE_CH13_TXDEEMPH         (xpipe_pipe_ch13_txdeemph),
             .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK     (xpipe_pipe_ch13_txdetectrxloopback),
             .XPIPE_PIPE_CH13_TXELECIDLE       (xpipe_pipe_ch13_txelecidle),
             .XPIPE_PIPE_CH13_TXMAINCURSOR     (xpipe_pipe_ch13_txmaincursor),
             .XPIPE_PIPE_CH13_TXMARGIN         (xpipe_pipe_ch13_txmargin),
             .XPIPE_PIPE_CH13_TXPOSTCURSOR     (xpipe_pipe_ch13_txpostcursor),
             .XPIPE_PIPE_CH13_TXPRECURSOR      (xpipe_pipe_ch13_txprecursor),
             .XPIPE_PIPE_CH13_TXSTARTBLOCK     (xpipe_pipe_ch13_txstartblock),
             .XPIPE_PIPE_CH13_TXSWING          (xpipe_pipe_ch13_txswing),
             .XPIPE_PIPE_CH13_TXSYNCHEADER     (xpipe_pipe_ch13_txsyncheader),
             .XPIPE_PIPE_CH13_POWERDOWN_M      (q0q1_xpipe_pipe_ch13_powerdown_m),
             .XPIPE_PIPE_CH13_RXPOLARITY_M     (q0q1_xpipe_pipe_ch13_rxpolarity_m),
             .XPIPE_PIPE_CH13_RXTERMINATION_M  (q0q1_xpipe_pipe_ch13_rxtermination_m),
             .XPIPE_PIPE_CH13_TXCHARISK_M      (q0q1_xpipe_pipe_ch13_txcharisk_m),
             .XPIPE_PIPE_CH13_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch13_txcompliance_m),
             .XPIPE_PIPE_CH13_TXDATAVALID_M    (q0q1_xpipe_pipe_ch13_txdatavalid_m),
             .XPIPE_PIPE_CH13_TXDATA_M         (q0q1_xpipe_pipe_ch13_txdata_m),
             .XPIPE_PIPE_CH13_TXDEEMPH_M       (q0q1_xpipe_pipe_ch13_txdeemph_m),
             .XPIPE_PIPE_CH13_TXELECIDLE_M     (q0q1_xpipe_pipe_ch13_txelecidle_m),
             .XPIPE_PIPE_CH13_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch13_txmaincursor_m),
             .XPIPE_PIPE_CH13_TXMARGIN_M       (q0q1_xpipe_pipe_ch13_txmargin_m),
             .XPIPE_PIPE_CH13_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch13_txpostcursor_m),
             .XPIPE_PIPE_CH13_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch13_txprecursor_m),
             .XPIPE_PIPE_CH13_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch13_txstartblock_m),
             .XPIPE_PIPE_CH13_TXSWING_M        (q0q1_xpipe_pipe_ch13_txswing_m),
             .XPIPE_PIPE_CH13_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch13_txsyncheader_m),
             .XPIPE_PIPE_CH13_PHYSTATUS_M      (q0q1_xpipe_pipe_ch13_phystatus_m),             
             .XPIPE_PIPE_CH13_RXCHARISK_M      (q0q1_xpipe_pipe_ch13_rxcharisk_m),
             .XPIPE_PIPE_CH13_RXDATAVALID_M    (q0q1_xpipe_pipe_ch13_rxdatavalid_m),
             .XPIPE_PIPE_CH13_RXDATA_M         (q0q1_xpipe_pipe_ch13_rxdata_m),
             .XPIPE_PIPE_CH13_RXELECIDLE_M     (q0q1_xpipe_pipe_ch13_rxelecidle_m),             
             .XPIPE_PIPE_CH13_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch13_rxstartblock_m),
             .XPIPE_PIPE_CH13_RXSTATUS_M       (q0q1_xpipe_pipe_ch13_rxstatus_m),
             .XPIPE_PIPE_CH13_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch13_rxsyncheader_m),
             .XPIPE_PIPE_CH13_RXVALID_M        (q0q1_xpipe_pipe_ch13_rxvalid_m),
             .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch13_txdetectrxloopback_m),

             .XPIPE_PIPE_CH14_PHYSTATUS        (xpipe_pipe_ch14_phystatus),
             .XPIPE_PIPE_CH14_RXCHARISK        (xpipe_pipe_ch14_rxcharisk),
             .XPIPE_PIPE_CH14_RXDATA           (xpipe_pipe_ch14_rxdata), //ifcpmxpipechannel14xpiperxdata
             .XPIPE_PIPE_CH14_RXDATAVALID      (xpipe_pipe_ch14_rxdatavalid),
             .XPIPE_PIPE_CH14_RXELECIDLE       (xpipe_pipe_ch14_rxelecidle),
             .XPIPE_PIPE_CH14_RXSTARTBLOCK     (xpipe_pipe_ch14_rxstartblock),
             .XPIPE_PIPE_CH14_RXSTATUS         (xpipe_pipe_ch14_rxstatus),
             .XPIPE_PIPE_CH14_RXSYNCHEADER     (xpipe_pipe_ch14_rxsyncheader),
             .XPIPE_PIPE_CH14_RXVALID          (xpipe_pipe_ch14_rxvalid),
             .XPIPE_PIPE_CH14_POWERDOWN        (xpipe_pipe_ch14_powerdown),
             .XPIPE_PIPE_CH14_RXPOLARITY       (xpipe_pipe_ch14_rxpolarity),
             .XPIPE_PIPE_CH14_RXTERMINATION    (xpipe_pipe_ch14_rxtermination),
             .XPIPE_PIPE_CH14_TXCHARISK        (xpipe_pipe_ch14_txcharisk),
             .XPIPE_PIPE_CH14_TXCOMPLIANCE     (xpipe_pipe_ch14_txcompliance),
             .XPIPE_PIPE_CH14_TXDATA           (xpipe_pipe_ch14_txdata),
             .XPIPE_PIPE_CH14_TXDATAVALID      (xpipe_pipe_ch14_txdatavalid),
             .XPIPE_PIPE_CH14_TXDEEMPH         (xpipe_pipe_ch14_txdeemph),
             .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK     (xpipe_pipe_ch14_txdetectrxloopback),
             .XPIPE_PIPE_CH14_TXELECIDLE       (xpipe_pipe_ch14_txelecidle),
             .XPIPE_PIPE_CH14_TXMAINCURSOR     (xpipe_pipe_ch14_txmaincursor),
             .XPIPE_PIPE_CH14_TXMARGIN         (xpipe_pipe_ch14_txmargin),
             .XPIPE_PIPE_CH14_TXPOSTCURSOR     (xpipe_pipe_ch14_txpostcursor),
             .XPIPE_PIPE_CH14_TXPRECURSOR      (xpipe_pipe_ch14_txprecursor),
             .XPIPE_PIPE_CH14_TXSTARTBLOCK     (xpipe_pipe_ch14_txstartblock),
             .XPIPE_PIPE_CH14_TXSWING          (xpipe_pipe_ch14_txswing),
             .XPIPE_PIPE_CH14_TXSYNCHEADER     (xpipe_pipe_ch14_txsyncheader),
             .XPIPE_PIPE_CH14_POWERDOWN_M      (q0q1_xpipe_pipe_ch14_powerdown_m),
             .XPIPE_PIPE_CH14_RXPOLARITY_M     (q0q1_xpipe_pipe_ch14_rxpolarity_m),
             .XPIPE_PIPE_CH14_RXTERMINATION_M  (q0q1_xpipe_pipe_ch14_rxtermination_m),
             .XPIPE_PIPE_CH14_TXCHARISK_M      (q0q1_xpipe_pipe_ch14_txcharisk_m),
             .XPIPE_PIPE_CH14_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch14_txcompliance_m),
             .XPIPE_PIPE_CH14_TXDATAVALID_M    (q0q1_xpipe_pipe_ch14_txdatavalid_m),
             .XPIPE_PIPE_CH14_TXDATA_M         (q0q1_xpipe_pipe_ch14_txdata_m),
             .XPIPE_PIPE_CH14_TXDEEMPH_M       (q0q1_xpipe_pipe_ch14_txdeemph_m),
             .XPIPE_PIPE_CH14_TXELECIDLE_M     (q0q1_xpipe_pipe_ch14_txelecidle_m),
             .XPIPE_PIPE_CH14_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch14_txmaincursor_m),
             .XPIPE_PIPE_CH14_TXMARGIN_M       (q0q1_xpipe_pipe_ch14_txmargin_m),
             .XPIPE_PIPE_CH14_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch14_txpostcursor_m),
             .XPIPE_PIPE_CH14_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch14_txprecursor_m),
             .XPIPE_PIPE_CH14_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch14_txstartblock_m),
             .XPIPE_PIPE_CH14_TXSWING_M        (q0q1_xpipe_pipe_ch14_txswing_m),
             .XPIPE_PIPE_CH14_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch14_txsyncheader_m),
             .XPIPE_PIPE_CH14_PHYSTATUS_M      (q0q1_xpipe_pipe_ch14_phystatus_m),             
             .XPIPE_PIPE_CH14_RXCHARISK_M      (q0q1_xpipe_pipe_ch14_rxcharisk_m),
             .XPIPE_PIPE_CH14_RXDATAVALID_M    (q0q1_xpipe_pipe_ch14_rxdatavalid_m),
             .XPIPE_PIPE_CH14_RXDATA_M         (q0q1_xpipe_pipe_ch14_rxdata_m),
             .XPIPE_PIPE_CH14_RXELECIDLE_M     (q0q1_xpipe_pipe_ch14_rxelecidle_m),             
             .XPIPE_PIPE_CH14_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch14_rxstartblock_m),
             .XPIPE_PIPE_CH14_RXSTATUS_M       (q0q1_xpipe_pipe_ch14_rxstatus_m),
             .XPIPE_PIPE_CH14_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch14_rxsyncheader_m),
             .XPIPE_PIPE_CH14_RXVALID_M        (q0q1_xpipe_pipe_ch14_rxvalid_m),
             .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch14_txdetectrxloopback_m),

             .XPIPE_PIPE_CH15_PHYSTATUS        (xpipe_pipe_ch15_phystatus),
             .XPIPE_PIPE_CH15_RXCHARISK        (xpipe_pipe_ch15_rxcharisk),
             .XPIPE_PIPE_CH15_RXDATA           (xpipe_pipe_ch15_rxdata), //ifcpmxpipechannel15xpiperxdata
             .XPIPE_PIPE_CH15_RXDATAVALID      (xpipe_pipe_ch15_rxdatavalid),
             .XPIPE_PIPE_CH15_RXELECIDLE       (xpipe_pipe_ch15_rxelecidle),
             .XPIPE_PIPE_CH15_RXSTARTBLOCK     (xpipe_pipe_ch15_rxstartblock),
             .XPIPE_PIPE_CH15_RXSTATUS         (xpipe_pipe_ch15_rxstatus),
             .XPIPE_PIPE_CH15_RXSYNCHEADER     (xpipe_pipe_ch15_rxsyncheader),
             .XPIPE_PIPE_CH15_RXVALID          (xpipe_pipe_ch15_rxvalid),
             .XPIPE_PIPE_CH15_POWERDOWN        (xpipe_pipe_ch15_powerdown),
             .XPIPE_PIPE_CH15_RXPOLARITY       (xpipe_pipe_ch15_rxpolarity),
             .XPIPE_PIPE_CH15_RXTERMINATION    (xpipe_pipe_ch15_rxtermination),
             .XPIPE_PIPE_CH15_TXCHARISK        (xpipe_pipe_ch15_txcharisk),
             .XPIPE_PIPE_CH15_TXCOMPLIANCE     (xpipe_pipe_ch15_txcompliance),
             .XPIPE_PIPE_CH15_TXDATA           (xpipe_pipe_ch15_txdata),
             .XPIPE_PIPE_CH15_TXDATAVALID      (xpipe_pipe_ch15_txdatavalid),
             .XPIPE_PIPE_CH15_TXDEEMPH         (xpipe_pipe_ch15_txdeemph),
             .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK     (xpipe_pipe_ch15_txdetectrxloopback),
             .XPIPE_PIPE_CH15_TXELECIDLE       (xpipe_pipe_ch15_txelecidle),
             .XPIPE_PIPE_CH15_TXMAINCURSOR     (xpipe_pipe_ch15_txmaincursor),
             .XPIPE_PIPE_CH15_TXMARGIN         (xpipe_pipe_ch15_txmargin),
             .XPIPE_PIPE_CH15_TXPOSTCURSOR     (xpipe_pipe_ch15_txpostcursor),
             .XPIPE_PIPE_CH15_TXPRECURSOR      (xpipe_pipe_ch15_txprecursor),
             .XPIPE_PIPE_CH15_TXSTARTBLOCK     (xpipe_pipe_ch15_txstartblock),
             .XPIPE_PIPE_CH15_TXSWING          (xpipe_pipe_ch15_txswing),
             .XPIPE_PIPE_CH15_TXSYNCHEADER     (xpipe_pipe_ch15_txsyncheader),
             .XPIPE_PIPE_CH15_POWERDOWN_M      (q0q1_xpipe_pipe_ch15_powerdown_m),
             .XPIPE_PIPE_CH15_RXPOLARITY_M     (q0q1_xpipe_pipe_ch15_rxpolarity_m),
             .XPIPE_PIPE_CH15_RXTERMINATION_M  (q0q1_xpipe_pipe_ch15_rxtermination_m),
             .XPIPE_PIPE_CH15_TXCHARISK_M      (q0q1_xpipe_pipe_ch15_txcharisk_m),
             .XPIPE_PIPE_CH15_TXCOMPLIANCE_M   (q0q1_xpipe_pipe_ch15_txcompliance_m),
             .XPIPE_PIPE_CH15_TXDATAVALID_M    (q0q1_xpipe_pipe_ch15_txdatavalid_m),
             .XPIPE_PIPE_CH15_TXDATA_M         (q0q1_xpipe_pipe_ch15_txdata_m),
             .XPIPE_PIPE_CH15_TXDEEMPH_M       (q0q1_xpipe_pipe_ch15_txdeemph_m),
             .XPIPE_PIPE_CH15_TXELECIDLE_M     (q0q1_xpipe_pipe_ch15_txelecidle_m),
             .XPIPE_PIPE_CH15_TXMAINCURSOR_M   (q0q1_xpipe_pipe_ch15_txmaincursor_m),
             .XPIPE_PIPE_CH15_TXMARGIN_M       (q0q1_xpipe_pipe_ch15_txmargin_m),
             .XPIPE_PIPE_CH15_TXPOSTCURSOR_M   (q0q1_xpipe_pipe_ch15_txpostcursor_m),
             .XPIPE_PIPE_CH15_TXPRECURSOR_M    (q0q1_xpipe_pipe_ch15_txprecursor_m),
             .XPIPE_PIPE_CH15_TXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch15_txstartblock_m),
             .XPIPE_PIPE_CH15_TXSWING_M        (q0q1_xpipe_pipe_ch15_txswing_m),
             .XPIPE_PIPE_CH15_TXSYNCHEADER_M   (q0q1_xpipe_pipe_ch15_txsyncheader_m),
             .XPIPE_PIPE_CH15_PHYSTATUS_M      (q0q1_xpipe_pipe_ch15_phystatus_m),             
             .XPIPE_PIPE_CH15_RXCHARISK_M      (q0q1_xpipe_pipe_ch15_rxcharisk_m),
             .XPIPE_PIPE_CH15_RXDATAVALID_M    (q0q1_xpipe_pipe_ch15_rxdatavalid_m),
             .XPIPE_PIPE_CH15_RXDATA_M         (q0q1_xpipe_pipe_ch15_rxdata_m),
             .XPIPE_PIPE_CH15_RXELECIDLE_M     (q0q1_xpipe_pipe_ch15_rxelecidle_m),             
             .XPIPE_PIPE_CH15_RXSTARTBLOCK_M   (q0q1_xpipe_pipe_ch15_rxstartblock_m),
             .XPIPE_PIPE_CH15_RXSTATUS_M       (q0q1_xpipe_pipe_ch15_rxstatus_m),
             .XPIPE_PIPE_CH15_RXSYNCHEADER_M   (q0q1_xpipe_pipe_ch15_rxsyncheader_m),
             .XPIPE_PIPE_CH15_RXVALID_M        (q0q1_xpipe_pipe_ch15_rxvalid_m),
             .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK_M     (q0q1_xpipe_pipe_ch15_txdetectrxloopback_m)


           );


      end
      
      if ((C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE0_CONTROLLER_ENABLE > 0 && C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH > 4) || (C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE0_CONTROLLER_ENABLE > 0 && C_PS_ENABLE_HSDP > 0 ))  begin

          XPIPE_QUAD #(.XPIPE_LOC         (C_XPIPE_1_LOC),
                       .XPIPE_MODE        (C_XPIPE_1_MODE),
                       .XPIPE_LINK0_CFG   (C_XPIPE_1_LINK0_CFG),
                       .XPIPE_LINK1_CFG   (C_XPIPE_1_LINK1_CFG),
                       .XPIPE_CLK_CFG     (C_XPIPE_1_CLK_CFG),
                       .XPIPE_CLKDLY_CFG  (C_XPIPE_1_CLKDLY_CFG),
                       .XPIPE_REG_CFG     (C_XPIPE_1_REG_CFG)) 

          XPIPE_QUAD1_inst (
             .XPIPE_GT_OUTCLK(q0q1_xpipe_gt_outclk_m),                             
             .XPIPE_GT_OUTCLK_1(q0q1_xpipe_gt_outclk_m_1),                
             .XPIPE_GT_RXOUTCLK(q0q1_xpipe_gt_rxoutclk_m),           
             .XPIPE_GT_RXUSRCLK(q0q1_xpipe_gt_rxusrclk_m),
             .XPIPE_GT_PIPECLK(q0q1_xpipe_gt_pipeclk_m),                
             .XPIPE_GT_PIPECLK_1(q0q1_xpipe_gt_pipeclk_m_1),              

             .XPIPE_PHYESMADAPTSAVE(q0q1_xpipe_phyesmadaptsave_m),
             .XPIPE_PHYESMADAPTSAVE_1(q0q1_xpipe_phyesmadaptsave_m_1),
             .XPIPE_PHYESMADAPTSAVE_M(q1q2_xpipe_phyesmadaptsave_m),
             .XPIPE_PHYESMADAPTSAVE_M_1(q1q2_xpipe_phyesmadaptsave_m_1),

             .XPIPE_BUFGTCE(q0q1_xpipe_bufgtce_m),
             .XPIPE_BUFGTCE_1(q0q1_xpipe_bufgtce_m_1),
             .XPIPE_BUFGTCE_MASK(q0q1_xpipe_bufgtce_mask_m),
             .XPIPE_BUFGTCE_MASK_1(q0q1_xpipe_bufgtce_mask_m_1),
             .XPIPE_BUFGTDIV(q0q1_xpipe_bufgtdiv_m),
             .XPIPE_BUFGTDIV_1(q0q1_xpipe_bufgtdiv_m_1),
             .XPIPE_BUFGTRST(q0q1_xpipe_bufgtrst_m),
             .XPIPE_BUFGTRST_1(q0q1_xpipe_bufgtrst_m_1),
             .XPIPE_BUFGTRST_MASK(q0q1_xpipe_bufgtrst_mask_m),
             .XPIPE_BUFGTRST_MASK_1(q0q1_xpipe_bufgtrst_mask_m_1),
             
             .XPIPE_PCIE_PERST_N     (q0q1_xpipe_pcie_perst_n_m),
             .XPIPE_PCIE_PERST_N_1   (q0q1_xpipe_pcie_perst_n_m_1),
             .XPIPE_PCIE_PERST_N_M   (q1q2_xpipe_pcie_perst_n_m),
             .XPIPE_PCIE_PERST_N_M_1 (q1q2_xpipe_pcie_perst_n_m_1),
             .XPIPE_PCIE_RATE        (q0q1_xpipe_pcie_rate_m),
             .XPIPE_PCIE_RATE_1      (q0q1_xpipe_pcie_rate_m_1),
             .XPIPE_PCIE_RATE_M      (q1q2_xpipe_pcie_rate_m),
             .XPIPE_PCIE_RATE_M_1    (q1q2_xpipe_pcie_rate_m_1),

             .XPIPE_GT_OUTCLK_M(q1q2_xpipe_gt_outclk_m),
             .XPIPE_GT_OUTCLK_M_1(q1q2_xpipe_gt_outclk_m_1),
             .XPIPE_GT_RXOUTCLK_M(q1q2_xpipe_gt_rxoutclk_m),
             .XPIPE_GT_RXUSRCLK_M(q1q2_xpipe_gt_rxusrclk_m),
             .XPIPE_GT_PIPECLK_M(q1q2_xpipe_gt_pipeclk_m),
             .XPIPE_GT_PIPECLK_M_1(q1q2_xpipe_gt_pipeclk_m_1),
             .XPIPE_BUFGTCE_M(q1q2_xpipe_bufgtce_m),
             .XPIPE_BUFGTCE_MASK_M(q1q2_xpipe_bufgtce_mask_m),
             .XPIPE_BUFGTCE_MASK_M_1(q1q2_xpipe_bufgtce_mask_m_1),
             .XPIPE_BUFGTCE_M_1(q1q2_xpipe_bufgtce_m_1),
             .XPIPE_BUFGTDIV_M(q1q2_xpipe_bufgtdiv_m),
             .XPIPE_BUFGTDIV_M_1(q1q2_xpipe_bufgtdiv_m_1),
             .XPIPE_BUFGTRST_M(q1q2_xpipe_bufgtrst_m),
             .XPIPE_BUFGTRST_MASK_M(q1q2_xpipe_bufgtrst_mask_m),
             .XPIPE_BUFGTRST_MASK_M_1(q1q2_xpipe_bufgtrst_mask_m_1),
             .XPIPE_BUFGTRST_M_1(q1q2_xpipe_bufgtrst_m_1),

             .XPIPE_PHYREADY_FR_BOT_M(q1q2_xpipe_phyready_fr_bot_m),
             .XPIPE_PHYREADY_TO_BOT(q0q1_xpipe_phyready_to_bot_m),
             .XPIPE_PHY_READY(q0q1_xpipe_phy_ready_m),
             .XPIPE_PHY_READY_1(q0q1_xpipe_phy_ready_m_1),
             .XPIPE_PHYREADY_FR_BOT(q0q1_xpipe_phyready_fr_bot_m),
             .XPIPE_PHYREADY_TO_BOT_M(q1q2_xpipe_phyready_to_bot_m),
             .XPIPE_PHY_READY_M(q1q2_xpipe_phy_ready_m),
             .XPIPE_PHY_READY_M_1(q1q2_xpipe_phy_ready_m_1),

             .ALTCLK_M                      (q1_altclk_m),                                                             
             .APB3PADDR_M                   (q1_apb3paddr_m),
             .APB3CLK_M                    (q1_apb3clk_m),
             .AXISCLK_M                     (q1_axisclk_m),
             .APB3PENABLE_M                 (q1_apb3penable_m),
             .APB3PRESETN_M                 (q1_apb3presetn_m),
             .APB3PSEL_M                    (q1_apb3psel_m),
             .APB3PWDATA_M                  (q1_apb3pwdata_m),
             .APB3PWRITE_M                  (q1_apb3pwrite_m),
             .BGBYPASSB_M                   (q1_bgbypassb_m),
             .BGMONITORENB_M                (q1_bgmonitorenb_m),
             .BGPDB_M                       (q1_bgpdb_m),
             .BGRCALOVRDENB_M               (q1_bgrcalovrdenb_m),
             .BGRCALOVRD_M                  (q1_bgrcalovrd_m),
             .CH0_CDRBMCDRREQ_M             (ch4_cdrbmcdrreq_m),
             .CH0_RXUSRCLK_M                (ch4_rxusrclk_m),                                    
             .CH0_RXOUTCLK_M                (ch4_rxoutclk_m),    
             .CH0_CDRFREQOS_M               (ch4_cdrfreqos_m),
             .CH0_CDRINCPCTRL_M             (ch4_cdrincpctrl_m),
             .CH0_CDRSTEPDIR_M              (ch4_cdrstepdir_m),
             .CH0_CDRSTEPSQ_M               (ch4_cdrstepsq_m),
             .CH0_CDRSTEPSX_M               (ch4_cdrstepsx_m),
//             .CH0_CFOKOVWRFINISH_M          (ch4_cfokovwrfinish_m),
//             .CH0_CFOKOVWRPULSE_M           (ch4_cfokovwrpulse_m),
//             .CH0_CFOKOVWRSTART_M           (ch4_cfokovwrstart_m),
             .CH0_CLKRSVD0_M                (ch4_clkrsvd0_m),
             .CH0_CLKRSVD1_M                (ch4_clkrsvd1_m),
             .CH0_DMONFIFORESET_M           (ch4_dmonfiforeset_m),
             .CH0_DMONITORCLK_M             (ch4_dmonitorclk_m),
             .CH0_EYESCANRESET_M            (ch4_eyescanreset_m),
             .CH0_EYESCANTRIGGER_M          (ch4_eyescantrigger_m),
             .CH0_GTRSVD_M                  (ch4_gtrsvd_m),
             .CH0_GTRXRESET_M               (ch4_gtrxreset_m),
             .CH0_GTTXRESET_M               (ch4_gttxreset_m),
             .CH0_HSDPPCSRESET_M            (ch4_hsdppcsreset_m),
             .CH0_ILORESETMASK_M            (ch4_iloresetmask_m),
             .CH0_ILORESET_M                (ch4_iloreset_m),
             .CH0_LOOPBACK_M                (ch4_loopback_m),
             .CH0_PCIERSTB_M                (ch4_pcierstb_m),
             .CH0_PCSRSVDIN_M               (ch4_pcsrsvdin_m),
             .CH0_PHYESMADAPTSAVE_M         (ch4_phyesmadaptsave_m),
             .CH0_RXCDRHOLD_M               (ch4_rxcdrhold_m),
             .CH0_RXCDROVRDEN_M             (ch4_rxcdrovrden_m),
             .CH0_RXCDRRESET_M              (ch4_rxcdrreset_m),
             .CH0_RXCHBONDI_M               (ch4_rxchbondi_m),
             .CH0_RXDAPICODEOVRDEN_M        (ch4_rxdapicodeovrden_m),
             .CH0_RXDAPICODERESET_M         (ch4_rxdapicodereset_m),
             .CH0_RXDLYALIGNREQ_M           (ch4_rxdlyalignreq_m),
             .CH0_RXEQTRAINING_M            (ch4_rxeqtraining_m),
             .CH0_RXGEARBOXSLIP_M           (ch4_rxgearboxslip_m),
             .CH0_RXLATCLK_M                (ch4_rxlatclk_m),
             .CH0_RXLPMEN_M                 (ch4_rxlpmen_m),
             .CH0_RXMLDCHAINDONE_M          (ch4_rxmldchaindone_m),
             .CH0_RXMLDCHAINREQ_M           (ch4_rxmldchainreq_m),
             .CH0_RXMLFINEALIGNREQ_M        (ch4_rxmlfinealignreq_m),
             .CH0_RXOOBRESET_M              (ch4_rxoobreset_m),
             .CH0_RXPCSRESETMASK_M          (ch4_rxpcsresetmask_m),
             .CH0_RXPD_M                    (ch4_rxpd_m),
             .CH0_RXPHALIGNREQ_M            (ch4_rxphalignreq_m),
             .CH0_RXPHALIGNRESETMASK_M      (ch4_rxphalignresetmask_m),
             .CH0_RXPHDLYPD_M               (ch4_rxphdlypd_m),
             .CH0_RXPHDLYRESET_M            (ch4_rxphdlyreset_m),
             .CH0_RXPHSETINITREQ_M          (ch4_rxphsetinitreq_m),
             .CH0_RXPHSHIFT180_M            (ch4_rxphshift180_m),
             .CH0_RXPMARESETMASK_M          (ch4_rxpmaresetmask_m),
             .CH0_RXPOLARITY_M              (ch4_rxpolarity_m),
             .CH0_RXPRBSCNTRESET_M          (ch4_rxprbscntreset_m),
             .CH0_RXPRBSSEL_M               (ch4_rxprbssel_m),
             .CH0_RXPROGDIVRESET_M          (ch4_rxprogdivreset_m),
             .CH0_RXRATE_M                  (ch4_rxrate_m),
             .CH0_RXRESETMODE_M             (ch4_rxresetmode_m),
             .CH0_RXSLIDE_M                 (ch4_rxslide_m),
             .CH0_RXSYNCALLIN_M             (ch4_rxsyncallin_m),
             .CH0_RXTERMINATION_M           (ch4_rxtermination_m),
             .CH0_RXUSERRDY_M               (ch4_rxuserrdy_m),
             .CH0_TSTIN_M                   (ch4_tstin_m),
             .CH0_TXCOMINIT_M               (ch4_txcominit_m),
             .CH0_TXCOMSAS_M                (ch4_txcomsas_m),
             .CH0_TXCOMWAKE_M               (ch4_txcomwake_m),
             .CH0_TXCTRL0_M                 (ch4_txctrl0_m),
             .CH0_TXCTRL1_M                 (ch4_txctrl1_m),
             .CH0_TXCTRL2_M                 (ch4_txctrl2_m),
             .CH0_TXDAPICODEOVRDEN_M        (ch4_txdapicodeovrden_m),
             .CH0_TXDAPICODERESET_M         (ch4_txdapicodereset_m),
             .CH0_TXDATAEXTENDRSVD_M        (ch4_txdataextendrsvd_m),
             .CH0_TXDATA_M                  (ch4_txdata_m),
             .CH0_TXDEEMPH_M                (ch4_txdeemph_m),
             .CH0_TXDETECTRX_M              (ch4_txdetectrx_m),
             .CH0_TXDIFFCTRL_M              (ch4_txdiffctrl_m),
             .CH0_TXDLYALIGNREQ_M           (ch4_txdlyalignreq_m),
             .CH0_TXELECIDLE_M              (ch4_txelecidle_m),
             .CH0_TXHEADER_M                (ch4_txheader_m),
             .CH0_TXINHIBIT_M               (ch4_txinhibit_m),
             .CH0_TXLATCLK_M                (ch4_txlatclk_m),
             .CH0_TXMAINCURSOR_M            (ch4_txmaincursor_m),
             .CH0_TXMARGIN_M                (ch4_txmargin_m),
             .CH0_TXMLDCHAINDONE_M          (ch4_txmldchaindone_m),
             .CH0_TXMLDCHAINREQ_M           (ch4_txmldchainreq_m),
             .CH0_TXONESZEROS_M             (ch4_txoneszeros_m),
             .CH0_TXPAUSEDELAYALIGN_M       (ch4_txpausedelayalign_m),
             .CH0_TXPCSRESETMASK_M          (ch4_txpcsresetmask_m),
             .CH0_TXPD_M                    (ch4_txpd_m),
             .CH0_TXPHALIGNREQ_M            (ch4_txphalignreq_m),
             .CH0_TXPHALIGNRESETMASK_M      (ch4_txphalignresetmask_m),
             .CH0_TXPHDLYPD_M               (ch4_txphdlypd_m),
             .CH0_TXPHDLYRESET_M            (ch4_txphdlyreset_m),
             .CH0_TXPHDLYTSTCLK_M           (ch4_txphdlytstclk_m),
             .CH0_TXPHSETINITREQ_M          (ch4_txphsetinitreq_m),
             .CH0_TXPHSHIFT180_M            (ch4_txphshift180_m),
             .CH0_TXPICODEOVRDEN_M          (ch4_txpicodeovrden_m),
             .CH0_TXPICODERESET_M           (ch4_txpicodereset_m),
             .CH0_TXPIPPMEN_M               (ch4_txpippmen_m),
             .CH0_TXPIPPMSTEPSIZE_M         (ch4_txpippmstepsize_m),
             .CH0_TXPISOPD_M                (ch4_txpisopd_m),
             .CH0_TXPMARESETMASK_M          (ch4_txpmaresetmask_m),
             .CH0_TXPOLARITY_M              (ch4_txpolarity_m),
             .CH0_TXPOSTCURSOR_M            (ch4_txpostcursor_m),
             .CH0_TXPRBSFORCEERR_M          (ch4_txprbsforceerr_m),
             .CH0_TXPRBSSEL_M               (ch4_txprbssel_m),
             .CH0_TXPRECURSOR_M             (ch4_txprecursor_m),
             .CH0_TXPROGDIVRESET_M          (ch4_txprogdivreset_m),
             .CH0_TXRATE_M                  (ch4_txrate_m),
             .CH0_TXRESETMODE_M             (ch4_txresetmode_m),
             .CH0_TXSEQUENCE_M              (ch4_txsequence_m),
             .CH0_TXSWING_M                 (ch4_txswing_m),
             .CH0_TXSYNCALLIN_M             (ch4_txsyncallin_m),
             .CH0_TXUSERRDY_M               (ch4_txuserrdy_m),
             .CH0_TXUSRCLK_M                (ch4_txusrclk_m),
             .CH1_CDRBMCDRREQ_M             (ch5_cdrbmcdrreq_m),
             .CH1_CDRFREQOS_M               (ch5_cdrfreqos_m),
             .CH1_CDRINCPCTRL_M             (ch5_cdrincpctrl_m),
             .CH1_CDRSTEPDIR_M              (ch5_cdrstepdir_m),
             .CH1_CDRSTEPSQ_M               (ch5_cdrstepsq_m),
             .CH1_CDRSTEPSX_M               (ch5_cdrstepsx_m),
//             .CH1_CFOKOVWRFINISH_M          (ch5_cfokovwrfinish_m),
//             .CH1_CFOKOVWRPULSE_M           (ch5_cfokovwrpulse_m),
//             .CH1_CFOKOVWRSTART_M           (ch5_cfokovwrstart_m),
             .CH1_CLKRSVD0_M                (ch5_clkrsvd0_m),
             .CH1_CLKRSVD1_M                (ch5_clkrsvd1_m),
             .CH1_DMONFIFORESET_M           (ch5_dmonfiforeset_m),
             .CH1_DMONITORCLK_M             (ch5_dmonitorclk_m),
             .CH1_EYESCANRESET_M            (ch5_eyescanreset_m),
             .CH1_EYESCANTRIGGER_M          (ch5_eyescantrigger_m),
             .CH1_GTRSVD_M                  (ch5_gtrsvd_m),
             .CH1_GTRXRESET_M               (ch5_gtrxreset_m),
             .CH1_GTTXRESET_M               (ch5_gttxreset_m),
             .CH1_HSDPPCSRESET_M            (ch5_hsdppcsreset_m),
             .CH1_ILORESETMASK_M            (ch5_iloresetmask_m),
             .CH1_ILORESET_M                (ch5_iloreset_m),
             .CH1_LOOPBACK_M                (ch5_loopback_m),
             .CH1_PCIERSTB_M                (ch5_pcierstb_m),
             .CH1_PCSRSVDIN_M               (ch5_pcsrsvdin_m),
             .CH1_PHYESMADAPTSAVE_M         (ch5_phyesmadaptsave_m),
             .CH1_RXCDRHOLD_M               (ch5_rxcdrhold_m),
             .CH1_RXCDROVRDEN_M             (ch5_rxcdrovrden_m),
             .CH1_RXCDRRESET_M              (ch5_rxcdrreset_m),
             .CH1_RXCHBONDI_M               (ch5_rxchbondi_m),
             .CH1_RXDAPICODEOVRDEN_M        (ch5_rxdapicodeovrden_m),
             .CH1_RXDAPICODERESET_M         (ch5_rxdapicodereset_m),
             .CH1_RXDLYALIGNREQ_M           (ch5_rxdlyalignreq_m),
             .CH1_RXEQTRAINING_M            (ch5_rxeqtraining_m),
             .CH1_RXGEARBOXSLIP_M           (ch5_rxgearboxslip_m),
             .CH1_RXLATCLK_M                (ch5_rxlatclk_m),
             .CH1_RXLPMEN_M                 (ch5_rxlpmen_m),
             .CH1_RXMLDCHAINDONE_M          (ch5_rxmldchaindone_m),
             .CH1_RXMLDCHAINREQ_M           (ch5_rxmldchainreq_m),
             .CH1_RXMLFINEALIGNREQ_M        (ch5_rxmlfinealignreq_m),
             .CH1_RXOOBRESET_M              (ch5_rxoobreset_m),
             .CH1_RXPCSRESETMASK_M          (ch5_rxpcsresetmask_m),
             .CH1_RXPD_M                    (ch5_rxpd_m),
             .CH1_RXPHALIGNREQ_M            (ch5_rxphalignreq_m),
             .CH1_RXPHALIGNRESETMASK_M      (ch5_rxphalignresetmask_m),
             .CH1_RXPHDLYPD_M               (ch5_rxphdlypd_m),
             .CH1_RXPHDLYRESET_M            (ch5_rxphdlyreset_m),
             .CH1_RXPHSETINITREQ_M          (ch5_rxphsetinitreq_m),
             .CH1_RXPHSHIFT180_M            (ch5_rxphshift180_m),
             .CH1_RXPMARESETMASK_M          (ch5_rxpmaresetmask_m),
             .CH1_RXPOLARITY_M              (ch5_rxpolarity_m),
             .CH1_RXPRBSCNTRESET_M          (ch5_rxprbscntreset_m),
             .CH1_RXPRBSSEL_M               (ch5_rxprbssel_m),
             .CH1_RXPROGDIVRESET_M          (ch5_rxprogdivreset_m),
             .CH1_RXRATE_M                  (ch5_rxrate_m),
             .CH1_RXRESETMODE_M             (ch5_rxresetmode_m),
             .CH1_RXSLIDE_M                 (ch5_rxslide_m),
             .CH1_RXSYNCALLIN_M             (ch5_rxsyncallin_m),
             .CH1_RXTERMINATION_M           (ch5_rxtermination_m),
             .CH1_RXUSERRDY_M               (ch5_rxuserrdy_m),
             .CH1_RXUSRCLK_M                (ch5_rxusrclk_m),
             .CH1_TSTIN_M                   (ch5_tstin_m),
             .CH1_TXCOMINIT_M               (ch5_txcominit_m),
             .CH1_TXCOMSAS_M                (ch5_txcomsas_m),
             .CH1_TXCOMWAKE_M               (ch5_txcomwake_m),
             .CH1_TXCTRL0_M                 (ch5_txctrl0_m),
             .CH1_TXCTRL1_M                 (ch5_txctrl1_m),
             .CH1_TXCTRL2_M                 (ch5_txctrl2_m),
             .CH1_TXDAPICODEOVRDEN_M        (ch5_txdapicodeovrden_m),
             .CH1_TXDAPICODERESET_M         (ch5_txdapicodereset_m),
             .CH1_TXDATAEXTENDRSVD_M        (ch5_txdataextendrsvd_m),
             .CH1_TXDATA_M                  (ch5_txdata_m),
             .CH1_TXDEEMPH_M                (ch5_txdeemph_m),
             .CH1_TXDETECTRX_M              (ch5_txdetectrx_m),
             .CH1_TXDIFFCTRL_M              (ch5_txdiffctrl_m),
             .CH1_TXDLYALIGNREQ_M           (ch5_txdlyalignreq_m),
             .CH1_TXELECIDLE_M              (ch5_txelecidle_m),
             .CH1_TXHEADER_M                (ch5_txheader_m),
             .CH1_TXINHIBIT_M               (ch5_txinhibit_m),
             .CH1_TXLATCLK_M                (ch5_txlatclk_m),
             .CH1_TXMAINCURSOR_M            (ch5_txmaincursor_m),
             .CH1_TXMARGIN_M                (ch5_txmargin_m),
             .CH1_TXMLDCHAINDONE_M          (ch5_txmldchaindone_m),
             .CH1_TXMLDCHAINREQ_M           (ch5_txmldchainreq_m),
             .CH1_TXONESZEROS_M             (ch5_txoneszeros_m),
             .CH1_TXPAUSEDELAYALIGN_M       (ch5_txpausedelayalign_m),
             .CH1_TXPCSRESETMASK_M          (ch5_txpcsresetmask_m),
             .CH1_TXPD_M                    (ch5_txpd_m),
             .CH1_TXPHALIGNREQ_M            (ch5_txphalignreq_m),
             .CH1_TXPHALIGNRESETMASK_M      (ch5_txphalignresetmask_m),
             .CH1_TXPHDLYPD_M               (ch5_txphdlypd_m),
             .CH1_TXPHDLYRESET_M            (ch5_txphdlyreset_m),
             .CH1_TXPHDLYTSTCLK_M           (ch5_txphdlytstclk_m),
             .CH1_TXPHSETINITREQ_M          (ch5_txphsetinitreq_m),
             .CH1_TXPHSHIFT180_M            (ch5_txphshift180_m),
             .CH1_TXPICODEOVRDEN_M          (ch5_txpicodeovrden_m),
             .CH1_TXPICODERESET_M           (ch5_txpicodereset_m),
             .CH1_TXPIPPMEN_M               (ch5_txpippmen_m),
             .CH1_TXPIPPMSTEPSIZE_M         (ch5_txpippmstepsize_m),
             .CH1_TXPISOPD_M                (ch5_txpisopd_m),
             .CH1_TXPMARESETMASK_M          (ch5_txpmaresetmask_m),
             .CH1_TXPOLARITY_M              (ch5_txpolarity_m),
             .CH1_TXPOSTCURSOR_M            (ch5_txpostcursor_m),
             .CH1_TXPRBSFORCEERR_M          (ch5_txprbsforceerr_m),
             .CH1_TXPRBSSEL_M               (ch5_txprbssel_m),
             .CH1_TXPRECURSOR_M             (ch5_txprecursor_m),
             .CH1_TXPROGDIVRESET_M          (ch5_txprogdivreset_m),
             .CH1_TXRATE_M                  (ch5_txrate_m),
             .CH1_TXRESETMODE_M             (ch5_txresetmode_m),
             .CH1_TXSEQUENCE_M              (ch5_txsequence_m),
             .CH1_TXSWING_M                 (ch5_txswing_m),
             .CH1_TXSYNCALLIN_M             (ch5_txsyncallin_m),
             .CH1_TXUSERRDY_M               (ch5_txuserrdy_m),
             .CH1_TXUSRCLK_M                (ch5_txusrclk_m),
             .CH2_CDRBMCDRREQ_M             (ch6_cdrbmcdrreq_m),
             .CH2_CDRFREQOS_M               (ch6_cdrfreqos_m),
             .CH2_CDRINCPCTRL_M             (ch6_cdrincpctrl_m),
             .CH2_CDRSTEPDIR_M              (ch6_cdrstepdir_m),
             .CH2_CDRSTEPSQ_M               (ch6_cdrstepsq_m),
             .CH2_CDRSTEPSX_M               (ch6_cdrstepsx_m),
//             .CH2_CFOKOVWRFINISH_M          (ch6_cfokovwrfinish_m),
//             .CH2_CFOKOVWRPULSE_M           (ch6_cfokovwrpulse_m),
//             .CH2_CFOKOVWRSTART_M           (ch6_cfokovwrstart_m),
             .CH2_CLKRSVD0_M                (ch6_clkrsvd0_m),
             .CH2_CLKRSVD1_M                (ch6_clkrsvd1_m),
             .CH2_DMONFIFORESET_M           (ch6_dmonfiforeset_m),
             .CH2_DMONITORCLK_M             (ch6_dmonitorclk_m),
             .CH2_EYESCANRESET_M            (ch6_eyescanreset_m),
             .CH2_EYESCANTRIGGER_M          (ch6_eyescantrigger_m),
             .CH2_GTRSVD_M                  (ch6_gtrsvd_m),
             .CH2_GTRXRESET_M               (ch6_gtrxreset_m),
             .CH2_GTTXRESET_M               (ch6_gttxreset_m),
             .CH2_HSDPPCSRESET_M            (ch6_hsdppcsreset_m),
             .CH2_ILORESETMASK_M            (ch6_iloresetmask_m),
             .CH2_ILORESET_M                (ch6_iloreset_m),
             .CH2_LOOPBACK_M                (ch6_loopback_m),
             .CH2_PCIERSTB_M                (ch6_pcierstb_m),
             .CH2_PCSRSVDIN_M               (ch6_pcsrsvdin_m),
             .CH2_PHYESMADAPTSAVE_M         (ch6_phyesmadaptsave_m),
             .CH2_RXCDRHOLD_M               (ch6_rxcdrhold_m),
             .CH2_RXCDROVRDEN_M             (ch6_rxcdrovrden_m),
             .CH2_RXCDRRESET_M              (ch6_rxcdrreset_m),
             .CH2_RXCHBONDI_M               (ch6_rxchbondi_m),
             .CH2_RXDAPICODEOVRDEN_M        (ch6_rxdapicodeovrden_m),
             .CH2_RXDAPICODERESET_M         (ch6_rxdapicodereset_m),
             .CH2_RXDLYALIGNREQ_M           (ch6_rxdlyalignreq_m),
             .CH2_RXEQTRAINING_M            (ch6_rxeqtraining_m),
             .CH2_RXGEARBOXSLIP_M           (ch6_rxgearboxslip_m),
             .CH2_RXLATCLK_M                (ch6_rxlatclk_m),
             .CH2_RXLPMEN_M                 (ch6_rxlpmen_m),
             .CH2_RXMLDCHAINDONE_M          (ch6_rxmldchaindone_m),
             .CH2_RXMLDCHAINREQ_M           (ch6_rxmldchainreq_m),
             .CH2_RXMLFINEALIGNREQ_M        (ch6_rxmlfinealignreq_m),
             .CH2_RXOOBRESET_M              (ch6_rxoobreset_m),
             .CH2_RXPCSRESETMASK_M          (ch6_rxpcsresetmask_m),
             .CH2_RXPD_M                    (ch6_rxpd_m),
             .CH2_RXPHALIGNREQ_M            (ch6_rxphalignreq_m),
             .CH2_RXPHALIGNRESETMASK_M      (ch6_rxphalignresetmask_m),
             .CH2_RXPHDLYPD_M               (ch6_rxphdlypd_m),
             .CH2_RXPHDLYRESET_M            (ch6_rxphdlyreset_m),
             .CH2_RXPHSETINITREQ_M          (ch6_rxphsetinitreq_m),
             .CH2_RXPHSHIFT180_M            (ch6_rxphshift180_m),
             .CH2_RXPMARESETMASK_M          (ch6_rxpmaresetmask_m),
             .CH2_RXPOLARITY_M              (ch6_rxpolarity_m),
             .CH2_RXPRBSCNTRESET_M          (ch6_rxprbscntreset_m),
             .CH2_RXPRBSSEL_M               (ch6_rxprbssel_m),
             .CH2_RXPROGDIVRESET_M          (ch6_rxprogdivreset_m),
             .CH2_RXRATE_M                  (ch6_rxrate_m),
             .CH2_RXRESETMODE_M             (ch6_rxresetmode_m),
             .CH2_RXSLIDE_M                 (ch6_rxslide_m),
             .CH2_RXSYNCALLIN_M             (ch6_rxsyncallin_m),
             .CH2_RXTERMINATION_M           (ch6_rxtermination_m),
             .CH2_RXUSERRDY_M               (ch6_rxuserrdy_m),
             .CH2_RXUSRCLK_M                (ch6_rxusrclk_m),
             .CH2_TSTIN_M                   (ch6_tstin_m),
             .CH2_TXCOMINIT_M               (ch6_txcominit_m),
             .CH2_TXCOMSAS_M                (ch6_txcomsas_m),
             .CH2_TXCOMWAKE_M               (ch6_txcomwake_m),
             .CH2_TXCTRL0_M                 (ch6_txctrl0_m),
             .CH2_TXCTRL1_M                 (ch6_txctrl1_m),
             .CH2_TXCTRL2_M                 (ch6_txctrl2_m),
             .CH2_TXDAPICODEOVRDEN_M        (ch6_txdapicodeovrden_m),
             .CH2_TXDAPICODERESET_M         (ch6_txdapicodereset_m),
             .CH2_TXDATAEXTENDRSVD_M        (ch6_txdataextendrsvd_m),
             .CH2_TXDATA_M                  (ch6_txdata_m),
             .CH2_TXDEEMPH_M                (ch6_txdeemph_m),
             .CH2_TXDETECTRX_M              (ch6_txdetectrx_m),
             .CH2_TXDIFFCTRL_M              (ch6_txdiffctrl_m),
             .CH2_TXDLYALIGNREQ_M           (ch6_txdlyalignreq_m),
             .CH2_TXELECIDLE_M              (ch6_txelecidle_m),
             .CH2_TXHEADER_M                (ch6_txheader_m),
             .CH2_TXINHIBIT_M               (ch6_txinhibit_m),
             .CH2_TXLATCLK_M                (ch6_txlatclk_m),
             .CH2_TXMAINCURSOR_M            (ch6_txmaincursor_m),
             .CH2_TXMARGIN_M                (ch6_txmargin_m),
             .CH2_TXMLDCHAINDONE_M          (ch6_txmldchaindone_m),
             .CH2_TXMLDCHAINREQ_M           (ch6_txmldchainreq_m),
             .CH2_TXONESZEROS_M             (ch6_txoneszeros_m),
             .CH2_TXPAUSEDELAYALIGN_M       (ch6_txpausedelayalign_m),
             .CH2_TXPCSRESETMASK_M          (ch6_txpcsresetmask_m),
             .CH2_TXPD_M                    (ch6_txpd_m),
             .CH2_TXPHALIGNREQ_M            (ch6_txphalignreq_m),
             .CH2_TXPHALIGNRESETMASK_M      (ch6_txphalignresetmask_m),
             .CH2_TXPHDLYPD_M               (ch6_txphdlypd_m),
             .CH2_TXPHDLYRESET_M            (ch6_txphdlyreset_m),
             .CH2_TXPHDLYTSTCLK_M           (ch6_txphdlytstclk_m),
             .CH2_TXPHSETINITREQ_M          (ch6_txphsetinitreq_m),
             .CH2_TXPHSHIFT180_M            (ch6_txphshift180_m),
             .CH2_TXPICODEOVRDEN_M          (ch6_txpicodeovrden_m),
             .CH2_TXPICODERESET_M           (ch6_txpicodereset_m),
             .CH2_TXPIPPMEN_M               (ch6_txpippmen_m),
             .CH2_TXPIPPMSTEPSIZE_M         (ch6_txpippmstepsize_m),
             .CH2_TXPISOPD_M                (ch6_txpisopd_m),
             .CH2_TXPMARESETMASK_M          (ch6_txpmaresetmask_m),
             .CH2_TXPOLARITY_M              (ch6_txpolarity_m),
             .CH2_TXPOSTCURSOR_M            (ch6_txpostcursor_m),
             .CH2_TXPRBSFORCEERR_M          (ch6_txprbsforceerr_m),
             .CH2_TXPRBSSEL_M               (ch6_txprbssel_m),
             .CH2_TXPRECURSOR_M             (ch6_txprecursor_m),
             .CH2_TXPROGDIVRESET_M          (ch6_txprogdivreset_m),
             .CH2_TXRATE_M                  (ch6_txrate_m),
             .CH2_TXRESETMODE_M             (ch6_txresetmode_m),
             .CH2_TXSEQUENCE_M              (ch6_txsequence_m),
             .CH2_TXSWING_M                 (ch6_txswing_m),
             .CH2_TXSYNCALLIN_M             (ch6_txsyncallin_m),
             .CH2_TXUSERRDY_M               (ch6_txuserrdy_m),
             .CH2_TXUSRCLK_M                (ch6_txusrclk_m),
             .CH3_CDRBMCDRREQ_M             (ch7_cdrbmcdrreq_m),
             .CH3_CDRFREQOS_M               (ch7_cdrfreqos_m),
             .CH3_CDRINCPCTRL_M             (ch7_cdrincpctrl_m),
             .CH3_CDRSTEPDIR_M              (ch7_cdrstepdir_m),
             .CH3_CDRSTEPSQ_M               (ch7_cdrstepsq_m),
             .CH3_CDRSTEPSX_M               (ch7_cdrstepsx_m),
//             .CH3_CFOKOVWRFINISH_M          (ch7_cfokovwrfinish_m),
//             .CH3_CFOKOVWRPULSE_M           (ch7_cfokovwrpulse_m),
//             .CH3_CFOKOVWRSTART_M           (ch7_cfokovwrstart_m),
             .CH3_CLKRSVD0_M                (ch7_clkrsvd0_m),
             .CH3_CLKRSVD1_M                (ch7_clkrsvd1_m),
             .CH3_DMONFIFORESET_M           (ch7_dmonfiforeset_m),
             .CH3_DMONITORCLK_M             (ch7_dmonitorclk_m),
             .CH3_EYESCANRESET_M            (ch7_eyescanreset_m),
             .CH3_EYESCANTRIGGER_M          (ch7_eyescantrigger_m),
             .CH3_GTRSVD_M                  (ch7_gtrsvd_m),
             .CH3_GTRXRESET_M               (ch7_gtrxreset_m),
             .CH3_GTTXRESET_M               (ch7_gttxreset_m),
             .CH3_HSDPPCSRESET_M            (ch7_hsdppcsreset_m),
             .CH3_ILORESETMASK_M            (ch7_iloresetmask_m),
             .CH3_ILORESET_M                (ch7_iloreset_m),
             .CH3_LOOPBACK_M                (ch7_loopback_m),
             .CH3_PCIERSTB_M                (ch7_pcierstb_m),
             .CH3_PCSRSVDIN_M               (ch7_pcsrsvdin_m),
             .CH3_PHYESMADAPTSAVE_M         (ch7_phyesmadaptsave_m),
             .CH3_RXCDRHOLD_M               (ch7_rxcdrhold_m),
             .CH3_RXCDROVRDEN_M             (ch7_rxcdrovrden_m),
             .CH3_RXCDRRESET_M              (ch7_rxcdrreset_m),
             .CH3_RXCHBONDI_M               (ch7_rxchbondi_m),
             .CH3_RXDAPICODEOVRDEN_M        (ch7_rxdapicodeovrden_m),
             .CH3_RXDAPICODERESET_M         (ch7_rxdapicodereset_m),
             .CH3_RXDLYALIGNREQ_M           (ch7_rxdlyalignreq_m),
             .CH3_RXEQTRAINING_M            (ch7_rxeqtraining_m),
             .CH3_RXGEARBOXSLIP_M           (ch7_rxgearboxslip_m),
             .CH3_RXLATCLK_M                (ch7_rxlatclk_m),
             .CH3_RXLPMEN_M                 (ch7_rxlpmen_m),
             .CH3_RXMLDCHAINDONE_M          (ch7_rxmldchaindone_m),
             .CH3_RXMLDCHAINREQ_M           (ch7_rxmldchainreq_m),
             .CH3_RXMLFINEALIGNREQ_M        (ch7_rxmlfinealignreq_m),
             .CH3_RXOOBRESET_M              (ch7_rxoobreset_m),
             .CH3_RXPCSRESETMASK_M          (ch7_rxpcsresetmask_m),
             .CH3_RXPD_M                    (ch7_rxpd_m),
             .CH3_RXPHALIGNREQ_M            (ch7_rxphalignreq_m),
             .CH3_RXPHALIGNRESETMASK_M      (ch7_rxphalignresetmask_m),
             .CH3_RXPHDLYPD_M               (ch7_rxphdlypd_m),
             .CH3_RXPHDLYRESET_M            (ch7_rxphdlyreset_m),
             .CH3_RXPHSETINITREQ_M          (ch7_rxphsetinitreq_m),
             .CH3_RXPHSHIFT180_M            (ch7_rxphshift180_m),
             .CH3_RXPMARESETMASK_M          (ch7_rxpmaresetmask_m),
             .CH3_RXPOLARITY_M              (ch7_rxpolarity_m),
             .CH3_RXPRBSCNTRESET_M          (ch7_rxprbscntreset_m),
             .CH3_RXPRBSSEL_M               (ch7_rxprbssel_m),
             .CH3_RXPROGDIVRESET_M          (ch7_rxprogdivreset_m),
             .CH3_RXRATE_M                  (ch7_rxrate_m),
             .CH3_RXRESETMODE_M             (ch7_rxresetmode_m),
             .CH3_RXSLIDE_M                 (ch7_rxslide_m),
             .CH3_RXSYNCALLIN_M             (ch7_rxsyncallin_m),
             .CH3_RXTERMINATION_M           (ch7_rxtermination_m),
             .CH3_RXUSERRDY_M               (ch7_rxuserrdy_m),
             .CH3_RXUSRCLK_M                (ch7_rxusrclk_m),
             .CH3_TSTIN_M                   (ch7_tstin_m),
             .CH3_TXCOMINIT_M               (ch7_txcominit_m),
             .CH3_TXCOMSAS_M                (ch7_txcomsas_m),
             .CH3_TXCOMWAKE_M               (ch7_txcomwake_m),
             .CH3_TXCTRL0_M                 (ch7_txctrl0_m),
             .CH3_TXCTRL1_M                 (ch7_txctrl1_m),
             .CH3_TXCTRL2_M                 (ch7_txctrl2_m),
             .CH3_TXDAPICODEOVRDEN_M        (ch7_txdapicodeovrden_m),
             .CH3_TXDAPICODERESET_M         (ch7_txdapicodereset_m),
             .CH3_TXDATAEXTENDRSVD_M        (ch7_txdataextendrsvd_m),
             .CH3_TXDATA_M                  (ch7_txdata_m),
             .CH3_TXDEEMPH_M                (ch7_txdeemph_m),
             .CH3_TXDETECTRX_M              (ch7_txdetectrx_m),
             .CH3_TXDIFFCTRL_M              (ch7_txdiffctrl_m),
             .CH3_TXDLYALIGNREQ_M           (ch7_txdlyalignreq_m),
             .CH3_TXELECIDLE_M              (ch7_txelecidle_m),
             .CH3_TXHEADER_M                (ch7_txheader_m),
             .CH3_TXINHIBIT_M               (ch7_txinhibit_m),
             .CH3_TXLATCLK_M                (ch7_txlatclk_m),
             .CH3_TXMAINCURSOR_M            (ch7_txmaincursor_m),
             .CH3_TXMARGIN_M                (ch7_txmargin_m),
             .CH3_TXMLDCHAINDONE_M          (ch7_txmldchaindone_m),
             .CH3_TXMLDCHAINREQ_M           (ch7_txmldchainreq_m),
             .CH3_TXONESZEROS_M             (ch7_txoneszeros_m),
             .CH3_TXPAUSEDELAYALIGN_M       (ch7_txpausedelayalign_m),
             .CH3_TXPCSRESETMASK_M          (ch7_txpcsresetmask_m),
             .CH3_TXPD_M                    (ch7_txpd_m),
             .CH3_TXPHALIGNREQ_M            (ch7_txphalignreq_m),
             .CH3_TXPHALIGNRESETMASK_M      (ch7_txphalignresetmask_m),
             .CH3_TXPHDLYPD_M               (ch7_txphdlypd_m),
             .CH3_TXPHDLYRESET_M            (ch7_txphdlyreset_m),
             .CH3_TXPHDLYTSTCLK_M           (ch7_txphdlytstclk_m),
             .CH3_TXPHSETINITREQ_M          (ch7_txphsetinitreq_m),
             .CH3_TXPHSHIFT180_M            (ch7_txphshift180_m),
             .CH3_TXPICODEOVRDEN_M          (ch7_txpicodeovrden_m),
             .CH3_TXPICODERESET_M           (ch7_txpicodereset_m),
             .CH3_TXPIPPMEN_M               (ch7_txpippmen_m),
             .CH3_TXPIPPMSTEPSIZE_M         (ch7_txpippmstepsize_m),
             .CH3_TXPISOPD_M                (ch7_txpisopd_m),
             .CH3_TXPMARESETMASK_M          (ch7_txpmaresetmask_m),
             .CH3_TXPOLARITY_M              (ch7_txpolarity_m),
             .CH3_TXPOSTCURSOR_M            (ch7_txpostcursor_m),
             .CH3_TXPRBSFORCEERR_M          (ch7_txprbsforceerr_m),
             .CH3_TXPRBSSEL_M               (ch7_txprbssel_m),
             .CH3_TXPRECURSOR_M             (ch7_txprecursor_m),
             .CH3_TXPROGDIVRESET_M          (ch7_txprogdivreset_m),
             .CH3_TXRATE_M                  (ch7_txrate_m),
             .CH3_TXRESETMODE_M             (ch7_txresetmode_m),
             .CH3_TXSEQUENCE_M              (ch7_txsequence_m),
             .CH3_TXSWING_M                 (ch7_txswing_m),
             .CH3_TXSYNCALLIN_M             (ch7_txsyncallin_m),
             .CH3_TXUSERRDY_M               (ch7_txuserrdy_m),
             .CH3_TXUSRCLK_M                (ch7_txusrclk_m),
             
             .CTRLRSVDIN0_M                  (q1_ctrlrsvdin0_m),
             .CTRLRSVDIN1_M                  (q1_ctrlrsvdin1_m),

             .DEBUGTRACECLK_M               (q1_debugtraceclk_m),
             .DEBUGTRACEREADY_M            (q1_debugtracetready_m),
             .GPI_M                         (q1_gpi_m),
//             .HSCLK0_GTGREFCLK2LCPLL_M      (q1_hsclk0_gtgrefclk2lcpll_m),
//             .HSCLK0_GTGREFCLK2RPLL_M       (q1_hsclk0_gtgrefclk2rpll_m),
             .HSCLK0_LCPLLCLKRSVD0_M        (q1_hsclk0_lcpllclkrsvd0_m),
             .HSCLK0_LCPLLCLKRSVD1_M        (q1_hsclk0_lcpllclkrsvd1_m),
             .HSCLK0_LCPLLFBDIV_M           (q1_hsclk0_lcpllfbdiv_m),
             .HSCLK0_LCPLLPD_M              (q1_hsclk0_lcpllpd_m),
             .HSCLK0_LCPLLREFCLKSEL_M       (q1_hsclk0_lcpllrefclksel_m),
             .HSCLK0_LCPLLRESETBYPASSMODE_M (q1_hsclk0_lcpllresetbypassmode_m),
             .HSCLK0_LCPLLRESETMASK_M       (q1_hsclk0_lcpllresetmask_m),
             .HSCLK0_LCPLLRESET_M           (q1_hsclk0_lcpllreset_m),
             .HSCLK0_LCPLLRSVD0_M           (q1_hsclk0_lcpllrsvd0_m),
             .HSCLK0_LCPLLRSVD1_M           (q1_hsclk0_lcpllrsvd1_m),
             .HSCLK0_LCPLLSDMDATA_M         (q1_hsclk0_lcpllsdmdata_m),
             .HSCLK0_LCPLLSDMTOGGLE_M       (q1_hsclk0_lcpllsdmtoggle_m),
             .HSCLK0_RPLLCLKRSVD0_M         (q1_hsclk0_rpllclkrsvd0_m),
             .HSCLK0_RPLLCLKRSVD1_M         (q1_hsclk0_rpllclkrsvd1_m),
             .HSCLK0_RPLLFBDIV_M            (q1_hsclk0_rpllfbdiv_m),
             .HSCLK0_RPLLPD_M               (q1_hsclk0_rpllpd_m),
             .HSCLK0_RPLLREFCLKSEL_M        (q1_hsclk0_rpllrefclksel_m),
             .HSCLK0_RPLLRESETBYPASSMODE_M  (q1_hsclk0_rpllresetbypassmode_m),
             .HSCLK0_RPLLRESETMASK_M        (q1_hsclk0_rpllresetmask_m),
             .HSCLK0_RPLLRESET_M            (q1_hsclk0_rpllreset_m),
             .HSCLK0_RPLLRSVD0_M            (q1_hsclk0_rpllrsvd0_m),
             .HSCLK0_RPLLRSVD1_M            (q1_hsclk0_rpllrsvd1_m),
             .HSCLK0_RPLLSDMDATA_M          (q1_hsclk0_rpllsdmdata_m),
             .HSCLK0_RPLLSDMTOGGLE_M        (q1_hsclk0_rpllsdmtoggle_m),
//             .HSCLK1_GTGREFCLK2LCPLL_M      (q1_hsclk1_gtgrefclk2lcpll_m),
//             .HSCLK1_GTGREFCLK2RPLL_M       (q1_hsclk1_gtgrefclk2rpll_m),
             .HSCLK1_LCPLLCLKRSVD0_M        (q1_hsclk1_lcpllclkrsvd0_m),
             .HSCLK1_LCPLLCLKRSVD1_M        (q1_hsclk1_lcpllclkrsvd1_m),
             .HSCLK1_LCPLLFBDIV_M           (q1_hsclk1_lcpllfbdiv_m),
             .HSCLK1_LCPLLPD_M              (q1_hsclk1_lcpllpd_m),
             .HSCLK1_LCPLLREFCLKSEL_M       (q1_hsclk1_lcpllrefclksel_m),
             .HSCLK1_LCPLLRESETBYPASSMODE_M (q1_hsclk1_lcpllresetbypassmode_m),
             .HSCLK1_LCPLLRESETMASK_M       (q1_hsclk1_lcpllresetmask_m),
             .HSCLK1_LCPLLRESET_M           (q1_hsclk1_lcpllreset_m),
             .HSCLK1_LCPLLRSVD0_M           (q1_hsclk1_lcpllrsvd0_m),
             .HSCLK1_LCPLLRSVD1_M           (q1_hsclk1_lcpllrsvd1_m),
             .HSCLK1_LCPLLSDMDATA_M         (q1_hsclk1_lcpllsdmdata_m),
             .HSCLK1_LCPLLSDMTOGGLE_M       (q1_hsclk1_lcpllsdmtoggle_m),
             .HSCLK1_RPLLCLKRSVD0_M         (q1_hsclk1_rpllclkrsvd0_m),
             .HSCLK1_RPLLCLKRSVD1_M         (q1_hsclk1_rpllclkrsvd1_m),
             .HSCLK1_RPLLFBDIV_M            (q1_hsclk1_rpllfbdiv_m),
             .HSCLK1_RPLLPD_M               (q1_hsclk1_rpllpd_m),
             .HSCLK1_RPLLREFCLKSEL_M        (q1_hsclk1_rpllrefclksel_m),
             .HSCLK1_RPLLRESETBYPASSMODE_M  (q1_hsclk1_rpllresetbypassmode_m),
             .HSCLK1_RPLLRESETMASK_M        (q1_hsclk1_rpllresetmask_m),
             .HSCLK1_RPLLRESET_M            (q1_hsclk1_rpllreset_m),
             .HSCLK1_RPLLRSVD0_M            (q1_hsclk1_rpllrsvd0_m),
             .HSCLK1_RPLLRSVD1_M            (q1_hsclk1_rpllrsvd1_m),
             .HSCLK1_RPLLSDMDATA_M          (q1_hsclk1_rpllsdmdata_m),
             .HSCLK1_RPLLSDMTOGGLE_M        (q1_hsclk1_rpllsdmtoggle_m),
             .M0_AXIS_TREADY_M              (s3_axis_tready_m),
             .M1_AXIS_TREADY_M              (s4_axis_tready_m),
             .M2_AXIS_TREADY_M              (s5_axis_tready_m),
             .MSTRXRESET_M                  ({ch7_mstrxreset_m,ch6_mstrxreset_m,ch5_mstrxreset_m,ch4_mstrxreset_m}),
             .MSTTXRESET_M                  ({ch7_msttxreset_m,ch6_msttxreset_m,ch5_msttxreset_m,ch4_msttxreset_m}),
             .PCIELINKREACHTARGET_M         (q1_pcielinkreachtarget_m),
             .PCIELTSSM_M                   (q1_pcieltssm_m),
             .RCALENB_M                     (q1_rcalenb_m),
//             .REFCLK0_CEB_M                 (q1_refclk0_ceb_m),
             .REFCLK0_CLKTESTSIG_M          (q1_refclk0_clktestsig_m),
             .REFCLK0_GTREFCLKPD_M          (q1_refclk0_gtrefclkpd_m),
//             .REFCLK1_CEB_M                 (q1_refclk1_ceb_m),
             .REFCLK1_CLKTESTSIG_M          (q1_refclk1_clktestsig_m),
             .REFCLK1_GTREFCLKPD_M          (q1_refclk1_gtrefclkpd_m),            
             .RXMARGINREQCMD_M              (q1_rxmarginreqcmd_m),
             .RXMARGINREQLANENUM_M          (q1_rxmarginreqlanenum_m),
             .RXMARGINREQPAYLD_M            (q1_rxmarginreqpayld_m),
             .RXMARGINREQREQ_M              (q1_rxmarginreqreq_m),
             .RXMARGINRESACK_M              (q1_rxmarginresack_m),
             .S0_AXIS_TDATA_M               (m3_axis_tdata_m),
             .S0_AXIS_TLAST_M               (m3_axis_tlast_m),
             .S0_AXIS_TVALID_M              (m3_axis_tvalid_m),
             .S1_AXIS_TDATA_M               (m4_axis_tdata_m),
             .S1_AXIS_TLAST_M               (m4_axis_tlast_m),
             .S1_AXIS_TVALID_M              (m4_axis_tvalid_m),
             .S2_AXIS_TDATA_M               (m5_axis_tdata_m),
             .S2_AXIS_TLAST_M               (m5_axis_tlast_m),
             .S2_AXIS_TVALID_M              (m5_axis_tvalid_m),
             .TRIGACKOUT0_M                 (q1_trigackout0_m),
             .TRIGIN0_M                     (q1_trigin0_m),
             .UBENABLE_M                    (q1_ubenable_m),
             .UBINTR_M                      (q1_ubintr_m),
             .UBIOLMBRST_M                  (q1_ubiolmbrst_m),
             .UBMBRST_M                     (q1_ubmbrst_m),
             .UBRXUART_M                    (q1_ubrxuart_m),
             .APB3PRDATA_M                  (q1_apb3prdata_m),
             .APB3PREADY_M                  (q1_apb3pready_m),
             .APB3PSLVERR_M                 (q1_apb3pslverr_m),
             .CH0_BUFGTCEMASK_M             (ch4_bufgtcemask_m),
             .CH0_BUFGTCE_M                 (ch4_bufgtce_m),
             .CH0_BUFGTDIV_M                (ch4_bufgtdiv_m),
             .CH0_BUFGTRSTMASK_M            (ch4_bufgtrstmask_m),
             .CH0_BUFGTRST_M                (ch4_bufgtrst_m),
//             .CH0_CFOKOVWRRDY0_M            (ch4_cfokovwrrdy0_m),
//             .CH0_CFOKOVWRRDY1_M            (ch4_cfokovwrrdy1_m),
             .CH0_DMONITOROUT_M             (ch4_dmonitorout_m),
             .CH0_EYESCANDATAERROR_M        (ch4_eyescandataerror_m),
             .CH0_ILORESETDONE_M            (ch4_iloresetdone_m),
             .CH0_PCSRSVDOUT_M              (ch4_pcsrsvdout_m),
             .CH0_PINRSVDAS_M               (ch4_pinrsvdas_m),
             .CH0_PHYREADY_M                (ch4_phyready_m),
             .CH0_PHYSTATUS_M               (ch4_phystatus_m),
//             .CH0_PINRSRVDAS_M              (ch4_pinrsrvdas_m),
             .CH0_RESETEXCEPTION_M          (ch4_resetexception_m),
             .CH0_RX10GSTAT_M               (ch4_rx10gstat_m),
             .CH0_RXBUFSTATUS_M             (ch4_rxbufstatus_m),
             .CH0_RXBYTEISALIGNED_M         (ch4_rxbyteisaligned_m),
             .CH0_RXBYTEREALIGN_M           (ch4_rxbyterealign_m),
             .CH0_RXCDRLOCK_M               (ch4_rxcdrlock_m),
             .CH0_RXCDRPHDONE_M             (ch4_rxcdrphdone_m),
             .CH0_RXCHANBONDSEQ_M           (ch4_rxchanbondseq_m),
             .CH0_RXCHANISALIGNED_M         (ch4_rxchanisaligned_m),
             .CH0_RXCHANREALIGN_M           (ch4_rxchanrealign_m),
             .CH0_RXCHBONDO_M               (ch4_rxchbondo_m),
             .CH0_RXCLKCORCNT_M             (ch4_rxclkcorcnt_m),
             .CH0_RXCOMINITDET_M            (ch4_rxcominitdet_m),
             .CH0_RXCOMMADET_M              (ch4_rxcommadet_m),
             .CH0_RXCOMSASDET_M             (ch4_rxcomsasdet_m),
             .CH0_RXCOMWAKEDET_M            (ch4_rxcomwakedet_m),
             .CH0_RXCTRL0_M                 (ch4_rxctrl0_m),
             .CH0_RXCTRL1_M                 (ch4_rxctrl1_m),
             .CH0_RXCTRL2_M                 (ch4_rxctrl2_m),
             .CH0_RXCTRL3_M                 (ch4_rxctrl3_m),
             .CH0_RXDATAEXTENDRSVD_M        (ch4_rxdataextendrsvd_m),
             .CH0_RXDATAVALID_M             (ch4_rxdatavalid_m),
             .CH0_RXDATA_M                  (ch4_rxdata_m),
             .CH0_RXDCCDONE_M               (ch4_rxdccdone_m),
             .CH0_RXDLYALIGNERR_M           (ch4_rxdlyalignerr_m),
             .CH0_RXDLYALIGNPROG_M          (ch4_rxdlyalignprog_m),
             .CH0_RXELECIDLE_M              (ch4_rxelecidle_m),
             .CH0_RXFINEALIGNDONE_M         (ch4_rxfinealigndone_m),
             .CH0_RXHEADERVALID_M           (ch4_rxheadervalid_m),
             .CH0_RXHEADER_M                (ch4_rxheader_m),
             .CH0_RXOSINTDONE_M             (ch4_rxosintdone_m),
             .CH0_RXOSINTSTARTED_M          (ch4_rxosintstarted_m),
             .CH0_RXOSINTSTROBEDONE_M       (ch4_rxosintstrobedone_m),
             .CH0_RXOSINTSTROBESTARTED_M    (ch4_rxosintstrobestarted_m),
             .CH0_RXPHALIGNDONE_M           (ch4_rxphaligndone_m),
             .CH0_RXPHALIGNERR_M            (ch4_rxphalignerr_m),
             .CH0_RXPHDLYRESETDONE_M        (ch4_rxphdlyresetdone_m),
             .CH0_RXPHSETINITDONE_M         (ch4_rxphsetinitdone_m),
             .CH0_RXPHSHIFT180DONE_M        (ch4_rxphshift180done_m),
             .CH0_RXPMARESETDONE_M          (ch4_rxpmaresetdone_m),
             .CH0_RXPRBSERR_M               (ch4_rxprbserr_m),
             .CH0_RXPRBSLOCKED_M            (ch4_rxprbslocked_m),
//             .CH0_RXPRGDIVRESETDONE_M       (ch4_rxprgdivresetdone_m),
             .CH0_RXRESETDONE_M             (ch4_rxresetdone_m),
             .CH0_RXSLIDERDY_M              (ch4_rxsliderdy_m),
             .CH0_RXSTARTOFSEQ_M            (ch4_rxstartofseq_m),
             .CH0_RXSTATUS_M                (ch4_rxstatus_m),
             .CH0_RXSYNCDONE_M              (ch4_rxsyncdone_m),
             .CH0_RXVALID_M                 (ch4_rxvalid_m),
             .CH0_TX10GSTAT_M               (ch4_tx10gstat_m),
             .CH0_TXBUFSTATUS_M             (ch4_txbufstatus_m),
             .CH0_TXCOMFINISH_M             (ch4_txcomfinish_m),
             .CH0_TXDCCDONE_M               (ch4_txdccdone_m),
             .CH0_TXDLYALIGNERR_M           (ch4_txdlyalignerr_m),
             .CH0_TXDLYALIGNPROG_M          (ch4_txdlyalignprog_m),
             .CH0_TXOUTCLK_M                (ch4_txoutclk_m),
             .CH0_TXPHALIGNDONE_M           (ch4_txphaligndone_m),
             .CH0_TXPHALIGNERR_M            (ch4_txphalignerr_m),
             .CH0_TXPHALIGNOUTRSVD_M        (ch4_txphalignoutrsvd_m),
             .CH0_TXPHDLYRESETDONE_M        (ch4_txphdlyresetdone_m),
             .CH0_TXPHSETINITDONE_M         (ch4_txphsetinitdone_m),
             .CH0_CFOKOVRDFINISH_M          (ch4_cfokovrdfinish_m),
              
             .CH0_CFOKOVRDSTART_M           (ch4_cfokovrdstart_m),
             .CH1_CFOKOVRDSTART_M           (ch5_cfokovrdstart_m),
             .CH2_CFOKOVRDSTART_M           (ch6_cfokovrdstart_m),
             .CH3_CFOKOVRDSTART_M           (ch7_cfokovrdstart_m),
             .CH1_CFOKOVRDFINISH_M          (ch5_cfokovrdfinish_m),
             .CH2_CFOKOVRDFINISH_M          (ch6_cfokovrdfinish_m),
             .CH3_CFOKOVRDFINISH_M          (ch7_cfokovrdfinish_m),
             .CH0_CFOKOVRDPULSE_M           (ch4_cfokovrdpulse_m),
             .CH1_CFOKOVRDPULSE_M           (ch5_cfokovrdpulse_m),
             .CH2_CFOKOVRDPULSE_M           (ch6_cfokovrdpulse_m),
             .CH3_CFOKOVRDPULSE_M           (ch7_cfokovrdpulse_m),
             .CH0_CFOKOVRDRDY0_M            (ch4_cfokovrdrdy0_m),
             .CH0_CFOKOVRDRDY1_M            (ch4_cfokovrdrdy1_m),
             .CH1_CFOKOVRDRDY0_M            (ch5_cfokovrdrdy0_m),
             .CH1_CFOKOVRDRDY1_M            (ch5_cfokovrdrdy1_m),
             .CH2_CFOKOVRDRDY0_M            (ch6_cfokovrdrdy0_m),
             .CH2_CFOKOVRDRDY1_M            (ch6_cfokovrdrdy1_m),
             .CH3_CFOKOVRDRDY0_M            (ch7_cfokovrdrdy0_m),
             .CH3_CFOKOVRDRDY1_M            (ch7_cfokovrdrdy1_m),
             .CH0_TXPHSHIFT180DONE_M        (ch4_txphshift180done_m),
             .CH0_TXPMARESETDONE_M          (ch4_txpmaresetdone_m),
//             .CH0_TXPRGDIVRESETDONE_M       (ch4_txprgdivresetdone_m),
             .CH0_TXRESETDONE_M             (ch4_txresetdone_m),
             .CH0_TXSYNCDONE_M              (ch4_txsyncdone_m),
             .CH1_BUFGTCEMASK_M             (ch5_bufgtcemask_m),
             .CH1_BUFGTCE_M                 (ch5_bufgtce_m),
             .CH1_BUFGTDIV_M                (ch5_bufgtdiv_m),
             .CH1_BUFGTRSTMASK_M            (ch5_bufgtrstmask_m),
             .CH1_BUFGTRST_M                (ch5_bufgtrst_m),
//             .CH1_CFOKOVWRRDY0_M            (ch5_cfokovwrrdy0_m),
//             .CH1_CFOKOVWRRDY1_M            (ch5_cfokovwrrdy1_m),
             .CH1_DMONITOROUT_M             (ch5_dmonitorout_m),
             .CH1_EYESCANDATAERROR_M        (ch5_eyescandataerror_m),
             .CH1_ILORESETDONE_M            (ch5_iloresetdone_m),
             .CH1_PCSRSVDOUT_M              (ch5_pcsrsvdout_m),
             .CH1_PINRSVDAS_M               (ch5_pinrsvdas_m),
             .CH1_PHYREADY_M                (ch5_phyready_m),
             .CH1_PHYSTATUS_M               (ch5_phystatus_m),
//             .CH1_PINRSRVDAS_M              (ch5_pinrsrvdas_m),
             .CH1_RESETEXCEPTION_M          (ch5_resetexception_m),
             .CH1_RX10GSTAT_M               (ch5_rx10gstat_m),
             .CH1_RXBUFSTATUS_M             (ch5_rxbufstatus_m),
             .CH1_RXBYTEISALIGNED_M         (ch5_rxbyteisaligned_m),
             .CH1_RXBYTEREALIGN_M           (ch5_rxbyterealign_m),
             .CH1_RXCDRLOCK_M               (ch5_rxcdrlock_m),
             .CH1_RXCDRPHDONE_M             (ch5_rxcdrphdone_m),
             .CH1_RXCHANBONDSEQ_M           (ch5_rxchanbondseq_m),
             .CH1_RXCHANISALIGNED_M         (ch5_rxchanisaligned_m),
             .CH1_RXCHANREALIGN_M           (ch5_rxchanrealign_m),
             .CH1_RXCHBONDO_M               (ch5_rxchbondo_m),
             .CH1_RXCLKCORCNT_M             (ch5_rxclkcorcnt_m),
             .CH1_RXCOMINITDET_M            (ch5_rxcominitdet_m),
             .CH1_RXCOMMADET_M              (ch5_rxcommadet_m),
             .CH1_RXCOMSASDET_M             (ch5_rxcomsasdet_m),
             .CH1_RXCOMWAKEDET_M            (ch5_rxcomwakedet_m),
             .CH1_RXCTRL0_M                 (ch5_rxctrl0_m),
             .CH1_RXCTRL1_M                 (ch5_rxctrl1_m),
             .CH1_RXCTRL2_M                 (ch5_rxctrl2_m),
             .CH1_RXCTRL3_M                 (ch5_rxctrl3_m),
             .CH1_RXDATAEXTENDRSVD_M        (ch5_rxdataextendrsvd_m),
             .CH1_RXDATAVALID_M             (ch5_rxdatavalid_m),
             .CH1_RXDATA_M                  (ch5_rxdata_m),
             .CH1_RXDCCDONE_M               (ch5_rxdccdone_m),
             .CH1_RXDLYALIGNERR_M           (ch5_rxdlyalignerr_m),
             .CH1_RXDLYALIGNPROG_M          (ch5_rxdlyalignprog_m),
             .CH1_RXELECIDLE_M              (ch5_rxelecidle_m),
             .CH1_RXFINEALIGNDONE_M         (ch5_rxfinealigndone_m),
             .CH1_RXHEADERVALID_M           (ch5_rxheadervalid_m),
             .CH1_RXHEADER_M                (ch5_rxheader_m),
             .CH1_RXOSINTDONE_M             (ch5_rxosintdone_m),
             .CH1_RXOSINTSTARTED_M          (ch5_rxosintstarted_m),
             .CH1_RXOSINTSTROBEDONE_M       (ch5_rxosintstrobedone_m),
             .CH1_RXOSINTSTROBESTARTED_M    (ch5_rxosintstrobestarted_m),
             .CH1_RXPHALIGNDONE_M           (ch5_rxphaligndone_m),
             .CH1_RXPHALIGNERR_M            (ch5_rxphalignerr_m),
             .CH1_RXPHDLYRESETDONE_M        (ch5_rxphdlyresetdone_m),
             .CH1_RXPHSETINITDONE_M         (ch5_rxphsetinitdone_m),
             .CH1_RXPHSHIFT180DONE_M        (ch5_rxphshift180done_m),
             .CH1_RXPMARESETDONE_M          (ch5_rxpmaresetdone_m),
             .CH1_RXPRBSERR_M               (ch5_rxprbserr_m),
             .CH1_RXPRBSLOCKED_M            (ch5_rxprbslocked_m),
//             .CH1_RXPRGDIVRESETDONE_M       (ch5_rxprgdivresetdone_m),
             .CH1_RXRESETDONE_M             (ch5_rxresetdone_m),
             .CH1_RXSLIDERDY_M              (ch5_rxsliderdy_m),
             .CH1_RXSTARTOFSEQ_M            (ch5_rxstartofseq_m),
             .CH1_RXSTATUS_M                (ch5_rxstatus_m),
             .CH1_RXSYNCDONE_M              (ch5_rxsyncdone_m),
             .CH1_RXVALID_M                 (ch5_rxvalid_m),
             .CH1_TX10GSTAT_M               (ch5_tx10gstat_m),
             .CH1_TXBUFSTATUS_M             (ch5_txbufstatus_m),
             .CH1_TXCOMFINISH_M             (ch5_txcomfinish_m),
             .CH1_TXDCCDONE_M               (ch5_txdccdone_m),
             .CH1_TXDLYALIGNERR_M           (ch5_txdlyalignerr_m),
             .CH1_TXDLYALIGNPROG_M          (ch5_txdlyalignprog_m),
             .CH1_TXPHALIGNDONE_M           (ch5_txphaligndone_m),
             .CH1_TXPHALIGNERR_M            (ch5_txphalignerr_m),
             .CH1_TXPHALIGNOUTRSVD_M        (ch5_txphalignoutrsvd_m),
             .CH1_TXPHDLYRESETDONE_M        (ch5_txphdlyresetdone_m),
             .CH1_TXPHSETINITDONE_M         (ch5_txphsetinitdone_m),
             .CH1_TXPHSHIFT180DONE_M        (ch5_txphshift180done_m),
             .CH1_TXPMARESETDONE_M          (ch5_txpmaresetdone_m),
//             .CH1_TXPRGDIVRESETDONE_M       (ch5_txprgdivresetdone_m),
             .CH1_TXRESETDONE_M             (ch5_txresetdone_m),
             .CH1_TXSYNCDONE_M              (ch5_txsyncdone_m),
             .CH2_BUFGTCEMASK_M             (ch6_bufgtcemask_m),
             .CH2_BUFGTCE_M                 (ch6_bufgtce_m),
             .CH2_BUFGTDIV_M                (ch6_bufgtdiv_m),
             .CH2_BUFGTRSTMASK_M            (ch6_bufgtrstmask_m),
             .CH2_BUFGTRST_M                (ch6_bufgtrst_m),
//             .CH2_CFOKOVWRRDY0_M            (ch6_cfokovwrrdy0_m),
//             .CH2_CFOKOVWRRDY1_M            (ch6_cfokovwrrdy1_m),
             .CH2_DMONITOROUT_M             (ch6_dmonitorout_m),
             .CH2_EYESCANDATAERROR_M        (ch6_eyescandataerror_m),
             .CH2_ILORESETDONE_M            (ch6_iloresetdone_m),
             .CH2_PCSRSVDOUT_M              (ch6_pcsrsvdout_m),
             .CH2_PINRSVDAS_M               (ch6_pinrsvdas_m),
             .CH2_PHYREADY_M                (ch6_phyready_m),
             .CH2_PHYSTATUS_M               (ch6_phystatus_m),
//             .CH2_PINRSRVDAS_M              (ch6_pinrsrvdas_m),
             .CH2_RESETEXCEPTION_M          (ch6_resetexception_m),
             .CH2_RX10GSTAT_M               (ch6_rx10gstat_m),
             .CH2_RXBUFSTATUS_M             (ch6_rxbufstatus_m),
             .CH2_RXBYTEISALIGNED_M         (ch6_rxbyteisaligned_m),
             .CH2_RXBYTEREALIGN_M           (ch6_rxbyterealign_m),
             .CH2_RXCDRLOCK_M               (ch6_rxcdrlock_m),
             .CH2_RXCDRPHDONE_M             (ch6_rxcdrphdone_m),
             .CH2_RXCHANBONDSEQ_M           (ch6_rxchanbondseq_m),
             .CH2_RXCHANISALIGNED_M         (ch6_rxchanisaligned_m),
             .CH2_RXCHANREALIGN_M           (ch6_rxchanrealign_m),
             .CH2_RXCHBONDO_M               (ch6_rxchbondo_m),
             .CH2_RXCLKCORCNT_M             (ch6_rxclkcorcnt_m),
             .CH2_RXCOMINITDET_M            (ch6_rxcominitdet_m),
             .CH2_RXCOMMADET_M              (ch6_rxcommadet_m),
             .CH2_RXCOMSASDET_M             (ch6_rxcomsasdet_m),
             .CH2_RXCOMWAKEDET_M            (ch6_rxcomwakedet_m),
             .CH2_RXCTRL0_M                 (ch6_rxctrl0_m),
             .CH2_RXCTRL1_M                 (ch6_rxctrl1_m),
             .CH2_RXCTRL2_M                 (ch6_rxctrl2_m),
             .CH2_RXCTRL3_M                 (ch6_rxctrl3_m),
             .CH2_RXDATAEXTENDRSVD_M        (ch6_rxdataextendrsvd_m),
             .CH2_RXDATAVALID_M             (ch6_rxdatavalid_m),
             .CH2_RXDATA_M                  (ch6_rxdata_m),
             .CH2_RXDCCDONE_M               (ch6_rxdccdone_m),
             .CH2_RXDLYALIGNERR_M           (ch6_rxdlyalignerr_m),
             .CH2_RXDLYALIGNPROG_M          (ch6_rxdlyalignprog_m),
             .CH2_RXELECIDLE_M              (ch6_rxelecidle_m),
             .CH2_RXFINEALIGNDONE_M         (ch6_rxfinealigndone_m),
             .CH2_RXHEADERVALID_M           (ch6_rxheadervalid_m),
             .CH2_RXHEADER_M                (ch6_rxheader_m),
             .CH2_RXOSINTDONE_M             (ch6_rxosintdone_m),
             .CH2_RXOSINTSTARTED_M          (ch6_rxosintstarted_m),
             .CH2_RXOSINTSTROBEDONE_M       (ch6_rxosintstrobedone_m),
             .CH2_RXOSINTSTROBESTARTED_M    (ch6_rxosintstrobestarted_m),
             .CH2_RXPHALIGNDONE_M           (ch6_rxphaligndone_m),
             .CH2_RXPHALIGNERR_M            (ch6_rxphalignerr_m),
             .CH2_RXPHDLYRESETDONE_M        (ch6_rxphdlyresetdone_m),
             .CH2_RXPHSETINITDONE_M         (ch6_rxphsetinitdone_m),
             .CH2_RXPHSHIFT180DONE_M        (ch6_rxphshift180done_m),
             .CH2_RXPMARESETDONE_M          (ch6_rxpmaresetdone_m),
             .CH2_RXPRBSERR_M               (ch6_rxprbserr_m),
             .CH2_RXPRBSLOCKED_M            (ch6_rxprbslocked_m),
//             .CH2_RXPRGDIVRESETDONE_M       (ch6_rxprgdivresetdone_m),
             .CH2_RXRESETDONE_M             (ch6_rxresetdone_m),
             .CH2_RXSLIDERDY_M              (ch6_rxsliderdy_m),
             .CH2_RXSTARTOFSEQ_M            (ch6_rxstartofseq_m),
             .CH2_RXSTATUS_M                (ch6_rxstatus_m),
             .CH2_RXSYNCDONE_M              (ch6_rxsyncdone_m),
             .CH2_RXVALID_M                 (ch6_rxvalid_m),
             .CH2_TX10GSTAT_M               (ch6_tx10gstat_m),
             .CH2_TXBUFSTATUS_M             (ch6_txbufstatus_m),
             .CH2_TXCOMFINISH_M             (ch6_txcomfinish_m),
             .CH2_TXDCCDONE_M               (ch6_txdccdone_m),
             .CH2_TXDLYALIGNERR_M           (ch6_txdlyalignerr_m),
             .CH2_TXDLYALIGNPROG_M          (ch6_txdlyalignprog_m),
             .CH2_TXPHALIGNDONE_M           (ch6_txphaligndone_m),
             .CH2_TXPHALIGNERR_M            (ch6_txphalignerr_m),
             .CH2_TXPHALIGNOUTRSVD_M        (ch6_txphalignoutrsvd_m),
             .CH2_TXPHDLYRESETDONE_M        (ch6_txphdlyresetdone_m),
             .CH2_TXPHSETINITDONE_M         (ch6_txphsetinitdone_m),
             .CH2_TXPHSHIFT180DONE_M        (ch6_txphshift180done_m),
             .CH2_TXPMARESETDONE_M          (ch6_txpmaresetdone_m),
//             .CH2_TXPRGDIVRESETDONE_M       (ch6_txprgdivresetdone_m),
             .CH2_TXRESETDONE_M             (ch6_txresetdone_m),
             .CH2_TXSYNCDONE_M              (ch6_txsyncdone_m),
             .CH3_BUFGTCEMASK_M             (ch7_bufgtcemask_m),
             .CH3_BUFGTCE_M                 (ch7_bufgtce_m),
             .CH3_BUFGTDIV_M                (ch7_bufgtdiv_m),
             .CH3_BUFGTRSTMASK_M            (ch7_bufgtrstmask_m),
             .CH3_BUFGTRST_M                (ch7_bufgtrst_m),
//             .CH3_CFOKOVWRRDY0_M            (ch7_cfokovwrrdy0_m),
//             .CH3_CFOKOVWRRDY1_M            (ch7_cfokovwrrdy1_m),
             .CH3_DMONITOROUT_M             (ch7_dmonitorout_m),
             .CH3_EYESCANDATAERROR_M        (ch7_eyescandataerror_m),
             .CH3_ILORESETDONE_M            (ch7_iloresetdone_m),
             .CH3_PCSRSVDOUT_M              (ch7_pcsrsvdout_m),
             .CH3_PINRSVDAS_M               (ch7_pinrsvdas_m),
             .CH3_PHYREADY_M                (ch7_phyready_m),
             .CH3_PHYSTATUS_M               (ch7_phystatus_m),
//             .CH3_PINRSRVDAS_M              (ch7_pinrsrvdas_m),
             .CH3_RESETEXCEPTION_M          (ch7_resetexception_m),
             .CH3_RX10GSTAT_M               (ch7_rx10gstat_m),
             .CH3_RXBUFSTATUS_M             (ch7_rxbufstatus_m),
             .CH3_RXBYTEISALIGNED_M         (ch7_rxbyteisaligned_m),
             .CH3_RXBYTEREALIGN_M           (ch7_rxbyterealign_m),
             .CH3_RXCDRLOCK_M               (ch7_rxcdrlock_m),
             .CH3_RXCDRPHDONE_M             (ch7_rxcdrphdone_m),
             .CH3_RXCHANBONDSEQ_M           (ch7_rxchanbondseq_m),
             .CH3_RXCHANISALIGNED_M         (ch7_rxchanisaligned_m),
             .CH3_RXCHANREALIGN_M           (ch7_rxchanrealign_m),
             .CH3_RXCHBONDO_M               (ch7_rxchbondo_m),
             .CH3_RXCLKCORCNT_M             (ch7_rxclkcorcnt_m),
             .CH3_RXCOMINITDET_M            (ch7_rxcominitdet_m),
             .CH3_RXCOMMADET_M              (ch7_rxcommadet_m),
             .CH3_RXCOMSASDET_M             (ch7_rxcomsasdet_m),
             .CH3_RXCOMWAKEDET_M            (ch7_rxcomwakedet_m),
             .CH3_RXCTRL0_M                 (ch7_rxctrl0_m),
             .CH3_RXCTRL1_M                 (ch7_rxctrl1_m),
             .CH3_RXCTRL2_M                 (ch7_rxctrl2_m),
             .CH3_RXCTRL3_M                 (ch7_rxctrl3_m),
             .CH3_RXDATAEXTENDRSVD_M        (ch7_rxdataextendrsvd_m),
             .CH3_RXDATAVALID_M             (ch7_rxdatavalid_m),
             .CH3_RXDATA_M                  (ch7_rxdata_m),
             .CH3_RXDCCDONE_M               (ch7_rxdccdone_m),
             .CH3_RXDLYALIGNERR_M           (ch7_rxdlyalignerr_m),
             .CH3_RXDLYALIGNPROG_M          (ch7_rxdlyalignprog_m),
             .CH3_RXELECIDLE_M              (ch7_rxelecidle_m),
             .CH3_RXFINEALIGNDONE_M         (ch7_rxfinealigndone_m),
             .CH3_RXHEADERVALID_M           (ch7_rxheadervalid_m),
             .CH3_RXHEADER_M                (ch7_rxheader_m),
             .CH3_RXOSINTDONE_M             (ch7_rxosintdone_m),
             .CH3_RXOSINTSTARTED_M          (ch7_rxosintstarted_m),
             .CH3_RXOSINTSTROBEDONE_M       (ch7_rxosintstrobedone_m),
             .CH3_RXOSINTSTROBESTARTED_M    (ch7_rxosintstrobestarted_m),
             .CH3_RXPHALIGNDONE_M           (ch7_rxphaligndone_m),
             .CH3_RXPHALIGNERR_M            (ch7_rxphalignerr_m),
             .CH3_RXPHDLYRESETDONE_M        (ch7_rxphdlyresetdone_m),
             .CH3_RXPHSETINITDONE_M         (ch7_rxphsetinitdone_m),
             .CH3_RXPHSHIFT180DONE_M        (ch7_rxphshift180done_m),
             .CH3_RXPMARESETDONE_M          (ch7_rxpmaresetdone_m),
             .CH3_RXPRBSERR_M               (ch7_rxprbserr_m),
             .CH3_RXPRBSLOCKED_M            (ch7_rxprbslocked_m),
//             .CH3_RXPRGDIVRESETDONE_M       (ch7_rxprgdivresetdone_m),
             .CH3_RXRESETDONE_M             (ch7_rxresetdone_m),
             .CH3_RXSLIDERDY_M              (ch7_rxsliderdy_m),
             .CH3_RXSTARTOFSEQ_M            (ch7_rxstartofseq_m),
             .CH3_RXSTATUS_M                (ch7_rxstatus_m),
             .CH3_RXSYNCDONE_M              (ch7_rxsyncdone_m),
             .CH3_RXVALID_M                 (ch7_rxvalid_m),
             .CH3_TX10GSTAT_M               (ch7_tx10gstat_m),
             .CH3_TXBUFSTATUS_M             (ch7_txbufstatus_m),
             .CH3_TXCOMFINISH_M             (ch7_txcomfinish_m),
             .CH3_TXDCCDONE_M               (ch7_txdccdone_m),
             .CH3_TXDLYALIGNERR_M           (ch7_txdlyalignerr_m),
             .CH3_TXDLYALIGNPROG_M          (ch7_txdlyalignprog_m),
             .CH3_TXPHALIGNDONE_M           (ch7_txphaligndone_m),
             .CH3_TXPHALIGNERR_M            (ch7_txphalignerr_m),
             .CH3_TXPHALIGNOUTRSVD_M        (ch7_txphalignoutrsvd_m),
             .CH3_TXPHDLYRESETDONE_M        (ch7_txphdlyresetdone_m),
             .CH3_TXPHSETINITDONE_M         (ch7_txphsetinitdone_m),
             .CH3_TXPHSHIFT180DONE_M        (ch7_txphshift180done_m),
             .CH3_TXPMARESETDONE_M          (ch7_txpmaresetdone_m),
//             .CH3_TXPRGDIVRESETDONE_M       (ch7_txprgdivresetdone_m),
             .CH3_TXRESETDONE_M             (ch7_txresetdone_m),
             .CH3_TXSYNCDONE_M              (ch7_txsyncdone_m),
             .CORRECTERR_M                  (q1_correcterr_m),
             .CTRLRSVDOUT_M                 (q1_ctrlrsvdout_m),
             .DEBUGTRACETDATA_M             (q1_debugtracetdata_m),
             .DEBUGTRACETVALID_M            (q1_debugtracetvalid_m),
             .GPO_M                         (q1_gpo_m),
             .GTPOWERGOOD_M                 (q1_gtpowergood_m),
             .HSCLK0_LCPLLFBCLKLOST_M       (q1_hsclk0_lcpllfbclklost_m),
             .HSCLK0_LCPLLLOCK_M            (q1_hsclk0_lcplllock_m),
             .HSCLK0_LCPLLREFCLKLOST_M      (q1_hsclk0_lcpllrefclklost_m),
             .HSCLK0_LCPLLREFCLKMONITOR_M   (q1_hsclk0_lcpllrefclkmonitor_m),
             .HSCLK0_LCPLLRSVDOUT_M         (q1_hsclk0_lcpllrsvdout_m),
             .HSCLK0_RPLLFBCLKLOST_M        (q1_hsclk0_rpllfbclklost_m),
             .HSCLK0_RPLLLOCK_M             (q1_hsclk0_rplllock_m),
             .HSCLK0_RPLLREFCLKLOST_M       (q1_hsclk0_rpllrefclklost_m),
             .HSCLK0_RPLLREFCLKMONITOR_M    (q1_hsclk0_rpllrefclkmonitor_m),
             .HSCLK0_RPLLRSVDOUT_M          (q1_hsclk0_rpllrsvdout_m),
             .HSCLK1_LCPLLFBCLKLOST_M       (q1_hsclk1_lcpllfbclklost_m),
             .HSCLK1_LCPLLLOCK_M            (q1_hsclk1_lcplllock_m),
             .HSCLK1_LCPLLREFCLKLOST_M      (q1_hsclk1_lcpllrefclklost_m),
             .HSCLK1_LCPLLREFCLKMONITOR_M   (q1_hsclk1_lcpllrefclkmonitor_m),
             .HSCLK1_LCPLLRSVDOUT_M         (q1_hsclk1_lcpllrsvdout_m),
             .HSCLK1_RPLLFBCLKLOST_M        (q1_hsclk1_rpllfbclklost_m),
             .HSCLK1_RPLLLOCK_M             (q1_hsclk1_rplllock_m),
             .HSCLK1_RPLLREFCLKLOST_M       (q1_hsclk1_rpllrefclklost_m),
             .HSCLK1_RPLLREFCLKMONITOR_M    (q1_hsclk1_rpllrefclkmonitor_m),
             .HSCLK1_RPLLRSVDOUT_M          (q1_hsclk1_rpllrsvdout_m),
             .M0_AXIS_TDATA_M               (s3_axis_tdata_m),
             .M0_AXIS_TLAST_M               (s3_axis_tlast_m),
             .M0_AXIS_TVALID_M              (s3_axis_tvalid_m),
             .M1_AXIS_TDATA_M               (s4_axis_tdata_m),
             .M1_AXIS_TLAST_M               (s4_axis_tlast_m),
             .M1_AXIS_TVALID_M              (s4_axis_tvalid_m),
             .M2_AXIS_TDATA_M               (s5_axis_tdata_m),
             .M2_AXIS_TLAST_M               (s5_axis_tlast_m),
             .M2_AXIS_TVALID_M              (s5_axis_tvalid_m),
             .MSTRXRESETDONE_M              ({ch7_mstrxresetdone_m,ch6_mstrxresetdone_m,ch5_mstrxresetdone_m,ch4_mstrxresetdone_m}),
             .MSTTXRESETDONE_M              ({ch7_msttxresetdone_m,ch6_msttxresetdone_m,ch5_msttxresetdone_m,ch4_msttxresetdone_m}),
             .CH0_RXPROGDIVRESETDONE_M      (ch4_rxprogdivresetdone_m),             
             .CH1_RXPROGDIVRESETDONE_M      (ch5_rxprogdivresetdone_m),             
             .CH2_RXPROGDIVRESETDONE_M      (ch6_rxprogdivresetdone_m),             
             .CH3_RXPROGDIVRESETDONE_M      (ch7_rxprogdivresetdone_m), 
             .CH0_TXPROGDIVRESETDONE_M      (ch4_txprogdivresetdone_m),             
             .CH1_TXPROGDIVRESETDONE_M      (ch5_txprogdivresetdone_m),             
             .CH2_TXPROGDIVRESETDONE_M      (ch6_txprogdivresetdone_m),             
             .CH3_TXPROGDIVRESETDONE_M      (ch7_txprogdivresetdone_m), 
             .RXMARGINREQACK_M              (q1_rxmarginreqack_m),
             .RXMARGINRESCMD_M              (q1_rxmarginrescmd_m),
             .RXMARGINRESLANENUM_M          (q1_rxmarginreslanenum_m),
             .RXMARGINRESPAYLD_M            (q1_rxmarginrespayld_m),
             .RXMARGINRESREQ_M              (q1_rxmarginresreq_m),
             .S0_AXIS_TREADY_M              (m3_axis_tready_m),
             .S1_AXIS_TREADY_M              (m4_axis_tready_m),
             .S2_AXIS_TREADY_M              (m5_axis_tready_m),
             .TRIGACKIN0_M                  (q1_trigackin0_m),
             .TRIGOUT0_M                    (q1_trigout0_m),
             .UBINTERRUPT_M                 (q1_ubinterrupt_m),
             .UBTXUART_M                    (q1_ubtxuart_m),
             .UNCORRECTERR_M                (q1_uncorrecterr_m),           
             .RXMARGINCLK_M                 (q1_rxmarginclk_m),
             .XPIPE_HSDP_RXGEARBOXSLIP        (q0q1_xpipe_hsdp_rxgearboxslip), //IFCPMXPIPEHSDPCHANNEL0XPIPERXGEARBOXSLIP
             .XPIPE_HSDP_RXPCSRESET           (q0q1_xpipe_hsdp_rxpcsreset),
             .XPIPE_HSDP_TXHEADER             (q0q1_xpipe_hsdp_txheader),
             .XPIPE_HSDP_TXSEQUENCE           (q0q1_xpipe_hsdp_txsequence),
             .XPIPE_HSDP_RXDATAVALID          (q0q1_xpipe_hsdp_rxdatavalid),
             .XPIPE_HSDP_RXHEADER             (q0q1_xpipe_hsdp_rxheader),
             .XPIPE_HSDP_RXRESETDONE          (q0q1_xpipe_hsdp_rxresetdone),
             .XPIPE_HSDP_TXRESETDONE          (q0q1_xpipe_hsdp_txresetdone),
             .XPIPE_HSDP_RXHEADERVALID        (q0q1_xpipe_hsdp_rxheadervalid),

             .XPIPE_HSDP_RXGEARBOXSLIP_1      (q0q1_xpipe_hsdp_rxgearboxslip_1),
             .XPIPE_HSDP_RXPCSRESET_1         (q0q1_xpipe_hsdp_rxpcsreset_1),
             .XPIPE_HSDP_TXHEADER_1           (q0q1_xpipe_hsdp_txheader_1),
             .XPIPE_HSDP_TXSEQUENCE_1         (q0q1_xpipe_hsdp_txsequence_1),
             .XPIPE_HSDP_RXDATAVALID_1        (q0q1_xpipe_hsdp_rxdatavalid_1),
             .XPIPE_HSDP_RXHEADER_1           (q0q1_xpipe_hsdp_rxheader_1),
             .XPIPE_HSDP_RXRESETDONE_1        (q0q1_xpipe_hsdp_rxresetdone_1),
             .XPIPE_HSDP_TXRESETDONE_1        (q0q1_xpipe_hsdp_txresetdone_1),
             .XPIPE_HSDP_RXHEADERVALID_1      (q0q1_xpipe_hsdp_rxheadervalid_1),

             .XPIPE_HSDP_RXGEARBOXSLIP_2      (q0q1_xpipe_hsdp_rxgearboxslip_2),
             .XPIPE_HSDP_RXPCSRESET_2         (q0q1_xpipe_hsdp_rxpcsreset_2),
             .XPIPE_HSDP_TXHEADER_2           (q0q1_xpipe_hsdp_txheader_2),
             .XPIPE_HSDP_TXSEQUENCE_2         (q0q1_xpipe_hsdp_txsequence_2),
             .XPIPE_HSDP_RXDATAVALID_2        (q0q1_xpipe_hsdp_rxdatavalid_2),
             .XPIPE_HSDP_RXHEADER_2           (q0q1_xpipe_hsdp_rxheader_2),
             .XPIPE_HSDP_RXRESETDONE_2        (q0q1_xpipe_hsdp_rxresetdone_2),
             .XPIPE_HSDP_TXRESETDONE_2        (q0q1_xpipe_hsdp_txresetdone_2),
             .XPIPE_HSDP_RXHEADERVALID_2      (q0q1_xpipe_hsdp_rxheadervalid_2),

             .XPIPE_HSDP_RXGEARBOXSLIP_M      (q1q2_xpipe_hsdp_rxgearboxslip), 
             .XPIPE_HSDP_RXPCSRESET_M         (q1q2_xpipe_hsdp_rxpcsreset),
             .XPIPE_HSDP_TXHEADER_M           (q1q2_xpipe_hsdp_txheader),
             .XPIPE_HSDP_TXSEQUENCE_M         (q1q2_xpipe_hsdp_txsequence),
             .XPIPE_HSDP_RXDATAVALID_M        (q1q2_xpipe_hsdp_rxdatavalid),
             .XPIPE_HSDP_RXHEADER_M           (q1q2_xpipe_hsdp_rxheader),
             .XPIPE_HSDP_RXRESETDONE_M        (q1q2_xpipe_hsdp_rxresetdone),
             .XPIPE_HSDP_TXRESETDONE_M        (q1q2_xpipe_hsdp_txresetdone),
             .XPIPE_HSDP_RXHEADERVALID_M      (q1q2_xpipe_hsdp_rxheadervalid),

             .XPIPE_HSDP_RXGEARBOXSLIP_M_1    (q1q2_xpipe_hsdp_rxgearboxslip_1),
             .XPIPE_HSDP_RXPCSRESET_M_1       (q1q2_xpipe_hsdp_rxpcsreset_1),
             .XPIPE_HSDP_TXHEADER_M_1         (q1q2_xpipe_hsdp_txheader_1),
             .XPIPE_HSDP_TXSEQUENCE_M_1       (q1q2_xpipe_hsdp_txsequence_1),
             .XPIPE_HSDP_RXDATAVALID_M_1      (q1q2_xpipe_hsdp_rxdatavalid_1),
             .XPIPE_HSDP_RXHEADER_M_1         (q1q2_xpipe_hsdp_rxheader_1),
             .XPIPE_HSDP_RXRESETDONE_M_1      (q1q2_xpipe_hsdp_rxresetdone_1),
             .XPIPE_HSDP_TXRESETDONE_M_1      (q1q2_xpipe_hsdp_txresetdone_1),
             .XPIPE_HSDP_RXHEADERVALID_M_1    (q1q2_xpipe_hsdp_rxheadervalid_1),

             .XPIPE_HSDP_RXGEARBOXSLIP_M_2    (q1q2_xpipe_hsdp_rxgearboxslip_2),
             .XPIPE_HSDP_RXPCSRESET_M_2       (q1q2_xpipe_hsdp_rxpcsreset_2),
             .XPIPE_HSDP_TXHEADER_M_2         (q1q2_xpipe_hsdp_txheader_2),
             .XPIPE_HSDP_TXSEQUENCE_M_2       (q1q2_xpipe_hsdp_txsequence_2),
             .XPIPE_HSDP_RXDATAVALID_M_2      (q1q2_xpipe_hsdp_rxdatavalid_2),
             .XPIPE_HSDP_RXHEADER_M_2         (q1q2_xpipe_hsdp_rxheader_2),
             .XPIPE_HSDP_RXRESETDONE_M_2      (q1q2_xpipe_hsdp_rxresetdone_2),
             .XPIPE_HSDP_TXRESETDONE_M_2      (q1q2_xpipe_hsdp_txresetdone_2),
             .XPIPE_HSDP_RXHEADERVALID_M_2    (q1q2_xpipe_hsdp_rxheadervalid_2), 

             .XPIPE_PCIELINKREACHTARGET       (q0q1_xpipe_pcielinkreachtarget_m),
             .XPIPE_PCIELTSSMSTATE            (q0q1_xpipe_pcieltssmstate_m),
             .XPIPE_PCIELINKREACHTARGET_1     (q0q1_xpipe_pcielinkreachtarget_m_1),
             .XPIPE_PCIELTSSMSTATE_1          (q0q1_xpipe_pcieltssmstate_m_1),
             .XPIPE_RXMARGINREQCMD            (q0q1_xpipe_rxmarginreqcmd_m),
             .XPIPE_RXMARGINREQLANENUM        (q0q1_xpipe_rxmarginreqlanenum_m),
             .XPIPE_RXMARGINREQPAYLOAD        (q0q1_xpipe_rxmarginreqpayload_m),
             .XPIPE_RXMARGINREQREQ            (q0q1_xpipe_rxmarginreqreq_m),
             .XPIPE_RXMARGINRESACK            (q0q1_xpipe_rxmarginresack_m),
             .XPIPE_RXMARGINREQCMD_1          (q0q1_xpipe_rxmarginreqcmd_m_1),
             .XPIPE_RXMARGINREQLANENUM_1      (q0q1_xpipe_rxmarginreqlanenum_m_1),
             .XPIPE_RXMARGINREQPAYLOAD_1      (q0q1_xpipe_rxmarginreqpayload_m_1),
             .XPIPE_RXMARGINREQREQ_1          (q0q1_xpipe_rxmarginreqreq_m_1),
             .XPIPE_RXMARGINRESACK_1          (q0q1_xpipe_rxmarginresack_m_1),
             .XPIPE_RXMARGINREQCMD_2          (q0q1_xpipe_rxmarginreqcmd_m_2),
             .XPIPE_RXMARGINREQLANENUM_2      (q0q1_xpipe_rxmarginreqlanenum_m_2),
             .XPIPE_RXMARGINREQPAYLOAD_2      (q0q1_xpipe_rxmarginreqpayload_m_2),
             .XPIPE_RXMARGINREQREQ_2          (q0q1_xpipe_rxmarginreqreq_m_2),
             .XPIPE_RXMARGINRESACK_2          (q0q1_xpipe_rxmarginresack_m_2),
             .XPIPE_RXMARGINREQCMD_3          (q0q1_xpipe_rxmarginreqcmd_m_3),
             .XPIPE_RXMARGINREQLANENUM_3      (q0q1_xpipe_rxmarginreqlanenum_m_3),
             .XPIPE_RXMARGINREQPAYLOAD_3      (q0q1_xpipe_rxmarginreqpayload_m_3),
             .XPIPE_RXMARGINREQREQ_3          (q0q1_xpipe_rxmarginreqreq_m_3),
             .XPIPE_RXMARGINRESACK_3          (q0q1_xpipe_rxmarginresack_m_3),
             .XPIPE_RXMARGINREQACK            (q0q1_xpipe_rxmarginreqack_m),
             .XPIPE_RXMARGINREQACK_1          (q0q1_xpipe_rxmarginreqack_m_1),
             .XPIPE_RXMARGINREQACK_2          (q0q1_xpipe_rxmarginreqack_m_2),
             .XPIPE_RXMARGINREQACK_3          (q0q1_xpipe_rxmarginreqack_m_3),
             .XPIPE_RXMARGINRESCMD            (q0q1_xpipe_rxmarginrescmd_m),
             .XPIPE_RXMARGINRESCMD_1          (q0q1_xpipe_rxmarginrescmd_m_1),
             .XPIPE_RXMARGINRESCMD_2          (q0q1_xpipe_rxmarginrescmd_m_2),
             .XPIPE_RXMARGINRESCMD_3          (q0q1_xpipe_rxmarginrescmd_m_3),
             .XPIPE_RXMARGINRESLANENUM        (q0q1_xpipe_rxmarginreslanenum_m),
             .XPIPE_RXMARGINRESLANENUM_1      (q0q1_xpipe_rxmarginreslanenum_m_1),
             .XPIPE_RXMARGINRESLANENUM_2      (q0q1_xpipe_rxmarginreslanenum_m_2),
             .XPIPE_RXMARGINRESLANENUM_3      (q0q1_xpipe_rxmarginreslanenum_m_3),
             .XPIPE_RXMARGINRESPAYLOAD        (q0q1_xpipe_rxmarginrespayload_m),
             .XPIPE_RXMARGINRESPAYLOAD_1      (q0q1_xpipe_rxmarginrespayload_m_1),
             .XPIPE_RXMARGINRESPAYLOAD_2      (q0q1_xpipe_rxmarginrespayload_m_2),
             .XPIPE_RXMARGINRESPAYLOAD_3      (q0q1_xpipe_rxmarginrespayload_m_3),
             .XPIPE_RXMARGINRESREQ            (q0q1_xpipe_rxmarginresreq_m),
             .XPIPE_RXMARGINRESREQ_1          (q0q1_xpipe_rxmarginresreq_m_1),
             .XPIPE_RXMARGINRESREQ_2          (q0q1_xpipe_rxmarginresreq_m_2),
             .XPIPE_RXMARGINRESREQ_3          (q0q1_xpipe_rxmarginresreq_m_3),  


             .XPIPE_PCIELINKREACHTARGET_M(q1q2_xpipe_pcielinkreachtarget_m),
             .XPIPE_PCIELINKREACHTARGET_M_1(q1q2_xpipe_pcielinkreachtarget_m_1),
             .XPIPE_PCIELTSSMSTATE_M(q1q2_xpipe_pcieltssmstate_m),
             .XPIPE_PCIELTSSMSTATE_M_1(q1q2_xpipe_pcieltssmstate_m_1),
             .XPIPE_RXMARGINREQCMD_M(q1q2_xpipe_rxmarginreqcmd_m),
             .XPIPE_RXMARGINREQCMD_M_1(q1q2_xpipe_rxmarginreqcmd_m_1),
             .XPIPE_RXMARGINREQCMD_M_2(q1q2_xpipe_rxmarginreqcmd_m_2),
             .XPIPE_RXMARGINREQCMD_M_3(q1q2_xpipe_rxmarginreqcmd_m_3),
             .XPIPE_RXMARGINREQLANENUM_M(q1q2_xpipe_rxmarginreqlanenum_m),
             .XPIPE_RXMARGINREQLANENUM_M_1(q1q2_xpipe_rxmarginreqlanenum_m_1),
             .XPIPE_RXMARGINREQLANENUM_M_2(q1q2_xpipe_rxmarginreqlanenum_m_2),
             .XPIPE_RXMARGINREQLANENUM_M_3(q1q2_xpipe_rxmarginreqlanenum_m_3),
             .XPIPE_RXMARGINREQPAYLOAD_M(q1q2_xpipe_rxmarginreqpayload_m),
             .XPIPE_RXMARGINREQPAYLOAD_M_1(q1q2_xpipe_rxmarginreqpayload_m_1),
             .XPIPE_RXMARGINREQPAYLOAD_M_2(q1q2_xpipe_rxmarginreqpayload_m_2),
             .XPIPE_RXMARGINREQPAYLOAD_M_3(q1q2_xpipe_rxmarginreqpayload_m_3),
             .XPIPE_RXMARGINREQREQ_M(q1q2_xpipe_rxmarginreqreq_m),
             .XPIPE_RXMARGINREQREQ_M_1(q1q2_xpipe_rxmarginreqreq_m_1),
             .XPIPE_RXMARGINREQREQ_M_2(q1q2_xpipe_rxmarginreqreq_m_2),
             .XPIPE_RXMARGINREQREQ_M_3(q1q2_xpipe_rxmarginreqreq_m_3),
             .XPIPE_RXMARGINRESACK_M(q1q2_xpipe_rxmarginresack_m),
             .XPIPE_RXMARGINRESACK_M_1(q1q2_xpipe_rxmarginresack_m_1),
             .XPIPE_RXMARGINRESACK_M_2(q1q2_xpipe_rxmarginresack_m_2),
             .XPIPE_RXMARGINRESACK_M_3(q1q2_xpipe_rxmarginresack_m_3),
             .XPIPE_RXMARGINREQACK_M(q1q2_xpipe_rxmarginreqack_m),
             .XPIPE_RXMARGINREQACK_M_1(q1q2_xpipe_rxmarginreqack_m_1),
             .XPIPE_RXMARGINREQACK_M_2(q1q2_xpipe_rxmarginreqack_m_2),
             .XPIPE_RXMARGINREQACK_M_3(q1q2_xpipe_rxmarginreqack_m_3),
             .XPIPE_RXMARGINRESCMD_M(q1q2_xpipe_rxmarginrescmd_m),
             .XPIPE_RXMARGINRESCMD_M_1(q1q2_xpipe_rxmarginrescmd_m_1),
             .XPIPE_RXMARGINRESCMD_M_2(q1q2_xpipe_rxmarginrescmd_m_2),
             .XPIPE_RXMARGINRESCMD_M_3(q1q2_xpipe_rxmarginrescmd_m_3),
             .XPIPE_RXMARGINRESLANENUM_M(q1q2_xpipe_rxmarginreslanenum_m),
             .XPIPE_RXMARGINRESLANENUM_M_1(q1q2_xpipe_rxmarginreslanenum_m_1),
             .XPIPE_RXMARGINRESLANENUM_M_2(q1q2_xpipe_rxmarginreslanenum_m_2),
             .XPIPE_RXMARGINRESLANENUM_M_3(q1q2_xpipe_rxmarginreslanenum_m_3),
             .XPIPE_RXMARGINRESPAYLOAD_M(q1q2_xpipe_rxmarginrespayload_m),
             .XPIPE_RXMARGINRESPAYLOAD_M_1(q1q2_xpipe_rxmarginrespayload_m_1),
             .XPIPE_RXMARGINRESPAYLOAD_M_2(q1q2_xpipe_rxmarginrespayload_m_2),
             .XPIPE_RXMARGINRESPAYLOAD_M_3(q1q2_xpipe_rxmarginrespayload_m_3),
             .XPIPE_RXMARGINRESREQ_M(q1q2_xpipe_rxmarginresreq_m),
             .XPIPE_RXMARGINRESREQ_M_1(q1q2_xpipe_rxmarginresreq_m_1),
             .XPIPE_RXMARGINRESREQ_M_2(q1q2_xpipe_rxmarginresreq_m_2),
             .XPIPE_RXMARGINRESREQ_M_3(q1q2_xpipe_rxmarginresreq_m_3),

             .XPIPE_PIPE_CH0_PHYSTATUS        (q0q1_xpipe_pipe_ch0_phystatus_m),
             .XPIPE_PIPE_CH0_RXCHARISK        (q0q1_xpipe_pipe_ch0_rxcharisk_m),
             .XPIPE_PIPE_CH0_RXDATA           (q0q1_xpipe_pipe_ch0_rxdata_m), //ifcpmxpipechannel0xpiperxdata
             .XPIPE_PIPE_CH0_RXDATAVALID      (q0q1_xpipe_pipe_ch0_rxdatavalid_m),
             .XPIPE_PIPE_CH0_RXELECIDLE       (q0q1_xpipe_pipe_ch0_rxelecidle_m),
             .XPIPE_PIPE_CH0_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch0_rxstartblock_m),
             .XPIPE_PIPE_CH0_RXSTATUS         (q0q1_xpipe_pipe_ch0_rxstatus_m),
             .XPIPE_PIPE_CH0_RXSYNCHEADER     (q0q1_xpipe_pipe_ch0_rxsyncheader_m),
             .XPIPE_PIPE_CH0_RXVALID          (q0q1_xpipe_pipe_ch0_rxvalid_m),
             .XPIPE_PIPE_CH0_POWERDOWN        (q0q1_xpipe_pipe_ch0_powerdown_m),
             .XPIPE_PIPE_CH0_RXPOLARITY       (q0q1_xpipe_pipe_ch0_rxpolarity_m),
             .XPIPE_PIPE_CH0_RXTERMINATION    (q0q1_xpipe_pipe_ch0_rxtermination_m),
             .XPIPE_PIPE_CH0_TXCHARISK        (q0q1_xpipe_pipe_ch0_txcharisk_m),
             .XPIPE_PIPE_CH0_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch0_txcompliance_m),
             .XPIPE_PIPE_CH0_TXDATA           (q0q1_xpipe_pipe_ch0_txdata_m),
             .XPIPE_PIPE_CH0_TXDATAVALID      (q0q1_xpipe_pipe_ch0_txdatavalid_m),
             .XPIPE_PIPE_CH0_TXDEEMPH         (q0q1_xpipe_pipe_ch0_txdeemph_m),
             .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch0_txdetectrxloopback_m),
             .XPIPE_PIPE_CH0_TXELECIDLE       (q0q1_xpipe_pipe_ch0_txelecidle_m),
             .XPIPE_PIPE_CH0_TXMAINCURSOR     (q0q1_xpipe_pipe_ch0_txmaincursor_m),
             .XPIPE_PIPE_CH0_TXMARGIN         (q0q1_xpipe_pipe_ch0_txmargin_m),
             .XPIPE_PIPE_CH0_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch0_txpostcursor_m),
             .XPIPE_PIPE_CH0_TXPRECURSOR      (q0q1_xpipe_pipe_ch0_txprecursor_m),
             .XPIPE_PIPE_CH0_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch0_txstartblock_m),
             .XPIPE_PIPE_CH0_TXSWING          (q0q1_xpipe_pipe_ch0_txswing_m),
             .XPIPE_PIPE_CH0_TXSYNCHEADER     (q0q1_xpipe_pipe_ch0_txsyncheader_m),

             .XPIPE_PIPE_CH0_POWERDOWN_M      (q1q2_xpipe_pipe_ch0_powerdown_m),
             .XPIPE_PIPE_CH0_RXPOLARITY_M     (q1q2_xpipe_pipe_ch0_rxpolarity_m),
             .XPIPE_PIPE_CH0_RXTERMINATION_M  (q1q2_xpipe_pipe_ch0_rxtermination_m),
             .XPIPE_PIPE_CH0_TXCHARISK_M      (q1q2_xpipe_pipe_ch0_txcharisk_m),
             .XPIPE_PIPE_CH0_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch0_txcompliance_m),
             .XPIPE_PIPE_CH0_TXDATAVALID_M    (q1q2_xpipe_pipe_ch0_txdatavalid_m),
             .XPIPE_PIPE_CH0_TXDATA_M         (q1q2_xpipe_pipe_ch0_txdata_m),
             .XPIPE_PIPE_CH0_TXDEEMPH_M       (q1q2_xpipe_pipe_ch0_txdeemph_m),
             .XPIPE_PIPE_CH0_TXELECIDLE_M     (q1q2_xpipe_pipe_ch0_txelecidle_m),
             .XPIPE_PIPE_CH0_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch0_txmaincursor_m),
             .XPIPE_PIPE_CH0_TXMARGIN_M       (q1q2_xpipe_pipe_ch0_txmargin_m),
             .XPIPE_PIPE_CH0_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch0_txpostcursor_m),
             .XPIPE_PIPE_CH0_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch0_txprecursor_m),
             .XPIPE_PIPE_CH0_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch0_txstartblock_m),
             .XPIPE_PIPE_CH0_TXSWING_M        (q1q2_xpipe_pipe_ch0_txswing_m),
             .XPIPE_PIPE_CH0_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch0_txsyncheader_m),
             .XPIPE_PIPE_CH0_PHYSTATUS_M      (q1q2_xpipe_pipe_ch0_phystatus_m),             
             .XPIPE_PIPE_CH0_RXCHARISK_M      (q1q2_xpipe_pipe_ch0_rxcharisk_m),
             .XPIPE_PIPE_CH0_RXDATAVALID_M    (q1q2_xpipe_pipe_ch0_rxdatavalid_m),
             .XPIPE_PIPE_CH0_RXDATA_M         (q1q2_xpipe_pipe_ch0_rxdata_m),
             .XPIPE_PIPE_CH0_RXELECIDLE_M     (q1q2_xpipe_pipe_ch0_rxelecidle_m),             
             .XPIPE_PIPE_CH0_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch0_rxstartblock_m),
             .XPIPE_PIPE_CH0_RXSTATUS_M       (q1q2_xpipe_pipe_ch0_rxstatus_m),
             .XPIPE_PIPE_CH0_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch0_rxsyncheader_m),
             .XPIPE_PIPE_CH0_RXVALID_M        (q1q2_xpipe_pipe_ch0_rxvalid_m),
             .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch0_txdetectrxloopback_m),

             .XPIPE_PIPE_CH1_PHYSTATUS        (q0q1_xpipe_pipe_ch1_phystatus_m),
             .XPIPE_PIPE_CH1_RXCHARISK        (q0q1_xpipe_pipe_ch1_rxcharisk_m),
             .XPIPE_PIPE_CH1_RXDATA           (q0q1_xpipe_pipe_ch1_rxdata_m), //ifcpmxpipechannel1xpiperxdata
             .XPIPE_PIPE_CH1_RXDATAVALID      (q0q1_xpipe_pipe_ch1_rxdatavalid_m),
             .XPIPE_PIPE_CH1_RXELECIDLE       (q0q1_xpipe_pipe_ch1_rxelecidle_m),
             .XPIPE_PIPE_CH1_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch1_rxstartblock_m),
             .XPIPE_PIPE_CH1_RXSTATUS         (q0q1_xpipe_pipe_ch1_rxstatus_m),
             .XPIPE_PIPE_CH1_RXSYNCHEADER     (q0q1_xpipe_pipe_ch1_rxsyncheader_m),
             .XPIPE_PIPE_CH1_RXVALID          (q0q1_xpipe_pipe_ch1_rxvalid_m),
             .XPIPE_PIPE_CH1_POWERDOWN        (q0q1_xpipe_pipe_ch1_powerdown_m),
             .XPIPE_PIPE_CH1_RXPOLARITY       (q0q1_xpipe_pipe_ch1_rxpolarity_m),
             .XPIPE_PIPE_CH1_RXTERMINATION    (q0q1_xpipe_pipe_ch1_rxtermination_m),
             .XPIPE_PIPE_CH1_TXCHARISK        (q0q1_xpipe_pipe_ch1_txcharisk_m),
             .XPIPE_PIPE_CH1_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch1_txcompliance_m),
             .XPIPE_PIPE_CH1_TXDATA           (q0q1_xpipe_pipe_ch1_txdata_m),
             .XPIPE_PIPE_CH1_TXDATAVALID      (q0q1_xpipe_pipe_ch1_txdatavalid_m),
             .XPIPE_PIPE_CH1_TXDEEMPH         (q0q1_xpipe_pipe_ch1_txdeemph_m),
             .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch1_txdetectrxloopback_m),
             .XPIPE_PIPE_CH1_TXELECIDLE       (q0q1_xpipe_pipe_ch1_txelecidle_m),
             .XPIPE_PIPE_CH1_TXMAINCURSOR     (q0q1_xpipe_pipe_ch1_txmaincursor_m),
             .XPIPE_PIPE_CH1_TXMARGIN         (q0q1_xpipe_pipe_ch1_txmargin_m),
             .XPIPE_PIPE_CH1_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch1_txpostcursor_m),
             .XPIPE_PIPE_CH1_TXPRECURSOR      (q0q1_xpipe_pipe_ch1_txprecursor_m),
             .XPIPE_PIPE_CH1_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch1_txstartblock_m),
             .XPIPE_PIPE_CH1_TXSWING          (q0q1_xpipe_pipe_ch1_txswing_m),
             .XPIPE_PIPE_CH1_TXSYNCHEADER     (q0q1_xpipe_pipe_ch1_txsyncheader_m),

             .XPIPE_PIPE_CH1_POWERDOWN_M      (q1q2_xpipe_pipe_ch1_powerdown_m),
             .XPIPE_PIPE_CH1_RXPOLARITY_M     (q1q2_xpipe_pipe_ch1_rxpolarity_m),
             .XPIPE_PIPE_CH1_RXTERMINATION_M  (q1q2_xpipe_pipe_ch1_rxtermination_m),
             .XPIPE_PIPE_CH1_TXCHARISK_M      (q1q2_xpipe_pipe_ch1_txcharisk_m),
             .XPIPE_PIPE_CH1_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch1_txcompliance_m),
             .XPIPE_PIPE_CH1_TXDATAVALID_M    (q1q2_xpipe_pipe_ch1_txdatavalid_m),
             .XPIPE_PIPE_CH1_TXDATA_M         (q1q2_xpipe_pipe_ch1_txdata_m),
             .XPIPE_PIPE_CH1_TXDEEMPH_M       (q1q2_xpipe_pipe_ch1_txdeemph_m),
             .XPIPE_PIPE_CH1_TXELECIDLE_M     (q1q2_xpipe_pipe_ch1_txelecidle_m),
             .XPIPE_PIPE_CH1_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch1_txmaincursor_m),
             .XPIPE_PIPE_CH1_TXMARGIN_M       (q1q2_xpipe_pipe_ch1_txmargin_m),
             .XPIPE_PIPE_CH1_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch1_txpostcursor_m),
             .XPIPE_PIPE_CH1_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch1_txprecursor_m),
             .XPIPE_PIPE_CH1_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch1_txstartblock_m),
             .XPIPE_PIPE_CH1_TXSWING_M        (q1q2_xpipe_pipe_ch1_txswing_m),
             .XPIPE_PIPE_CH1_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch1_txsyncheader_m),
             .XPIPE_PIPE_CH1_PHYSTATUS_M      (q1q2_xpipe_pipe_ch1_phystatus_m),             
             .XPIPE_PIPE_CH1_RXCHARISK_M      (q1q2_xpipe_pipe_ch1_rxcharisk_m),
             .XPIPE_PIPE_CH1_RXDATAVALID_M    (q1q2_xpipe_pipe_ch1_rxdatavalid_m),
             .XPIPE_PIPE_CH1_RXDATA_M         (q1q2_xpipe_pipe_ch1_rxdata_m),
             .XPIPE_PIPE_CH1_RXELECIDLE_M     (q1q2_xpipe_pipe_ch1_rxelecidle_m),             
             .XPIPE_PIPE_CH1_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch1_rxstartblock_m),
             .XPIPE_PIPE_CH1_RXSTATUS_M       (q1q2_xpipe_pipe_ch1_rxstatus_m),
             .XPIPE_PIPE_CH1_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch1_rxsyncheader_m),
             .XPIPE_PIPE_CH1_RXVALID_M        (q1q2_xpipe_pipe_ch1_rxvalid_m),
             .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch1_txdetectrxloopback_m),

             .XPIPE_PIPE_CH2_PHYSTATUS        (q0q1_xpipe_pipe_ch2_phystatus_m),
             .XPIPE_PIPE_CH2_RXCHARISK        (q0q1_xpipe_pipe_ch2_rxcharisk_m),
             .XPIPE_PIPE_CH2_RXDATA           (q0q1_xpipe_pipe_ch2_rxdata_m), //ifcpmxpipechannel2xpiperxdata
             .XPIPE_PIPE_CH2_RXDATAVALID      (q0q1_xpipe_pipe_ch2_rxdatavalid_m),
             .XPIPE_PIPE_CH2_RXELECIDLE       (q0q1_xpipe_pipe_ch2_rxelecidle_m),   
             .XPIPE_PIPE_CH2_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch2_rxstartblock_m),
             .XPIPE_PIPE_CH2_RXSTATUS         (q0q1_xpipe_pipe_ch2_rxstatus_m),
             .XPIPE_PIPE_CH2_RXSYNCHEADER     (q0q1_xpipe_pipe_ch2_rxsyncheader_m),
             .XPIPE_PIPE_CH2_RXVALID          (q0q1_xpipe_pipe_ch2_rxvalid_m),
             .XPIPE_PIPE_CH2_POWERDOWN        (q0q1_xpipe_pipe_ch2_powerdown_m),
             .XPIPE_PIPE_CH2_RXPOLARITY       (q0q1_xpipe_pipe_ch2_rxpolarity_m),
             .XPIPE_PIPE_CH2_RXTERMINATION    (q0q1_xpipe_pipe_ch2_rxtermination_m),
             .XPIPE_PIPE_CH2_TXCHARISK        (q0q1_xpipe_pipe_ch2_txcharisk_m),
             .XPIPE_PIPE_CH2_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch2_txcompliance_m),
             .XPIPE_PIPE_CH2_TXDATA           (q0q1_xpipe_pipe_ch2_txdata_m),
             .XPIPE_PIPE_CH2_TXDATAVALID      (q0q1_xpipe_pipe_ch2_txdatavalid_m),
             .XPIPE_PIPE_CH2_TXDEEMPH         (q0q1_xpipe_pipe_ch2_txdeemph_m),
             .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch2_txdetectrxloopback_m),
             .XPIPE_PIPE_CH2_TXELECIDLE       (q0q1_xpipe_pipe_ch2_txelecidle_m),
             .XPIPE_PIPE_CH2_TXMAINCURSOR     (q0q1_xpipe_pipe_ch2_txmaincursor_m),
             .XPIPE_PIPE_CH2_TXMARGIN         (q0q1_xpipe_pipe_ch2_txmargin_m),
             .XPIPE_PIPE_CH2_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch2_txpostcursor_m),
             .XPIPE_PIPE_CH2_TXPRECURSOR      (q0q1_xpipe_pipe_ch2_txprecursor_m),
             .XPIPE_PIPE_CH2_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch2_txstartblock_m),
             .XPIPE_PIPE_CH2_TXSWING          (q0q1_xpipe_pipe_ch2_txswing_m),
             .XPIPE_PIPE_CH2_TXSYNCHEADER     (q0q1_xpipe_pipe_ch2_txsyncheader_m),

             .XPIPE_PIPE_CH2_POWERDOWN_M      (q1q2_xpipe_pipe_ch2_powerdown_m),
             .XPIPE_PIPE_CH2_RXPOLARITY_M     (q1q2_xpipe_pipe_ch2_rxpolarity_m),
             .XPIPE_PIPE_CH2_RXTERMINATION_M  (q1q2_xpipe_pipe_ch2_rxtermination_m),
             .XPIPE_PIPE_CH2_TXCHARISK_M      (q1q2_xpipe_pipe_ch2_txcharisk_m),
             .XPIPE_PIPE_CH2_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch2_txcompliance_m),
             .XPIPE_PIPE_CH2_TXDATAVALID_M    (q1q2_xpipe_pipe_ch2_txdatavalid_m),
             .XPIPE_PIPE_CH2_TXDATA_M         (q1q2_xpipe_pipe_ch2_txdata_m),
             .XPIPE_PIPE_CH2_TXDEEMPH_M       (q1q2_xpipe_pipe_ch2_txdeemph_m),
             .XPIPE_PIPE_CH2_TXELECIDLE_M     (q1q2_xpipe_pipe_ch2_txelecidle_m),
             .XPIPE_PIPE_CH2_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch2_txmaincursor_m),
             .XPIPE_PIPE_CH2_TXMARGIN_M       (q1q2_xpipe_pipe_ch2_txmargin_m),
             .XPIPE_PIPE_CH2_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch2_txpostcursor_m),
             .XPIPE_PIPE_CH2_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch2_txprecursor_m),
             .XPIPE_PIPE_CH2_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch2_txstartblock_m),
             .XPIPE_PIPE_CH2_TXSWING_M        (q1q2_xpipe_pipe_ch2_txswing_m),
             .XPIPE_PIPE_CH2_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch2_txsyncheader_m),
             .XPIPE_PIPE_CH2_PHYSTATUS_M      (q1q2_xpipe_pipe_ch2_phystatus_m),             
             .XPIPE_PIPE_CH2_RXCHARISK_M      (q1q2_xpipe_pipe_ch2_rxcharisk_m),
             .XPIPE_PIPE_CH2_RXDATAVALID_M    (q1q2_xpipe_pipe_ch2_rxdatavalid_m),
             .XPIPE_PIPE_CH2_RXDATA_M         (q1q2_xpipe_pipe_ch2_rxdata_m),
             .XPIPE_PIPE_CH2_RXELECIDLE_M     (q1q2_xpipe_pipe_ch2_rxelecidle_m),             
             .XPIPE_PIPE_CH2_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch2_rxstartblock_m),
             .XPIPE_PIPE_CH2_RXSTATUS_M       (q1q2_xpipe_pipe_ch2_rxstatus_m),
             .XPIPE_PIPE_CH2_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch2_rxsyncheader_m),
             .XPIPE_PIPE_CH2_RXVALID_M        (q1q2_xpipe_pipe_ch2_rxvalid_m),
             .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch2_txdetectrxloopback_m),

             .XPIPE_PIPE_CH3_PHYSTATUS        (q0q1_xpipe_pipe_ch3_phystatus_m),
             .XPIPE_PIPE_CH3_RXCHARISK        (q0q1_xpipe_pipe_ch3_rxcharisk_m),
             .XPIPE_PIPE_CH3_RXDATA           (q0q1_xpipe_pipe_ch3_rxdata_m), //ifcpmxpipechannel3xpiperxdata
             .XPIPE_PIPE_CH3_RXDATAVALID      (q0q1_xpipe_pipe_ch3_rxdatavalid_m),
             .XPIPE_PIPE_CH3_RXELECIDLE       (q0q1_xpipe_pipe_ch3_rxelecidle_m),
             .XPIPE_PIPE_CH3_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch3_rxstartblock_m),
             .XPIPE_PIPE_CH3_RXSTATUS         (q0q1_xpipe_pipe_ch3_rxstatus_m),
             .XPIPE_PIPE_CH3_RXSYNCHEADER     (q0q1_xpipe_pipe_ch3_rxsyncheader_m),
             .XPIPE_PIPE_CH3_RXVALID          (q0q1_xpipe_pipe_ch3_rxvalid_m),
             .XPIPE_PIPE_CH3_POWERDOWN        (q0q1_xpipe_pipe_ch3_powerdown_m),
             .XPIPE_PIPE_CH3_RXPOLARITY       (q0q1_xpipe_pipe_ch3_rxpolarity_m),
             .XPIPE_PIPE_CH3_RXTERMINATION    (q0q1_xpipe_pipe_ch3_rxtermination_m),
             .XPIPE_PIPE_CH3_TXCHARISK        (q0q1_xpipe_pipe_ch3_txcharisk_m),
             .XPIPE_PIPE_CH3_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch3_txcompliance_m),
             .XPIPE_PIPE_CH3_TXDATA           (q0q1_xpipe_pipe_ch3_txdata_m),
             .XPIPE_PIPE_CH3_TXDATAVALID      (q0q1_xpipe_pipe_ch3_txdatavalid_m),
             .XPIPE_PIPE_CH3_TXDEEMPH         (q0q1_xpipe_pipe_ch3_txdeemph_m),
             .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch3_txdetectrxloopback_m),
             .XPIPE_PIPE_CH3_TXELECIDLE       (q0q1_xpipe_pipe_ch3_txelecidle_m),
             .XPIPE_PIPE_CH3_TXMAINCURSOR     (q0q1_xpipe_pipe_ch3_txmaincursor_m),
             .XPIPE_PIPE_CH3_TXMARGIN         (q0q1_xpipe_pipe_ch3_txmargin_m),
             .XPIPE_PIPE_CH3_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch3_txpostcursor_m),
             .XPIPE_PIPE_CH3_TXPRECURSOR      (q0q1_xpipe_pipe_ch3_txprecursor_m),
             .XPIPE_PIPE_CH3_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch3_txstartblock_m),
             .XPIPE_PIPE_CH3_TXSWING          (q0q1_xpipe_pipe_ch3_txswing_m),
             .XPIPE_PIPE_CH3_TXSYNCHEADER     (q0q1_xpipe_pipe_ch3_txsyncheader_m),

             .XPIPE_PIPE_CH3_POWERDOWN_M      (q1q2_xpipe_pipe_ch3_powerdown_m),
             .XPIPE_PIPE_CH3_RXPOLARITY_M     (q1q2_xpipe_pipe_ch3_rxpolarity_m),
             .XPIPE_PIPE_CH3_RXTERMINATION_M  (q1q2_xpipe_pipe_ch3_rxtermination_m),
             .XPIPE_PIPE_CH3_TXCHARISK_M      (q1q2_xpipe_pipe_ch3_txcharisk_m),
             .XPIPE_PIPE_CH3_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch3_txcompliance_m),
             .XPIPE_PIPE_CH3_TXDATAVALID_M    (q1q2_xpipe_pipe_ch3_txdatavalid_m),
             .XPIPE_PIPE_CH3_TXDATA_M         (q1q2_xpipe_pipe_ch3_txdata_m),
             .XPIPE_PIPE_CH3_TXDEEMPH_M       (q1q2_xpipe_pipe_ch3_txdeemph_m),
             .XPIPE_PIPE_CH3_TXELECIDLE_M     (q1q2_xpipe_pipe_ch3_txelecidle_m),
             .XPIPE_PIPE_CH3_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch3_txmaincursor_m),
             .XPIPE_PIPE_CH3_TXMARGIN_M       (q1q2_xpipe_pipe_ch3_txmargin_m),
             .XPIPE_PIPE_CH3_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch3_txpostcursor_m),
             .XPIPE_PIPE_CH3_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch3_txprecursor_m),
             .XPIPE_PIPE_CH3_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch3_txstartblock_m),
             .XPIPE_PIPE_CH3_TXSWING_M        (q1q2_xpipe_pipe_ch3_txswing_m),
             .XPIPE_PIPE_CH3_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch3_txsyncheader_m),
             .XPIPE_PIPE_CH3_PHYSTATUS_M      (q1q2_xpipe_pipe_ch3_phystatus_m),             
             .XPIPE_PIPE_CH3_RXCHARISK_M      (q1q2_xpipe_pipe_ch3_rxcharisk_m),
             .XPIPE_PIPE_CH3_RXDATAVALID_M    (q1q2_xpipe_pipe_ch3_rxdatavalid_m),
             .XPIPE_PIPE_CH3_RXDATA_M         (q1q2_xpipe_pipe_ch3_rxdata_m),
             .XPIPE_PIPE_CH3_RXELECIDLE_M     (q1q2_xpipe_pipe_ch3_rxelecidle_m),             
             .XPIPE_PIPE_CH3_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch3_rxstartblock_m),
             .XPIPE_PIPE_CH3_RXSTATUS_M       (q1q2_xpipe_pipe_ch3_rxstatus_m),
             .XPIPE_PIPE_CH3_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch3_rxsyncheader_m),
             .XPIPE_PIPE_CH3_RXVALID_M        (q1q2_xpipe_pipe_ch3_rxvalid_m),
             .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch3_txdetectrxloopback_m),

             .XPIPE_PIPE_CH4_PHYSTATUS        (q0q1_xpipe_pipe_ch4_phystatus_m),
             .XPIPE_PIPE_CH4_RXCHARISK        (q0q1_xpipe_pipe_ch4_rxcharisk_m),
             .XPIPE_PIPE_CH4_RXDATA           (q0q1_xpipe_pipe_ch4_rxdata_m), //ifcpmxpipechannel4xpiperxdata
             .XPIPE_PIPE_CH4_RXDATAVALID      (q0q1_xpipe_pipe_ch4_rxdatavalid_m),
             .XPIPE_PIPE_CH4_RXELECIDLE       (q0q1_xpipe_pipe_ch4_rxelecidle_m),
             .XPIPE_PIPE_CH4_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch4_rxstartblock_m),
             .XPIPE_PIPE_CH4_RXSTATUS         (q0q1_xpipe_pipe_ch4_rxstatus_m),
             .XPIPE_PIPE_CH4_RXSYNCHEADER     (q0q1_xpipe_pipe_ch4_rxsyncheader_m),
             .XPIPE_PIPE_CH4_RXVALID          (q0q1_xpipe_pipe_ch4_rxvalid_m),
             .XPIPE_PIPE_CH4_POWERDOWN        (q0q1_xpipe_pipe_ch4_powerdown_m),
             .XPIPE_PIPE_CH4_RXPOLARITY       (q0q1_xpipe_pipe_ch4_rxpolarity_m),
             .XPIPE_PIPE_CH4_RXTERMINATION    (q0q1_xpipe_pipe_ch4_rxtermination_m),
             .XPIPE_PIPE_CH4_TXCHARISK        (q0q1_xpipe_pipe_ch4_txcharisk_m),
             .XPIPE_PIPE_CH4_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch4_txcompliance_m),
             .XPIPE_PIPE_CH4_TXDATA           (q0q1_xpipe_pipe_ch4_txdata_m),
             .XPIPE_PIPE_CH4_TXDATAVALID      (q0q1_xpipe_pipe_ch4_txdatavalid_m),
             .XPIPE_PIPE_CH4_TXDEEMPH         (q0q1_xpipe_pipe_ch4_txdeemph_m),
             .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch4_txdetectrxloopback_m),
             .XPIPE_PIPE_CH4_TXELECIDLE       (q0q1_xpipe_pipe_ch4_txelecidle_m),
             .XPIPE_PIPE_CH4_TXMAINCURSOR     (q0q1_xpipe_pipe_ch4_txmaincursor_m),
             .XPIPE_PIPE_CH4_TXMARGIN         (q0q1_xpipe_pipe_ch4_txmargin_m),
             .XPIPE_PIPE_CH4_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch4_txpostcursor_m),
             .XPIPE_PIPE_CH4_TXPRECURSOR      (q0q1_xpipe_pipe_ch4_txprecursor_m),
             .XPIPE_PIPE_CH4_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch4_txstartblock_m),
             .XPIPE_PIPE_CH4_TXSWING          (q0q1_xpipe_pipe_ch4_txswing_m),
             .XPIPE_PIPE_CH4_TXSYNCHEADER     (q0q1_xpipe_pipe_ch4_txsyncheader_m),

             .XPIPE_PIPE_CH4_POWERDOWN_M      (q1q2_xpipe_pipe_ch4_powerdown_m),
             .XPIPE_PIPE_CH4_RXPOLARITY_M     (q1q2_xpipe_pipe_ch4_rxpolarity_m),
             .XPIPE_PIPE_CH4_RXTERMINATION_M  (q1q2_xpipe_pipe_ch4_rxtermination_m),
             .XPIPE_PIPE_CH4_TXCHARISK_M      (q1q2_xpipe_pipe_ch4_txcharisk_m),
             .XPIPE_PIPE_CH4_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch4_txcompliance_m),
             .XPIPE_PIPE_CH4_TXDATAVALID_M    (q1q2_xpipe_pipe_ch4_txdatavalid_m),
             .XPIPE_PIPE_CH4_TXDATA_M         (q1q2_xpipe_pipe_ch4_txdata_m),
             .XPIPE_PIPE_CH4_TXDEEMPH_M       (q1q2_xpipe_pipe_ch4_txdeemph_m),
             .XPIPE_PIPE_CH4_TXELECIDLE_M     (q1q2_xpipe_pipe_ch4_txelecidle_m),
             .XPIPE_PIPE_CH4_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch4_txmaincursor_m),
             .XPIPE_PIPE_CH4_TXMARGIN_M       (q1q2_xpipe_pipe_ch4_txmargin_m),
             .XPIPE_PIPE_CH4_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch4_txpostcursor_m),
             .XPIPE_PIPE_CH4_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch4_txprecursor_m),
             .XPIPE_PIPE_CH4_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch4_txstartblock_m),
             .XPIPE_PIPE_CH4_TXSWING_M        (q1q2_xpipe_pipe_ch4_txswing_m),
             .XPIPE_PIPE_CH4_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch4_txsyncheader_m),
             .XPIPE_PIPE_CH4_PHYSTATUS_M      (q1q2_xpipe_pipe_ch4_phystatus_m),             
             .XPIPE_PIPE_CH4_RXCHARISK_M      (q1q2_xpipe_pipe_ch4_rxcharisk_m),
             .XPIPE_PIPE_CH4_RXDATAVALID_M    (q1q2_xpipe_pipe_ch4_rxdatavalid_m),
             .XPIPE_PIPE_CH4_RXDATA_M         (q1q2_xpipe_pipe_ch4_rxdata_m),
             .XPIPE_PIPE_CH4_RXELECIDLE_M     (q1q2_xpipe_pipe_ch4_rxelecidle_m),             
             .XPIPE_PIPE_CH4_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch4_rxstartblock_m),
             .XPIPE_PIPE_CH4_RXSTATUS_M       (q1q2_xpipe_pipe_ch4_rxstatus_m),
             .XPIPE_PIPE_CH4_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch4_rxsyncheader_m),
             .XPIPE_PIPE_CH4_RXVALID_M        (q1q2_xpipe_pipe_ch4_rxvalid_m),
             .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch4_txdetectrxloopback_m),

             .XPIPE_PIPE_CH5_PHYSTATUS        (q0q1_xpipe_pipe_ch5_phystatus_m),
             .XPIPE_PIPE_CH5_RXCHARISK        (q0q1_xpipe_pipe_ch5_rxcharisk_m),
             .XPIPE_PIPE_CH5_RXDATA           (q0q1_xpipe_pipe_ch5_rxdata_m), //ifcpmxpipechannel5xpiperxdata
             .XPIPE_PIPE_CH5_RXDATAVALID      (q0q1_xpipe_pipe_ch5_rxdatavalid_m),
             .XPIPE_PIPE_CH5_RXELECIDLE       (q0q1_xpipe_pipe_ch5_rxelecidle_m),
             .XPIPE_PIPE_CH5_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch5_rxstartblock_m),
             .XPIPE_PIPE_CH5_RXSTATUS         (q0q1_xpipe_pipe_ch5_rxstatus_m),
             .XPIPE_PIPE_CH5_RXSYNCHEADER     (q0q1_xpipe_pipe_ch5_rxsyncheader_m),
             .XPIPE_PIPE_CH5_RXVALID          (q0q1_xpipe_pipe_ch5_rxvalid_m),
             .XPIPE_PIPE_CH5_POWERDOWN        (q0q1_xpipe_pipe_ch5_powerdown_m),
             .XPIPE_PIPE_CH5_RXPOLARITY       (q0q1_xpipe_pipe_ch5_rxpolarity_m),
             .XPIPE_PIPE_CH5_RXTERMINATION    (q0q1_xpipe_pipe_ch5_rxtermination_m),
             .XPIPE_PIPE_CH5_TXCHARISK        (q0q1_xpipe_pipe_ch5_txcharisk_m),
             .XPIPE_PIPE_CH5_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch5_txcompliance_m),
             .XPIPE_PIPE_CH5_TXDATA           (q0q1_xpipe_pipe_ch5_txdata_m),
             .XPIPE_PIPE_CH5_TXDATAVALID      (q0q1_xpipe_pipe_ch5_txdatavalid_m),
             .XPIPE_PIPE_CH5_TXDEEMPH         (q0q1_xpipe_pipe_ch5_txdeemph_m),
             .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch5_txdetectrxloopback_m),
             .XPIPE_PIPE_CH5_TXELECIDLE       (q0q1_xpipe_pipe_ch5_txelecidle_m),
             .XPIPE_PIPE_CH5_TXMAINCURSOR     (q0q1_xpipe_pipe_ch5_txmaincursor_m),
             .XPIPE_PIPE_CH5_TXMARGIN         (q0q1_xpipe_pipe_ch5_txmargin_m),
             .XPIPE_PIPE_CH5_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch5_txpostcursor_m),
             .XPIPE_PIPE_CH5_TXPRECURSOR      (q0q1_xpipe_pipe_ch5_txprecursor_m),
             .XPIPE_PIPE_CH5_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch5_txstartblock_m),
             .XPIPE_PIPE_CH5_TXSWING          (q0q1_xpipe_pipe_ch5_txswing_m),
             .XPIPE_PIPE_CH5_TXSYNCHEADER     (q0q1_xpipe_pipe_ch5_txsyncheader_m), 

             .XPIPE_PIPE_CH5_POWERDOWN_M      (q1q2_xpipe_pipe_ch5_powerdown_m),
             .XPIPE_PIPE_CH5_RXPOLARITY_M     (q1q2_xpipe_pipe_ch5_rxpolarity_m),
             .XPIPE_PIPE_CH5_RXTERMINATION_M  (q1q2_xpipe_pipe_ch5_rxtermination_m),
             .XPIPE_PIPE_CH5_TXCHARISK_M      (q1q2_xpipe_pipe_ch5_txcharisk_m),
             .XPIPE_PIPE_CH5_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch5_txcompliance_m),
             .XPIPE_PIPE_CH5_TXDATAVALID_M    (q1q2_xpipe_pipe_ch5_txdatavalid_m),
             .XPIPE_PIPE_CH5_TXDATA_M         (q1q2_xpipe_pipe_ch5_txdata_m),
             .XPIPE_PIPE_CH5_TXDEEMPH_M       (q1q2_xpipe_pipe_ch5_txdeemph_m),
             .XPIPE_PIPE_CH5_TXELECIDLE_M     (q1q2_xpipe_pipe_ch5_txelecidle_m),
             .XPIPE_PIPE_CH5_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch5_txmaincursor_m),
             .XPIPE_PIPE_CH5_TXMARGIN_M       (q1q2_xpipe_pipe_ch5_txmargin_m),
             .XPIPE_PIPE_CH5_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch5_txpostcursor_m),
             .XPIPE_PIPE_CH5_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch5_txprecursor_m),
             .XPIPE_PIPE_CH5_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch5_txstartblock_m),
             .XPIPE_PIPE_CH5_TXSWING_M        (q1q2_xpipe_pipe_ch5_txswing_m),
             .XPIPE_PIPE_CH5_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch5_txsyncheader_m),
             .XPIPE_PIPE_CH5_PHYSTATUS_M      (q1q2_xpipe_pipe_ch5_phystatus_m),             
             .XPIPE_PIPE_CH5_RXCHARISK_M      (q1q2_xpipe_pipe_ch5_rxcharisk_m),
             .XPIPE_PIPE_CH5_RXDATAVALID_M    (q1q2_xpipe_pipe_ch5_rxdatavalid_m),
             .XPIPE_PIPE_CH5_RXDATA_M         (q1q2_xpipe_pipe_ch5_rxdata_m),
             .XPIPE_PIPE_CH5_RXELECIDLE_M     (q1q2_xpipe_pipe_ch5_rxelecidle_m),             
             .XPIPE_PIPE_CH5_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch5_rxstartblock_m),
             .XPIPE_PIPE_CH5_RXSTATUS_M       (q1q2_xpipe_pipe_ch5_rxstatus_m),
             .XPIPE_PIPE_CH5_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch5_rxsyncheader_m),
             .XPIPE_PIPE_CH5_RXVALID_M        (q1q2_xpipe_pipe_ch5_rxvalid_m),
             .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch5_txdetectrxloopback_m),

             .XPIPE_PIPE_CH6_PHYSTATUS        (q0q1_xpipe_pipe_ch6_phystatus_m),
             .XPIPE_PIPE_CH6_RXCHARISK        (q0q1_xpipe_pipe_ch6_rxcharisk_m),
             .XPIPE_PIPE_CH6_RXDATA           (q0q1_xpipe_pipe_ch6_rxdata_m), //ifcpmxpipechannel6xpiperxdata
             .XPIPE_PIPE_CH6_RXDATAVALID      (q0q1_xpipe_pipe_ch6_rxdatavalid_m),
             .XPIPE_PIPE_CH6_RXELECIDLE       (q0q1_xpipe_pipe_ch6_rxelecidle_m),
             .XPIPE_PIPE_CH6_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch6_rxstartblock_m),
             .XPIPE_PIPE_CH6_RXSTATUS         (q0q1_xpipe_pipe_ch6_rxstatus_m),
             .XPIPE_PIPE_CH6_RXSYNCHEADER     (q0q1_xpipe_pipe_ch6_rxsyncheader_m),
             .XPIPE_PIPE_CH6_RXVALID          (q0q1_xpipe_pipe_ch6_rxvalid_m),
             .XPIPE_PIPE_CH6_POWERDOWN        (q0q1_xpipe_pipe_ch6_powerdown_m),
             .XPIPE_PIPE_CH6_RXPOLARITY       (q0q1_xpipe_pipe_ch6_rxpolarity_m),
             .XPIPE_PIPE_CH6_RXTERMINATION    (q0q1_xpipe_pipe_ch6_rxtermination_m),
             .XPIPE_PIPE_CH6_TXCHARISK        (q0q1_xpipe_pipe_ch6_txcharisk_m),
             .XPIPE_PIPE_CH6_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch6_txcompliance_m),
             .XPIPE_PIPE_CH6_TXDATA           (q0q1_xpipe_pipe_ch6_txdata_m),
             .XPIPE_PIPE_CH6_TXDATAVALID      (q0q1_xpipe_pipe_ch6_txdatavalid_m),
             .XPIPE_PIPE_CH6_TXDEEMPH         (q0q1_xpipe_pipe_ch6_txdeemph_m),
             .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch6_txdetectrxloopback_m),
             .XPIPE_PIPE_CH6_TXELECIDLE       (q0q1_xpipe_pipe_ch6_txelecidle_m),
             .XPIPE_PIPE_CH6_TXMAINCURSOR     (q0q1_xpipe_pipe_ch6_txmaincursor_m),
             .XPIPE_PIPE_CH6_TXMARGIN         (q0q1_xpipe_pipe_ch6_txmargin_m),
             .XPIPE_PIPE_CH6_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch6_txpostcursor_m),
             .XPIPE_PIPE_CH6_TXPRECURSOR      (q0q1_xpipe_pipe_ch6_txprecursor_m),
             .XPIPE_PIPE_CH6_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch6_txstartblock_m),
             .XPIPE_PIPE_CH6_TXSWING          (q0q1_xpipe_pipe_ch6_txswing_m),
             .XPIPE_PIPE_CH6_TXSYNCHEADER     (q0q1_xpipe_pipe_ch6_txsyncheader_m),

             .XPIPE_PIPE_CH6_POWERDOWN_M      (q1q2_xpipe_pipe_ch6_powerdown_m),
             .XPIPE_PIPE_CH6_RXPOLARITY_M     (q1q2_xpipe_pipe_ch6_rxpolarity_m),
             .XPIPE_PIPE_CH6_RXTERMINATION_M  (q1q2_xpipe_pipe_ch6_rxtermination_m),
             .XPIPE_PIPE_CH6_TXCHARISK_M      (q1q2_xpipe_pipe_ch6_txcharisk_m),
             .XPIPE_PIPE_CH6_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch6_txcompliance_m),
             .XPIPE_PIPE_CH6_TXDATAVALID_M    (q1q2_xpipe_pipe_ch6_txdatavalid_m),
             .XPIPE_PIPE_CH6_TXDATA_M         (q1q2_xpipe_pipe_ch6_txdata_m),
             .XPIPE_PIPE_CH6_TXDEEMPH_M       (q1q2_xpipe_pipe_ch6_txdeemph_m),
             .XPIPE_PIPE_CH6_TXELECIDLE_M     (q1q2_xpipe_pipe_ch6_txelecidle_m),
             .XPIPE_PIPE_CH6_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch6_txmaincursor_m),
             .XPIPE_PIPE_CH6_TXMARGIN_M       (q1q2_xpipe_pipe_ch6_txmargin_m),
             .XPIPE_PIPE_CH6_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch6_txpostcursor_m),
             .XPIPE_PIPE_CH6_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch6_txprecursor_m),
             .XPIPE_PIPE_CH6_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch6_txstartblock_m),
             .XPIPE_PIPE_CH6_TXSWING_M        (q1q2_xpipe_pipe_ch6_txswing_m),
             .XPIPE_PIPE_CH6_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch6_txsyncheader_m),
             .XPIPE_PIPE_CH6_PHYSTATUS_M      (q1q2_xpipe_pipe_ch6_phystatus_m),             
             .XPIPE_PIPE_CH6_RXCHARISK_M      (q1q2_xpipe_pipe_ch6_rxcharisk_m),
             .XPIPE_PIPE_CH6_RXDATAVALID_M    (q1q2_xpipe_pipe_ch6_rxdatavalid_m),
             .XPIPE_PIPE_CH6_RXDATA_M         (q1q2_xpipe_pipe_ch6_rxdata_m),
             .XPIPE_PIPE_CH6_RXELECIDLE_M     (q1q2_xpipe_pipe_ch6_rxelecidle_m),             
             .XPIPE_PIPE_CH6_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch6_rxstartblock_m),
             .XPIPE_PIPE_CH6_RXSTATUS_M       (q1q2_xpipe_pipe_ch6_rxstatus_m),
             .XPIPE_PIPE_CH6_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch6_rxsyncheader_m),
             .XPIPE_PIPE_CH6_RXVALID_M        (q1q2_xpipe_pipe_ch6_rxvalid_m),
             .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch6_txdetectrxloopback_m),


             .XPIPE_PIPE_CH7_PHYSTATUS        (q0q1_xpipe_pipe_ch7_phystatus_m),
             .XPIPE_PIPE_CH7_RXCHARISK        (q0q1_xpipe_pipe_ch7_rxcharisk_m),
             .XPIPE_PIPE_CH7_RXDATA           (q0q1_xpipe_pipe_ch7_rxdata_m), //ifcpmxpipechannel7xpiperxdata
             .XPIPE_PIPE_CH7_RXDATAVALID      (q0q1_xpipe_pipe_ch7_rxdatavalid_m),
             .XPIPE_PIPE_CH7_RXELECIDLE       (q0q1_xpipe_pipe_ch7_rxelecidle_m),
             .XPIPE_PIPE_CH7_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch7_rxstartblock_m),
             .XPIPE_PIPE_CH7_RXSTATUS         (q0q1_xpipe_pipe_ch7_rxstatus_m),
             .XPIPE_PIPE_CH7_RXSYNCHEADER     (q0q1_xpipe_pipe_ch7_rxsyncheader_m),
             .XPIPE_PIPE_CH7_RXVALID          (q0q1_xpipe_pipe_ch7_rxvalid_m),
             .XPIPE_PIPE_CH7_POWERDOWN        (q0q1_xpipe_pipe_ch7_powerdown_m),
             .XPIPE_PIPE_CH7_RXPOLARITY       (q0q1_xpipe_pipe_ch7_rxpolarity_m),
             .XPIPE_PIPE_CH7_RXTERMINATION    (q0q1_xpipe_pipe_ch7_rxtermination_m),
             .XPIPE_PIPE_CH7_TXCHARISK        (q0q1_xpipe_pipe_ch7_txcharisk_m),
             .XPIPE_PIPE_CH7_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch7_txcompliance_m),
             .XPIPE_PIPE_CH7_TXDATA           (q0q1_xpipe_pipe_ch7_txdata_m),
             .XPIPE_PIPE_CH7_TXDATAVALID      (q0q1_xpipe_pipe_ch7_txdatavalid_m),
             .XPIPE_PIPE_CH7_TXDEEMPH         (q0q1_xpipe_pipe_ch7_txdeemph_m),
             .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch7_txdetectrxloopback_m),
             .XPIPE_PIPE_CH7_TXELECIDLE       (q0q1_xpipe_pipe_ch7_txelecidle_m),
             .XPIPE_PIPE_CH7_TXMAINCURSOR     (q0q1_xpipe_pipe_ch7_txmaincursor_m),
             .XPIPE_PIPE_CH7_TXMARGIN         (q0q1_xpipe_pipe_ch7_txmargin_m),
             .XPIPE_PIPE_CH7_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch7_txpostcursor_m),
             .XPIPE_PIPE_CH7_TXPRECURSOR      (q0q1_xpipe_pipe_ch7_txprecursor_m),
             .XPIPE_PIPE_CH7_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch7_txstartblock_m),
             .XPIPE_PIPE_CH7_TXSWING          (q0q1_xpipe_pipe_ch7_txswing_m),
             .XPIPE_PIPE_CH7_TXSYNCHEADER     (q0q1_xpipe_pipe_ch7_txsyncheader_m),

             .XPIPE_PIPE_CH7_POWERDOWN_M      (q1q2_xpipe_pipe_ch7_powerdown_m),
             .XPIPE_PIPE_CH7_RXPOLARITY_M     (q1q2_xpipe_pipe_ch7_rxpolarity_m),
             .XPIPE_PIPE_CH7_RXTERMINATION_M  (q1q2_xpipe_pipe_ch7_rxtermination_m),
             .XPIPE_PIPE_CH7_TXCHARISK_M      (q1q2_xpipe_pipe_ch7_txcharisk_m),
             .XPIPE_PIPE_CH7_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch7_txcompliance_m),
             .XPIPE_PIPE_CH7_TXDATAVALID_M    (q1q2_xpipe_pipe_ch7_txdatavalid_m),
             .XPIPE_PIPE_CH7_TXDATA_M         (q1q2_xpipe_pipe_ch7_txdata_m),
             .XPIPE_PIPE_CH7_TXDEEMPH_M       (q1q2_xpipe_pipe_ch7_txdeemph_m),
             .XPIPE_PIPE_CH7_TXELECIDLE_M     (q1q2_xpipe_pipe_ch7_txelecidle_m),
             .XPIPE_PIPE_CH7_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch7_txmaincursor_m),
             .XPIPE_PIPE_CH7_TXMARGIN_M       (q1q2_xpipe_pipe_ch7_txmargin_m),
             .XPIPE_PIPE_CH7_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch7_txpostcursor_m),
             .XPIPE_PIPE_CH7_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch7_txprecursor_m),
             .XPIPE_PIPE_CH7_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch7_txstartblock_m),
             .XPIPE_PIPE_CH7_TXSWING_M        (q1q2_xpipe_pipe_ch7_txswing_m),
             .XPIPE_PIPE_CH7_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch7_txsyncheader_m),
             .XPIPE_PIPE_CH7_PHYSTATUS_M      (q1q2_xpipe_pipe_ch7_phystatus_m),             
             .XPIPE_PIPE_CH7_RXCHARISK_M      (q1q2_xpipe_pipe_ch7_rxcharisk_m),
             .XPIPE_PIPE_CH7_RXDATAVALID_M    (q1q2_xpipe_pipe_ch7_rxdatavalid_m),
             .XPIPE_PIPE_CH7_RXDATA_M         (q1q2_xpipe_pipe_ch7_rxdata_m),
             .XPIPE_PIPE_CH7_RXELECIDLE_M     (q1q2_xpipe_pipe_ch7_rxelecidle_m),             
             .XPIPE_PIPE_CH7_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch7_rxstartblock_m),
             .XPIPE_PIPE_CH7_RXSTATUS_M       (q1q2_xpipe_pipe_ch7_rxstatus_m),
             .XPIPE_PIPE_CH7_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch7_rxsyncheader_m),
             .XPIPE_PIPE_CH7_RXVALID_M        (q1q2_xpipe_pipe_ch7_rxvalid_m),
             .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch7_txdetectrxloopback_m),

             .XPIPE_PIPE_CH8_PHYSTATUS        (q0q1_xpipe_pipe_ch8_phystatus_m),
             .XPIPE_PIPE_CH8_RXCHARISK        (q0q1_xpipe_pipe_ch8_rxcharisk_m),
             .XPIPE_PIPE_CH8_RXDATA           (q0q1_xpipe_pipe_ch8_rxdata_m), //ifcpmxpipechannel8xpiperxdata
             .XPIPE_PIPE_CH8_RXDATAVALID      (q0q1_xpipe_pipe_ch8_rxdatavalid_m),
             .XPIPE_PIPE_CH8_RXELECIDLE       (q0q1_xpipe_pipe_ch8_rxelecidle_m),
             .XPIPE_PIPE_CH8_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch8_rxstartblock_m),
             .XPIPE_PIPE_CH8_RXSTATUS         (q0q1_xpipe_pipe_ch8_rxstatus_m),
             .XPIPE_PIPE_CH8_RXSYNCHEADER     (q0q1_xpipe_pipe_ch8_rxsyncheader_m),
             .XPIPE_PIPE_CH8_RXVALID          (q0q1_xpipe_pipe_ch8_rxvalid_m),
             .XPIPE_PIPE_CH8_POWERDOWN        (q0q1_xpipe_pipe_ch8_powerdown_m),
             .XPIPE_PIPE_CH8_RXPOLARITY       (q0q1_xpipe_pipe_ch8_rxpolarity_m),
             .XPIPE_PIPE_CH8_RXTERMINATION    (q0q1_xpipe_pipe_ch8_rxtermination_m),
             .XPIPE_PIPE_CH8_TXCHARISK        (q0q1_xpipe_pipe_ch8_txcharisk_m),
             .XPIPE_PIPE_CH8_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch8_txcompliance_m),
             .XPIPE_PIPE_CH8_TXDATA           (q0q1_xpipe_pipe_ch8_txdata_m),
             .XPIPE_PIPE_CH8_TXDATAVALID      (q0q1_xpipe_pipe_ch8_txdatavalid_m),
             .XPIPE_PIPE_CH8_TXDEEMPH         (q0q1_xpipe_pipe_ch8_txdeemph_m),
             .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch8_txdetectrxloopback_m),
             .XPIPE_PIPE_CH8_TXELECIDLE       (q0q1_xpipe_pipe_ch8_txelecidle_m),
             .XPIPE_PIPE_CH8_TXMAINCURSOR     (q0q1_xpipe_pipe_ch8_txmaincursor_m),
             .XPIPE_PIPE_CH8_TXMARGIN         (q0q1_xpipe_pipe_ch8_txmargin_m),
             .XPIPE_PIPE_CH8_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch8_txpostcursor_m),
             .XPIPE_PIPE_CH8_TXPRECURSOR      (q0q1_xpipe_pipe_ch8_txprecursor_m),
             .XPIPE_PIPE_CH8_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch8_txstartblock_m),
             .XPIPE_PIPE_CH8_TXSWING          (q0q1_xpipe_pipe_ch8_txswing_m),
             .XPIPE_PIPE_CH8_TXSYNCHEADER     (q0q1_xpipe_pipe_ch8_txsyncheader_m),

             .XPIPE_PIPE_CH8_POWERDOWN_M      (q1q2_xpipe_pipe_ch8_powerdown_m),
             .XPIPE_PIPE_CH8_RXPOLARITY_M     (q1q2_xpipe_pipe_ch8_rxpolarity_m),
             .XPIPE_PIPE_CH8_RXTERMINATION_M  (q1q2_xpipe_pipe_ch8_rxtermination_m),
             .XPIPE_PIPE_CH8_TXCHARISK_M      (q1q2_xpipe_pipe_ch8_txcharisk_m),
             .XPIPE_PIPE_CH8_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch8_txcompliance_m),
             .XPIPE_PIPE_CH8_TXDATAVALID_M    (q1q2_xpipe_pipe_ch8_txdatavalid_m),
             .XPIPE_PIPE_CH8_TXDATA_M         (q1q2_xpipe_pipe_ch8_txdata_m),
             .XPIPE_PIPE_CH8_TXDEEMPH_M       (q1q2_xpipe_pipe_ch8_txdeemph_m),
             .XPIPE_PIPE_CH8_TXELECIDLE_M     (q1q2_xpipe_pipe_ch8_txelecidle_m),
             .XPIPE_PIPE_CH8_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch8_txmaincursor_m),
             .XPIPE_PIPE_CH8_TXMARGIN_M       (q1q2_xpipe_pipe_ch8_txmargin_m),
             .XPIPE_PIPE_CH8_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch8_txpostcursor_m),
             .XPIPE_PIPE_CH8_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch8_txprecursor_m),
             .XPIPE_PIPE_CH8_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch8_txstartblock_m),
             .XPIPE_PIPE_CH8_TXSWING_M        (q1q2_xpipe_pipe_ch8_txswing_m),
             .XPIPE_PIPE_CH8_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch8_txsyncheader_m),
             .XPIPE_PIPE_CH8_PHYSTATUS_M      (q1q2_xpipe_pipe_ch8_phystatus_m),             
             .XPIPE_PIPE_CH8_RXCHARISK_M      (q1q2_xpipe_pipe_ch8_rxcharisk_m),
             .XPIPE_PIPE_CH8_RXDATAVALID_M    (q1q2_xpipe_pipe_ch8_rxdatavalid_m),
             .XPIPE_PIPE_CH8_RXDATA_M         (q1q2_xpipe_pipe_ch8_rxdata_m),
             .XPIPE_PIPE_CH8_RXELECIDLE_M     (q1q2_xpipe_pipe_ch8_rxelecidle_m),             
             .XPIPE_PIPE_CH8_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch8_rxstartblock_m),
             .XPIPE_PIPE_CH8_RXSTATUS_M       (q1q2_xpipe_pipe_ch8_rxstatus_m),
             .XPIPE_PIPE_CH8_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch8_rxsyncheader_m),
             .XPIPE_PIPE_CH8_RXVALID_M        (q1q2_xpipe_pipe_ch8_rxvalid_m),
             .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch8_txdetectrxloopback_m),

             .XPIPE_PIPE_CH9_PHYSTATUS        (q0q1_xpipe_pipe_ch9_phystatus_m),
             .XPIPE_PIPE_CH9_RXCHARISK        (q0q1_xpipe_pipe_ch9_rxcharisk_m),
             .XPIPE_PIPE_CH9_RXDATA           (q0q1_xpipe_pipe_ch9_rxdata_m), //ifcpmxpipechannel9xpiperxdata
             .XPIPE_PIPE_CH9_RXDATAVALID      (q0q1_xpipe_pipe_ch9_rxdatavalid_m),
             .XPIPE_PIPE_CH9_RXELECIDLE       (q0q1_xpipe_pipe_ch9_rxelecidle_m),
             .XPIPE_PIPE_CH9_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch9_rxstartblock_m),
             .XPIPE_PIPE_CH9_RXSTATUS         (q0q1_xpipe_pipe_ch9_rxstatus_m),
             .XPIPE_PIPE_CH9_RXSYNCHEADER     (q0q1_xpipe_pipe_ch9_rxsyncheader_m),
             .XPIPE_PIPE_CH9_RXVALID          (q0q1_xpipe_pipe_ch9_rxvalid_m),
             .XPIPE_PIPE_CH9_POWERDOWN        (q0q1_xpipe_pipe_ch9_powerdown_m),
             .XPIPE_PIPE_CH9_RXPOLARITY       (q0q1_xpipe_pipe_ch9_rxpolarity_m),
             .XPIPE_PIPE_CH9_RXTERMINATION    (q0q1_xpipe_pipe_ch9_rxtermination_m),
             .XPIPE_PIPE_CH9_TXCHARISK        (q0q1_xpipe_pipe_ch9_txcharisk_m),
             .XPIPE_PIPE_CH9_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch9_txcompliance_m),
             .XPIPE_PIPE_CH9_TXDATA           (q0q1_xpipe_pipe_ch9_txdata_m),
             .XPIPE_PIPE_CH9_TXDATAVALID      (q0q1_xpipe_pipe_ch9_txdatavalid_m),
             .XPIPE_PIPE_CH9_TXDEEMPH         (q0q1_xpipe_pipe_ch9_txdeemph_m),
             .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch9_txdetectrxloopback_m),
             .XPIPE_PIPE_CH9_TXELECIDLE       (q0q1_xpipe_pipe_ch9_txelecidle_m),
             .XPIPE_PIPE_CH9_TXMAINCURSOR     (q0q1_xpipe_pipe_ch9_txmaincursor_m),
             .XPIPE_PIPE_CH9_TXMARGIN         (q0q1_xpipe_pipe_ch9_txmargin_m),
             .XPIPE_PIPE_CH9_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch9_txpostcursor_m),
             .XPIPE_PIPE_CH9_TXPRECURSOR      (q0q1_xpipe_pipe_ch9_txprecursor_m),
             .XPIPE_PIPE_CH9_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch9_txstartblock_m),
             .XPIPE_PIPE_CH9_TXSWING          (q0q1_xpipe_pipe_ch9_txswing_m),
             .XPIPE_PIPE_CH9_TXSYNCHEADER     (q0q1_xpipe_pipe_ch9_txsyncheader_m),

             .XPIPE_PIPE_CH9_POWERDOWN_M      (q1q2_xpipe_pipe_ch9_powerdown_m),
             .XPIPE_PIPE_CH9_RXPOLARITY_M     (q1q2_xpipe_pipe_ch9_rxpolarity_m),
             .XPIPE_PIPE_CH9_RXTERMINATION_M  (q1q2_xpipe_pipe_ch9_rxtermination_m),
             .XPIPE_PIPE_CH9_TXCHARISK_M      (q1q2_xpipe_pipe_ch9_txcharisk_m),
             .XPIPE_PIPE_CH9_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch9_txcompliance_m),
             .XPIPE_PIPE_CH9_TXDATAVALID_M    (q1q2_xpipe_pipe_ch9_txdatavalid_m),
             .XPIPE_PIPE_CH9_TXDATA_M         (q1q2_xpipe_pipe_ch9_txdata_m),
             .XPIPE_PIPE_CH9_TXDEEMPH_M       (q1q2_xpipe_pipe_ch9_txdeemph_m),
             .XPIPE_PIPE_CH9_TXELECIDLE_M     (q1q2_xpipe_pipe_ch9_txelecidle_m),
             .XPIPE_PIPE_CH9_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch9_txmaincursor_m),
             .XPIPE_PIPE_CH9_TXMARGIN_M       (q1q2_xpipe_pipe_ch9_txmargin_m),
             .XPIPE_PIPE_CH9_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch9_txpostcursor_m),
             .XPIPE_PIPE_CH9_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch9_txprecursor_m),
             .XPIPE_PIPE_CH9_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch9_txstartblock_m),
             .XPIPE_PIPE_CH9_TXSWING_M        (q1q2_xpipe_pipe_ch9_txswing_m),
             .XPIPE_PIPE_CH9_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch9_txsyncheader_m),
             .XPIPE_PIPE_CH9_PHYSTATUS_M      (q1q2_xpipe_pipe_ch9_phystatus_m),             
             .XPIPE_PIPE_CH9_RXCHARISK_M      (q1q2_xpipe_pipe_ch9_rxcharisk_m),
             .XPIPE_PIPE_CH9_RXDATAVALID_M    (q1q2_xpipe_pipe_ch9_rxdatavalid_m),
             .XPIPE_PIPE_CH9_RXDATA_M         (q1q2_xpipe_pipe_ch9_rxdata_m),
             .XPIPE_PIPE_CH9_RXELECIDLE_M     (q1q2_xpipe_pipe_ch9_rxelecidle_m),             
             .XPIPE_PIPE_CH9_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch9_rxstartblock_m),
             .XPIPE_PIPE_CH9_RXSTATUS_M       (q1q2_xpipe_pipe_ch9_rxstatus_m),
             .XPIPE_PIPE_CH9_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch9_rxsyncheader_m),
             .XPIPE_PIPE_CH9_RXVALID_M        (q1q2_xpipe_pipe_ch9_rxvalid_m),
             .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch9_txdetectrxloopback_m),

             .XPIPE_PIPE_CH10_PHYSTATUS        (q0q1_xpipe_pipe_ch10_phystatus_m),
             .XPIPE_PIPE_CH10_RXCHARISK        (q0q1_xpipe_pipe_ch10_rxcharisk_m),
             .XPIPE_PIPE_CH10_RXDATA           (q0q1_xpipe_pipe_ch10_rxdata_m), //ifcpmxpipechannel10xpiperxdata
             .XPIPE_PIPE_CH10_RXDATAVALID      (q0q1_xpipe_pipe_ch10_rxdatavalid_m),
             .XPIPE_PIPE_CH10_RXELECIDLE       (q0q1_xpipe_pipe_ch10_rxelecidle_m),
             .XPIPE_PIPE_CH10_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch10_rxstartblock_m),
             .XPIPE_PIPE_CH10_RXSTATUS         (q0q1_xpipe_pipe_ch10_rxstatus_m),
             .XPIPE_PIPE_CH10_RXSYNCHEADER     (q0q1_xpipe_pipe_ch10_rxsyncheader_m),
             .XPIPE_PIPE_CH10_RXVALID          (q0q1_xpipe_pipe_ch10_rxvalid_m),
             .XPIPE_PIPE_CH10_POWERDOWN        (q0q1_xpipe_pipe_ch10_powerdown_m),
             .XPIPE_PIPE_CH10_RXPOLARITY       (q0q1_xpipe_pipe_ch10_rxpolarity_m),
             .XPIPE_PIPE_CH10_RXTERMINATION    (q0q1_xpipe_pipe_ch10_rxtermination_m),
             .XPIPE_PIPE_CH10_TXCHARISK        (q0q1_xpipe_pipe_ch10_txcharisk_m),
             .XPIPE_PIPE_CH10_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch10_txcompliance_m),
             .XPIPE_PIPE_CH10_TXDATA           (q0q1_xpipe_pipe_ch10_txdata_m),
             .XPIPE_PIPE_CH10_TXDATAVALID      (q0q1_xpipe_pipe_ch10_txdatavalid_m),
             .XPIPE_PIPE_CH10_TXDEEMPH         (q0q1_xpipe_pipe_ch10_txdeemph_m),
             .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch10_txdetectrxloopback_m),
             .XPIPE_PIPE_CH10_TXELECIDLE       (q0q1_xpipe_pipe_ch10_txelecidle_m),
             .XPIPE_PIPE_CH10_TXMAINCURSOR     (q0q1_xpipe_pipe_ch10_txmaincursor_m),
             .XPIPE_PIPE_CH10_TXMARGIN         (q0q1_xpipe_pipe_ch10_txmargin_m),
             .XPIPE_PIPE_CH10_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch10_txpostcursor_m),
             .XPIPE_PIPE_CH10_TXPRECURSOR      (q0q1_xpipe_pipe_ch10_txprecursor_m),
             .XPIPE_PIPE_CH10_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch10_txstartblock_m),
             .XPIPE_PIPE_CH10_TXSWING          (q0q1_xpipe_pipe_ch10_txswing_m),
             .XPIPE_PIPE_CH10_TXSYNCHEADER     (q0q1_xpipe_pipe_ch10_txsyncheader_m),

             .XPIPE_PIPE_CH10_POWERDOWN_M      (q1q2_xpipe_pipe_ch10_powerdown_m),
             .XPIPE_PIPE_CH10_RXPOLARITY_M     (q1q2_xpipe_pipe_ch10_rxpolarity_m),
             .XPIPE_PIPE_CH10_RXTERMINATION_M  (q1q2_xpipe_pipe_ch10_rxtermination_m),
             .XPIPE_PIPE_CH10_TXCHARISK_M      (q1q2_xpipe_pipe_ch10_txcharisk_m),
             .XPIPE_PIPE_CH10_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch10_txcompliance_m),
             .XPIPE_PIPE_CH10_TXDATAVALID_M    (q1q2_xpipe_pipe_ch10_txdatavalid_m),
             .XPIPE_PIPE_CH10_TXDATA_M         (q1q2_xpipe_pipe_ch10_txdata_m),
             .XPIPE_PIPE_CH10_TXDEEMPH_M       (q1q2_xpipe_pipe_ch10_txdeemph_m),
             .XPIPE_PIPE_CH10_TXELECIDLE_M     (q1q2_xpipe_pipe_ch10_txelecidle_m),
             .XPIPE_PIPE_CH10_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch10_txmaincursor_m),
             .XPIPE_PIPE_CH10_TXMARGIN_M       (q1q2_xpipe_pipe_ch10_txmargin_m),
             .XPIPE_PIPE_CH10_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch10_txpostcursor_m),
             .XPIPE_PIPE_CH10_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch10_txprecursor_m),
             .XPIPE_PIPE_CH10_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch10_txstartblock_m),
             .XPIPE_PIPE_CH10_TXSWING_M        (q1q2_xpipe_pipe_ch10_txswing_m),
             .XPIPE_PIPE_CH10_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch10_txsyncheader_m),
             .XPIPE_PIPE_CH10_PHYSTATUS_M      (q1q2_xpipe_pipe_ch10_phystatus_m),             
             .XPIPE_PIPE_CH10_RXCHARISK_M      (q1q2_xpipe_pipe_ch10_rxcharisk_m),
             .XPIPE_PIPE_CH10_RXDATAVALID_M    (q1q2_xpipe_pipe_ch10_rxdatavalid_m),
             .XPIPE_PIPE_CH10_RXDATA_M         (q1q2_xpipe_pipe_ch10_rxdata_m),
             .XPIPE_PIPE_CH10_RXELECIDLE_M     (q1q2_xpipe_pipe_ch10_rxelecidle_m),             
             .XPIPE_PIPE_CH10_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch10_rxstartblock_m),
             .XPIPE_PIPE_CH10_RXSTATUS_M       (q1q2_xpipe_pipe_ch10_rxstatus_m),
             .XPIPE_PIPE_CH10_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch10_rxsyncheader_m),
             .XPIPE_PIPE_CH10_RXVALID_M        (q1q2_xpipe_pipe_ch10_rxvalid_m),
             .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch10_txdetectrxloopback_m),

             .XPIPE_PIPE_CH11_PHYSTATUS        (q0q1_xpipe_pipe_ch11_phystatus_m),
             .XPIPE_PIPE_CH11_RXCHARISK        (q0q1_xpipe_pipe_ch11_rxcharisk_m),
             .XPIPE_PIPE_CH11_RXDATA           (q0q1_xpipe_pipe_ch11_rxdata_m), //ifcpmxpipechannel11xpiperxdata
             .XPIPE_PIPE_CH11_RXDATAVALID      (q0q1_xpipe_pipe_ch11_rxdatavalid_m),
             .XPIPE_PIPE_CH11_RXELECIDLE       (q0q1_xpipe_pipe_ch11_rxelecidle_m),
             .XPIPE_PIPE_CH11_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch11_rxstartblock_m),
             .XPIPE_PIPE_CH11_RXSTATUS         (q0q1_xpipe_pipe_ch11_rxstatus_m),
             .XPIPE_PIPE_CH11_RXSYNCHEADER     (q0q1_xpipe_pipe_ch11_rxsyncheader_m),
             .XPIPE_PIPE_CH11_RXVALID          (q0q1_xpipe_pipe_ch11_rxvalid_m),
             .XPIPE_PIPE_CH11_POWERDOWN        (q0q1_xpipe_pipe_ch11_powerdown_m),
             .XPIPE_PIPE_CH11_RXPOLARITY       (q0q1_xpipe_pipe_ch11_rxpolarity_m),
             .XPIPE_PIPE_CH11_RXTERMINATION    (q0q1_xpipe_pipe_ch11_rxtermination_m),
             .XPIPE_PIPE_CH11_TXCHARISK        (q0q1_xpipe_pipe_ch11_txcharisk_m),
             .XPIPE_PIPE_CH11_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch11_txcompliance_m),
             .XPIPE_PIPE_CH11_TXDATA           (q0q1_xpipe_pipe_ch11_txdata_m),
             .XPIPE_PIPE_CH11_TXDATAVALID      (q0q1_xpipe_pipe_ch11_txdatavalid_m),
             .XPIPE_PIPE_CH11_TXDEEMPH         (q0q1_xpipe_pipe_ch11_txdeemph_m),
             .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch11_txdetectrxloopback_m),
             .XPIPE_PIPE_CH11_TXELECIDLE       (q0q1_xpipe_pipe_ch11_txelecidle_m),
             .XPIPE_PIPE_CH11_TXMAINCURSOR     (q0q1_xpipe_pipe_ch11_txmaincursor_m),
             .XPIPE_PIPE_CH11_TXMARGIN         (q0q1_xpipe_pipe_ch11_txmargin_m),
             .XPIPE_PIPE_CH11_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch11_txpostcursor_m),
             .XPIPE_PIPE_CH11_TXPRECURSOR      (q0q1_xpipe_pipe_ch11_txprecursor_m),
             .XPIPE_PIPE_CH11_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch11_txstartblock_m),
             .XPIPE_PIPE_CH11_TXSWING          (q0q1_xpipe_pipe_ch11_txswing_m),
             .XPIPE_PIPE_CH11_TXSYNCHEADER     (q0q1_xpipe_pipe_ch11_txsyncheader_m),

             .XPIPE_PIPE_CH11_POWERDOWN_M      (q1q2_xpipe_pipe_ch11_powerdown_m),
             .XPIPE_PIPE_CH11_RXPOLARITY_M     (q1q2_xpipe_pipe_ch11_rxpolarity_m),
             .XPIPE_PIPE_CH11_RXTERMINATION_M  (q1q2_xpipe_pipe_ch11_rxtermination_m),
             .XPIPE_PIPE_CH11_TXCHARISK_M      (q1q2_xpipe_pipe_ch11_txcharisk_m),
             .XPIPE_PIPE_CH11_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch11_txcompliance_m),
             .XPIPE_PIPE_CH11_TXDATAVALID_M    (q1q2_xpipe_pipe_ch11_txdatavalid_m),
             .XPIPE_PIPE_CH11_TXDATA_M         (q1q2_xpipe_pipe_ch11_txdata_m),
             .XPIPE_PIPE_CH11_TXDEEMPH_M       (q1q2_xpipe_pipe_ch11_txdeemph_m),
             .XPIPE_PIPE_CH11_TXELECIDLE_M     (q1q2_xpipe_pipe_ch11_txelecidle_m),
             .XPIPE_PIPE_CH11_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch11_txmaincursor_m),
             .XPIPE_PIPE_CH11_TXMARGIN_M       (q1q2_xpipe_pipe_ch11_txmargin_m),
             .XPIPE_PIPE_CH11_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch11_txpostcursor_m),
             .XPIPE_PIPE_CH11_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch11_txprecursor_m),
             .XPIPE_PIPE_CH11_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch11_txstartblock_m),
             .XPIPE_PIPE_CH11_TXSWING_M        (q1q2_xpipe_pipe_ch11_txswing_m),
             .XPIPE_PIPE_CH11_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch11_txsyncheader_m),
             .XPIPE_PIPE_CH11_PHYSTATUS_M      (q1q2_xpipe_pipe_ch11_phystatus_m),             
             .XPIPE_PIPE_CH11_RXCHARISK_M      (q1q2_xpipe_pipe_ch11_rxcharisk_m),
             .XPIPE_PIPE_CH11_RXDATAVALID_M    (q1q2_xpipe_pipe_ch11_rxdatavalid_m),
             .XPIPE_PIPE_CH11_RXDATA_M         (q1q2_xpipe_pipe_ch11_rxdata_m),
             .XPIPE_PIPE_CH11_RXELECIDLE_M     (q1q2_xpipe_pipe_ch11_rxelecidle_m),             
             .XPIPE_PIPE_CH11_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch11_rxstartblock_m),
             .XPIPE_PIPE_CH11_RXSTATUS_M       (q1q2_xpipe_pipe_ch11_rxstatus_m),
             .XPIPE_PIPE_CH11_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch11_rxsyncheader_m),
             .XPIPE_PIPE_CH11_RXVALID_M        (q1q2_xpipe_pipe_ch11_rxvalid_m),
             .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch11_txdetectrxloopback_m),

             .XPIPE_PIPE_CH12_PHYSTATUS        (q0q1_xpipe_pipe_ch12_phystatus_m),
             .XPIPE_PIPE_CH12_RXCHARISK        (q0q1_xpipe_pipe_ch12_rxcharisk_m),
             .XPIPE_PIPE_CH12_RXDATA           (q0q1_xpipe_pipe_ch12_rxdata_m), //ifcpmxpipechannel12xpiperxdata
             .XPIPE_PIPE_CH12_RXDATAVALID      (q0q1_xpipe_pipe_ch12_rxdatavalid_m),
             .XPIPE_PIPE_CH12_RXELECIDLE       (q0q1_xpipe_pipe_ch12_rxelecidle_m),
             .XPIPE_PIPE_CH12_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch12_rxstartblock_m),
             .XPIPE_PIPE_CH12_RXSTATUS         (q0q1_xpipe_pipe_ch12_rxstatus_m),
             .XPIPE_PIPE_CH12_RXSYNCHEADER     (q0q1_xpipe_pipe_ch12_rxsyncheader_m),
             .XPIPE_PIPE_CH12_RXVALID          (q0q1_xpipe_pipe_ch12_rxvalid_m),
             .XPIPE_PIPE_CH12_POWERDOWN        (q0q1_xpipe_pipe_ch12_powerdown_m),
             .XPIPE_PIPE_CH12_RXPOLARITY       (q0q1_xpipe_pipe_ch12_rxpolarity_m),
             .XPIPE_PIPE_CH12_RXTERMINATION    (q0q1_xpipe_pipe_ch12_rxtermination_m),
             .XPIPE_PIPE_CH12_TXCHARISK        (q0q1_xpipe_pipe_ch12_txcharisk_m),
             .XPIPE_PIPE_CH12_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch12_txcompliance_m),
             .XPIPE_PIPE_CH12_TXDATA           (q0q1_xpipe_pipe_ch12_txdata_m),
             .XPIPE_PIPE_CH12_TXDATAVALID      (q0q1_xpipe_pipe_ch12_txdatavalid_m),
             .XPIPE_PIPE_CH12_TXDEEMPH         (q0q1_xpipe_pipe_ch12_txdeemph_m),
             .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch12_txdetectrxloopback_m),
             .XPIPE_PIPE_CH12_TXELECIDLE       (q0q1_xpipe_pipe_ch12_txelecidle_m),
             .XPIPE_PIPE_CH12_TXMAINCURSOR     (q0q1_xpipe_pipe_ch12_txmaincursor_m),
             .XPIPE_PIPE_CH12_TXMARGIN         (q0q1_xpipe_pipe_ch12_txmargin_m),
             .XPIPE_PIPE_CH12_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch12_txpostcursor_m),
             .XPIPE_PIPE_CH12_TXPRECURSOR      (q0q1_xpipe_pipe_ch12_txprecursor_m),
             .XPIPE_PIPE_CH12_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch12_txstartblock_m),
             .XPIPE_PIPE_CH12_TXSWING          (q0q1_xpipe_pipe_ch12_txswing_m),
             .XPIPE_PIPE_CH12_TXSYNCHEADER     (q0q1_xpipe_pipe_ch12_txsyncheader_m),

             .XPIPE_PIPE_CH12_POWERDOWN_M      (q1q2_xpipe_pipe_ch12_powerdown_m),
             .XPIPE_PIPE_CH12_RXPOLARITY_M     (q1q2_xpipe_pipe_ch12_rxpolarity_m),
             .XPIPE_PIPE_CH12_RXTERMINATION_M  (q1q2_xpipe_pipe_ch12_rxtermination_m),
             .XPIPE_PIPE_CH12_TXCHARISK_M      (q1q2_xpipe_pipe_ch12_txcharisk_m),
             .XPIPE_PIPE_CH12_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch12_txcompliance_m),
             .XPIPE_PIPE_CH12_TXDATAVALID_M    (q1q2_xpipe_pipe_ch12_txdatavalid_m),
             .XPIPE_PIPE_CH12_TXDATA_M         (q1q2_xpipe_pipe_ch12_txdata_m),
             .XPIPE_PIPE_CH12_TXDEEMPH_M       (q1q2_xpipe_pipe_ch12_txdeemph_m),
             .XPIPE_PIPE_CH12_TXELECIDLE_M     (q1q2_xpipe_pipe_ch12_txelecidle_m),
             .XPIPE_PIPE_CH12_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch12_txmaincursor_m),
             .XPIPE_PIPE_CH12_TXMARGIN_M       (q1q2_xpipe_pipe_ch12_txmargin_m),
             .XPIPE_PIPE_CH12_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch12_txpostcursor_m),
             .XPIPE_PIPE_CH12_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch12_txprecursor_m),
             .XPIPE_PIPE_CH12_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch12_txstartblock_m),
             .XPIPE_PIPE_CH12_TXSWING_M        (q1q2_xpipe_pipe_ch12_txswing_m),
             .XPIPE_PIPE_CH12_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch12_txsyncheader_m),
             .XPIPE_PIPE_CH12_PHYSTATUS_M      (q1q2_xpipe_pipe_ch12_phystatus_m),             
             .XPIPE_PIPE_CH12_RXCHARISK_M      (q1q2_xpipe_pipe_ch12_rxcharisk_m),
             .XPIPE_PIPE_CH12_RXDATAVALID_M    (q1q2_xpipe_pipe_ch12_rxdatavalid_m),
             .XPIPE_PIPE_CH12_RXDATA_M         (q1q2_xpipe_pipe_ch12_rxdata_m),
             .XPIPE_PIPE_CH12_RXELECIDLE_M     (q1q2_xpipe_pipe_ch12_rxelecidle_m),             
             .XPIPE_PIPE_CH12_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch12_rxstartblock_m),
             .XPIPE_PIPE_CH12_RXSTATUS_M       (q1q2_xpipe_pipe_ch12_rxstatus_m),
             .XPIPE_PIPE_CH12_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch12_rxsyncheader_m),
             .XPIPE_PIPE_CH12_RXVALID_M        (q1q2_xpipe_pipe_ch12_rxvalid_m),
             .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch12_txdetectrxloopback_m),

             .XPIPE_PIPE_CH13_PHYSTATUS        (q0q1_xpipe_pipe_ch13_phystatus_m),
             .XPIPE_PIPE_CH13_RXCHARISK        (q0q1_xpipe_pipe_ch13_rxcharisk_m),
             .XPIPE_PIPE_CH13_RXDATA           (q0q1_xpipe_pipe_ch13_rxdata_m), //ifcpmxpipechannel13xpiperxdata
             .XPIPE_PIPE_CH13_RXDATAVALID      (q0q1_xpipe_pipe_ch13_rxdatavalid_m),
             .XPIPE_PIPE_CH13_RXELECIDLE       (q0q1_xpipe_pipe_ch13_rxelecidle_m),
             .XPIPE_PIPE_CH13_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch13_rxstartblock_m),
             .XPIPE_PIPE_CH13_RXSTATUS         (q0q1_xpipe_pipe_ch13_rxstatus_m),
             .XPIPE_PIPE_CH13_RXSYNCHEADER     (q0q1_xpipe_pipe_ch13_rxsyncheader_m),
             .XPIPE_PIPE_CH13_RXVALID          (q0q1_xpipe_pipe_ch13_rxvalid_m),
             .XPIPE_PIPE_CH13_POWERDOWN        (q0q1_xpipe_pipe_ch13_powerdown_m),
             .XPIPE_PIPE_CH13_RXPOLARITY       (q0q1_xpipe_pipe_ch13_rxpolarity_m),
             .XPIPE_PIPE_CH13_RXTERMINATION    (q0q1_xpipe_pipe_ch13_rxtermination_m),
             .XPIPE_PIPE_CH13_TXCHARISK        (q0q1_xpipe_pipe_ch13_txcharisk_m),
             .XPIPE_PIPE_CH13_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch13_txcompliance_m),
             .XPIPE_PIPE_CH13_TXDATA           (q0q1_xpipe_pipe_ch13_txdata_m),
             .XPIPE_PIPE_CH13_TXDATAVALID      (q0q1_xpipe_pipe_ch13_txdatavalid_m),
             .XPIPE_PIPE_CH13_TXDEEMPH         (q0q1_xpipe_pipe_ch13_txdeemph_m),
             .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch13_txdetectrxloopback_m),
             .XPIPE_PIPE_CH13_TXELECIDLE       (q0q1_xpipe_pipe_ch13_txelecidle_m),
             .XPIPE_PIPE_CH13_TXMAINCURSOR     (q0q1_xpipe_pipe_ch13_txmaincursor_m),
             .XPIPE_PIPE_CH13_TXMARGIN         (q0q1_xpipe_pipe_ch13_txmargin_m),
             .XPIPE_PIPE_CH13_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch13_txpostcursor_m),
             .XPIPE_PIPE_CH13_TXPRECURSOR      (q0q1_xpipe_pipe_ch13_txprecursor_m),
             .XPIPE_PIPE_CH13_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch13_txstartblock_m),
             .XPIPE_PIPE_CH13_TXSWING          (q0q1_xpipe_pipe_ch13_txswing_m),
             .XPIPE_PIPE_CH13_TXSYNCHEADER     (q0q1_xpipe_pipe_ch13_txsyncheader_m),

             .XPIPE_PIPE_CH13_POWERDOWN_M      (q1q2_xpipe_pipe_ch13_powerdown_m),
             .XPIPE_PIPE_CH13_RXPOLARITY_M     (q1q2_xpipe_pipe_ch13_rxpolarity_m),
             .XPIPE_PIPE_CH13_RXTERMINATION_M  (q1q2_xpipe_pipe_ch13_rxtermination_m),
             .XPIPE_PIPE_CH13_TXCHARISK_M      (q1q2_xpipe_pipe_ch13_txcharisk_m),
             .XPIPE_PIPE_CH13_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch13_txcompliance_m),
             .XPIPE_PIPE_CH13_TXDATAVALID_M    (q1q2_xpipe_pipe_ch13_txdatavalid_m),
             .XPIPE_PIPE_CH13_TXDATA_M         (q1q2_xpipe_pipe_ch13_txdata_m),
             .XPIPE_PIPE_CH13_TXDEEMPH_M       (q1q2_xpipe_pipe_ch13_txdeemph_m),
             .XPIPE_PIPE_CH13_TXELECIDLE_M     (q1q2_xpipe_pipe_ch13_txelecidle_m),
             .XPIPE_PIPE_CH13_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch13_txmaincursor_m),
             .XPIPE_PIPE_CH13_TXMARGIN_M       (q1q2_xpipe_pipe_ch13_txmargin_m),
             .XPIPE_PIPE_CH13_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch13_txpostcursor_m),
             .XPIPE_PIPE_CH13_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch13_txprecursor_m),
             .XPIPE_PIPE_CH13_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch13_txstartblock_m),
             .XPIPE_PIPE_CH13_TXSWING_M        (q1q2_xpipe_pipe_ch13_txswing_m),
             .XPIPE_PIPE_CH13_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch13_txsyncheader_m),
             .XPIPE_PIPE_CH13_PHYSTATUS_M      (q1q2_xpipe_pipe_ch13_phystatus_m),             
             .XPIPE_PIPE_CH13_RXCHARISK_M      (q1q2_xpipe_pipe_ch13_rxcharisk_m),
             .XPIPE_PIPE_CH13_RXDATAVALID_M    (q1q2_xpipe_pipe_ch13_rxdatavalid_m),
             .XPIPE_PIPE_CH13_RXDATA_M         (q1q2_xpipe_pipe_ch13_rxdata_m),
             .XPIPE_PIPE_CH13_RXELECIDLE_M     (q1q2_xpipe_pipe_ch13_rxelecidle_m),             
             .XPIPE_PIPE_CH13_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch13_rxstartblock_m),
             .XPIPE_PIPE_CH13_RXSTATUS_M       (q1q2_xpipe_pipe_ch13_rxstatus_m),
             .XPIPE_PIPE_CH13_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch13_rxsyncheader_m),
             .XPIPE_PIPE_CH13_RXVALID_M        (q1q2_xpipe_pipe_ch13_rxvalid_m),
             .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch13_txdetectrxloopback_m),

             .XPIPE_PIPE_CH14_PHYSTATUS        (q0q1_xpipe_pipe_ch14_phystatus_m),
             .XPIPE_PIPE_CH14_RXCHARISK        (q0q1_xpipe_pipe_ch14_rxcharisk_m),
             .XPIPE_PIPE_CH14_RXDATA           (q0q1_xpipe_pipe_ch14_rxdata_m), //ifcpmxpipechannel14xpiperxdata
             .XPIPE_PIPE_CH14_RXDATAVALID      (q0q1_xpipe_pipe_ch14_rxdatavalid_m),
             .XPIPE_PIPE_CH14_RXELECIDLE       (q0q1_xpipe_pipe_ch14_rxelecidle_m),
             .XPIPE_PIPE_CH14_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch14_rxstartblock_m),
             .XPIPE_PIPE_CH14_RXSTATUS         (q0q1_xpipe_pipe_ch14_rxstatus_m),
             .XPIPE_PIPE_CH14_RXSYNCHEADER     (q0q1_xpipe_pipe_ch14_rxsyncheader_m),
             .XPIPE_PIPE_CH14_RXVALID          (q0q1_xpipe_pipe_ch14_rxvalid_m),
             .XPIPE_PIPE_CH14_POWERDOWN        (q0q1_xpipe_pipe_ch14_powerdown_m),
             .XPIPE_PIPE_CH14_RXPOLARITY       (q0q1_xpipe_pipe_ch14_rxpolarity_m),
             .XPIPE_PIPE_CH14_RXTERMINATION    (q0q1_xpipe_pipe_ch14_rxtermination_m),
             .XPIPE_PIPE_CH14_TXCHARISK        (q0q1_xpipe_pipe_ch14_txcharisk_m),
             .XPIPE_PIPE_CH14_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch14_txcompliance_m),
             .XPIPE_PIPE_CH14_TXDATA           (q0q1_xpipe_pipe_ch14_txdata_m),
             .XPIPE_PIPE_CH14_TXDATAVALID      (q0q1_xpipe_pipe_ch14_txdatavalid_m),
             .XPIPE_PIPE_CH14_TXDEEMPH         (q0q1_xpipe_pipe_ch14_txdeemph_m),
             .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch14_txdetectrxloopback_m),
             .XPIPE_PIPE_CH14_TXELECIDLE       (q0q1_xpipe_pipe_ch14_txelecidle_m),
             .XPIPE_PIPE_CH14_TXMAINCURSOR     (q0q1_xpipe_pipe_ch14_txmaincursor_m),
             .XPIPE_PIPE_CH14_TXMARGIN         (q0q1_xpipe_pipe_ch14_txmargin_m),
             .XPIPE_PIPE_CH14_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch14_txpostcursor_m),
             .XPIPE_PIPE_CH14_TXPRECURSOR      (q0q1_xpipe_pipe_ch14_txprecursor_m),
             .XPIPE_PIPE_CH14_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch14_txstartblock_m),
             .XPIPE_PIPE_CH14_TXSWING          (q0q1_xpipe_pipe_ch14_txswing_m),
             .XPIPE_PIPE_CH14_TXSYNCHEADER     (q0q1_xpipe_pipe_ch14_txsyncheader_m),

             .XPIPE_PIPE_CH14_POWERDOWN_M      (q1q2_xpipe_pipe_ch14_powerdown_m),
             .XPIPE_PIPE_CH14_RXPOLARITY_M     (q1q2_xpipe_pipe_ch14_rxpolarity_m),
             .XPIPE_PIPE_CH14_RXTERMINATION_M  (q1q2_xpipe_pipe_ch14_rxtermination_m),
             .XPIPE_PIPE_CH14_TXCHARISK_M      (q1q2_xpipe_pipe_ch14_txcharisk_m),
             .XPIPE_PIPE_CH14_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch14_txcompliance_m),
             .XPIPE_PIPE_CH14_TXDATAVALID_M    (q1q2_xpipe_pipe_ch14_txdatavalid_m),
             .XPIPE_PIPE_CH14_TXDATA_M         (q1q2_xpipe_pipe_ch14_txdata_m),
             .XPIPE_PIPE_CH14_TXDEEMPH_M       (q1q2_xpipe_pipe_ch14_txdeemph_m),
             .XPIPE_PIPE_CH14_TXELECIDLE_M     (q1q2_xpipe_pipe_ch14_txelecidle_m),
             .XPIPE_PIPE_CH14_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch14_txmaincursor_m),
             .XPIPE_PIPE_CH14_TXMARGIN_M       (q1q2_xpipe_pipe_ch14_txmargin_m),
             .XPIPE_PIPE_CH14_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch14_txpostcursor_m),
             .XPIPE_PIPE_CH14_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch14_txprecursor_m),
             .XPIPE_PIPE_CH14_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch14_txstartblock_m),
             .XPIPE_PIPE_CH14_TXSWING_M        (q1q2_xpipe_pipe_ch14_txswing_m),
             .XPIPE_PIPE_CH14_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch14_txsyncheader_m),
             .XPIPE_PIPE_CH14_PHYSTATUS_M      (q1q2_xpipe_pipe_ch14_phystatus_m),             
             .XPIPE_PIPE_CH14_RXCHARISK_M      (q1q2_xpipe_pipe_ch14_rxcharisk_m),
             .XPIPE_PIPE_CH14_RXDATAVALID_M    (q1q2_xpipe_pipe_ch14_rxdatavalid_m),
             .XPIPE_PIPE_CH14_RXDATA_M         (q1q2_xpipe_pipe_ch14_rxdata_m),
             .XPIPE_PIPE_CH14_RXELECIDLE_M     (q1q2_xpipe_pipe_ch14_rxelecidle_m),             
             .XPIPE_PIPE_CH14_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch14_rxstartblock_m),
             .XPIPE_PIPE_CH14_RXSTATUS_M       (q1q2_xpipe_pipe_ch14_rxstatus_m),
             .XPIPE_PIPE_CH14_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch14_rxsyncheader_m),
             .XPIPE_PIPE_CH14_RXVALID_M        (q1q2_xpipe_pipe_ch14_rxvalid_m),
             .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch14_txdetectrxloopback_m),

             .XPIPE_PIPE_CH15_PHYSTATUS        (q0q1_xpipe_pipe_ch15_phystatus_m),
             .XPIPE_PIPE_CH15_RXCHARISK        (q0q1_xpipe_pipe_ch15_rxcharisk_m),
             .XPIPE_PIPE_CH15_RXDATA           (q0q1_xpipe_pipe_ch15_rxdata_m), //ifcpmxpipechannel15xpiperxdata
             .XPIPE_PIPE_CH15_RXDATAVALID      (q0q1_xpipe_pipe_ch15_rxdatavalid_m),
             .XPIPE_PIPE_CH15_RXELECIDLE       (q0q1_xpipe_pipe_ch15_rxelecidle_m),
             .XPIPE_PIPE_CH15_RXSTARTBLOCK     (q0q1_xpipe_pipe_ch15_rxstartblock_m),
             .XPIPE_PIPE_CH15_RXSTATUS         (q0q1_xpipe_pipe_ch15_rxstatus_m),
             .XPIPE_PIPE_CH15_RXSYNCHEADER     (q0q1_xpipe_pipe_ch15_rxsyncheader_m),
             .XPIPE_PIPE_CH15_RXVALID          (q0q1_xpipe_pipe_ch15_rxvalid_m),
             .XPIPE_PIPE_CH15_POWERDOWN        (q0q1_xpipe_pipe_ch15_powerdown_m),
             .XPIPE_PIPE_CH15_RXPOLARITY       (q0q1_xpipe_pipe_ch15_rxpolarity_m),
             .XPIPE_PIPE_CH15_RXTERMINATION    (q0q1_xpipe_pipe_ch15_rxtermination_m),
             .XPIPE_PIPE_CH15_TXCHARISK        (q0q1_xpipe_pipe_ch15_txcharisk_m),
             .XPIPE_PIPE_CH15_TXCOMPLIANCE     (q0q1_xpipe_pipe_ch15_txcompliance_m),
             .XPIPE_PIPE_CH15_TXDATA           (q0q1_xpipe_pipe_ch15_txdata_m),
             .XPIPE_PIPE_CH15_TXDATAVALID      (q0q1_xpipe_pipe_ch15_txdatavalid_m),
             .XPIPE_PIPE_CH15_TXDEEMPH         (q0q1_xpipe_pipe_ch15_txdeemph_m),
             .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK     (q0q1_xpipe_pipe_ch15_txdetectrxloopback_m),
             .XPIPE_PIPE_CH15_TXELECIDLE       (q0q1_xpipe_pipe_ch15_txelecidle_m),
             .XPIPE_PIPE_CH15_TXMAINCURSOR     (q0q1_xpipe_pipe_ch15_txmaincursor_m),
             .XPIPE_PIPE_CH15_TXMARGIN         (q0q1_xpipe_pipe_ch15_txmargin_m),
             .XPIPE_PIPE_CH15_TXPOSTCURSOR     (q0q1_xpipe_pipe_ch15_txpostcursor_m),
             .XPIPE_PIPE_CH15_TXPRECURSOR      (q0q1_xpipe_pipe_ch15_txprecursor_m),
             .XPIPE_PIPE_CH15_TXSTARTBLOCK     (q0q1_xpipe_pipe_ch15_txstartblock_m),
             .XPIPE_PIPE_CH15_TXSWING          (q0q1_xpipe_pipe_ch15_txswing_m),
             .XPIPE_PIPE_CH15_TXSYNCHEADER     (q0q1_xpipe_pipe_ch15_txsyncheader_m),

             .XPIPE_PIPE_CH15_POWERDOWN_M      (q1q2_xpipe_pipe_ch15_powerdown_m),
             .XPIPE_PIPE_CH15_RXPOLARITY_M     (q1q2_xpipe_pipe_ch15_rxpolarity_m),
             .XPIPE_PIPE_CH15_RXTERMINATION_M  (q1q2_xpipe_pipe_ch15_rxtermination_m),
             .XPIPE_PIPE_CH15_TXCHARISK_M      (q1q2_xpipe_pipe_ch15_txcharisk_m),
             .XPIPE_PIPE_CH15_TXCOMPLIANCE_M   (q1q2_xpipe_pipe_ch15_txcompliance_m),
             .XPIPE_PIPE_CH15_TXDATAVALID_M    (q1q2_xpipe_pipe_ch15_txdatavalid_m),
             .XPIPE_PIPE_CH15_TXDATA_M         (q1q2_xpipe_pipe_ch15_txdata_m),
             .XPIPE_PIPE_CH15_TXDEEMPH_M       (q1q2_xpipe_pipe_ch15_txdeemph_m),
             .XPIPE_PIPE_CH15_TXELECIDLE_M     (q1q2_xpipe_pipe_ch15_txelecidle_m),
             .XPIPE_PIPE_CH15_TXMAINCURSOR_M   (q1q2_xpipe_pipe_ch15_txmaincursor_m),
             .XPIPE_PIPE_CH15_TXMARGIN_M       (q1q2_xpipe_pipe_ch15_txmargin_m),
             .XPIPE_PIPE_CH15_TXPOSTCURSOR_M   (q1q2_xpipe_pipe_ch15_txpostcursor_m),
             .XPIPE_PIPE_CH15_TXPRECURSOR_M    (q1q2_xpipe_pipe_ch15_txprecursor_m),
             .XPIPE_PIPE_CH15_TXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch15_txstartblock_m),
             .XPIPE_PIPE_CH15_TXSWING_M        (q1q2_xpipe_pipe_ch15_txswing_m),
             .XPIPE_PIPE_CH15_TXSYNCHEADER_M   (q1q2_xpipe_pipe_ch15_txsyncheader_m),
             .XPIPE_PIPE_CH15_PHYSTATUS_M      (q1q2_xpipe_pipe_ch15_phystatus_m),             
             .XPIPE_PIPE_CH15_RXCHARISK_M      (q1q2_xpipe_pipe_ch15_rxcharisk_m),
             .XPIPE_PIPE_CH15_RXDATAVALID_M    (q1q2_xpipe_pipe_ch15_rxdatavalid_m),
             .XPIPE_PIPE_CH15_RXDATA_M         (q1q2_xpipe_pipe_ch15_rxdata_m),
             .XPIPE_PIPE_CH15_RXELECIDLE_M     (q1q2_xpipe_pipe_ch15_rxelecidle_m),             
             .XPIPE_PIPE_CH15_RXSTARTBLOCK_M   (q1q2_xpipe_pipe_ch15_rxstartblock_m),
             .XPIPE_PIPE_CH15_RXSTATUS_M       (q1q2_xpipe_pipe_ch15_rxstatus_m),
             .XPIPE_PIPE_CH15_RXSYNCHEADER_M   (q1q2_xpipe_pipe_ch15_rxsyncheader_m),
             .XPIPE_PIPE_CH15_RXVALID_M        (q1q2_xpipe_pipe_ch15_rxvalid_m),
             .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK_M     (q1q2_xpipe_pipe_ch15_txdetectrxloopback_m)

           );



      end

      if ((C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE0_CONTROLLER_ENABLE > 0 && C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH > 8) || (C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE1_CONTROLLER_ENABLE > 0 && C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH > 0) || (C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE0_CONTROLLER_ENABLE > 0 && C_PS_ENABLE_HSDP > 0))  begin

          XPIPE_QUAD #( .XPIPE_LOC        (C_XPIPE_2_LOC),
                        .XPIPE_MODE       (C_XPIPE_2_MODE),
                        .XPIPE_LINK0_CFG  (C_XPIPE_2_LINK0_CFG),
                        .XPIPE_LINK1_CFG  (C_XPIPE_2_LINK1_CFG),
                        .XPIPE_CLK_CFG    (C_XPIPE_2_CLK_CFG),
                        .XPIPE_CLKDLY_CFG (C_XPIPE_2_CLKDLY_CFG),
                        .XPIPE_REG_CFG    (C_XPIPE_2_REG_CFG)) 

          XPIPE_QUAD2_inst (
             .XPIPE_GT_OUTCLK(q1q2_xpipe_gt_outclk_m),                             
             .XPIPE_GT_OUTCLK_1(q1q2_xpipe_gt_outclk_m_1),                
             .XPIPE_GT_RXOUTCLK(q1q2_xpipe_gt_rxoutclk_m),           
             .XPIPE_GT_RXUSRCLK(q1q2_xpipe_gt_rxusrclk_m),
             .XPIPE_GT_PIPECLK(q1q2_xpipe_gt_pipeclk_m),                
             .XPIPE_GT_PIPECLK_1(q1q2_xpipe_gt_pipeclk_m_1),              

             .XPIPE_PHYESMADAPTSAVE(q1q2_xpipe_phyesmadaptsave_m),
             .XPIPE_PHYESMADAPTSAVE_1(q1q2_xpipe_phyesmadaptsave_m_1),
             .XPIPE_PHYESMADAPTSAVE_M(q2q3_xpipe_phyesmadaptsave_m),
             .XPIPE_PHYESMADAPTSAVE_M_1(q2q3_xpipe_phyesmadaptsave_m_1),

             .XPIPE_BUFGTCE(q1q2_xpipe_bufgtce_m),
             .XPIPE_BUFGTCE_1(q1q2_xpipe_bufgtce_m_1),
             .XPIPE_BUFGTCE_MASK(q1q2_xpipe_bufgtce_mask_m),
             .XPIPE_BUFGTCE_MASK_1(q1q2_xpipe_bufgtce_mask_m_1),
             .XPIPE_BUFGTDIV(q1q2_xpipe_bufgtdiv_m),
             .XPIPE_BUFGTDIV_1(q1q2_xpipe_bufgtdiv_m_1),
             .XPIPE_BUFGTRST(q1q2_xpipe_bufgtrst_m),
             .XPIPE_BUFGTRST_1(q1q2_xpipe_bufgtrst_m_1),
             .XPIPE_BUFGTRST_MASK(q1q2_xpipe_bufgtrst_mask_m),
             .XPIPE_BUFGTRST_MASK_1(q1q2_xpipe_bufgtrst_mask_m_1),

             .XPIPE_PCIE_PERST_N     (q1q2_xpipe_pcie_perst_n_m),
             .XPIPE_PCIE_PERST_N_1   (q1q2_xpipe_pcie_perst_n_m_1),
             .XPIPE_PCIE_PERST_N_M   (q2q3_xpipe_pcie_perst_n_m),
             .XPIPE_PCIE_PERST_N_M_1 (q2q3_xpipe_pcie_perst_n_m_1),
             .XPIPE_PCIE_RATE        (q1q2_xpipe_pcie_rate_m),
             .XPIPE_PCIE_RATE_1      (q1q2_xpipe_pcie_rate_m_1),
             .XPIPE_PCIE_RATE_M      (q2q3_xpipe_pcie_rate_m),
             .XPIPE_PCIE_RATE_M_1    (q2q3_xpipe_pcie_rate_m_1),

             .XPIPE_GT_OUTCLK_M(q2q3_xpipe_gt_outclk_m),
             .XPIPE_GT_OUTCLK_M_1(q2q3_xpipe_gt_outclk_m_1),
             .XPIPE_GT_RXOUTCLK_M(q2q3_xpipe_gt_rxoutclk_m),
             .XPIPE_GT_RXUSRCLK_M(q2q3_xpipe_gt_rxusrclk_m),
             .XPIPE_GT_PIPECLK_M(q2q3_xpipe_gt_pipeclk_m),
             .XPIPE_GT_PIPECLK_M_1(q2q3_xpipe_gt_pipeclk_m_1),
             .XPIPE_BUFGTCE_M(q2q3_xpipe_bufgtce_m),
             .XPIPE_BUFGTCE_MASK_M(q2q3_xpipe_bufgtce_mask_m),
             .XPIPE_BUFGTCE_MASK_M_1(q2q3_xpipe_bufgtce_mask_m_1),
             .XPIPE_BUFGTCE_M_1(q2q3_xpipe_bufgtce_m_1),
             .XPIPE_BUFGTDIV_M(q2q3_xpipe_bufgtdiv_m),
             .XPIPE_BUFGTDIV_M_1(q2q3_xpipe_bufgtdiv_m_1),
             .XPIPE_BUFGTRST_M(q2q3_xpipe_bufgtrst_m),
             .XPIPE_BUFGTRST_MASK_M(q2q3_xpipe_bufgtrst_mask_m),
             .XPIPE_BUFGTRST_MASK_M_1(q2q3_xpipe_bufgtrst_mask_m_1),
             .XPIPE_BUFGTRST_M_1(q2q3_xpipe_bufgtrst_m_1),

             .XPIPE_PHYREADY_FR_BOT_M(q2q3_xpipe_phyready_fr_bot_m),
             .XPIPE_PHYREADY_TO_BOT(q1q2_xpipe_phyready_to_bot_m),
             .XPIPE_PHY_READY(q1q2_xpipe_phy_ready_m),
             .XPIPE_PHY_READY_1(q1q2_xpipe_phy_ready_m_1),
             .XPIPE_PHYREADY_FR_BOT(q1q2_xpipe_phyready_fr_bot_m),
             .XPIPE_PHYREADY_TO_BOT_M(q2q3_xpipe_phyready_to_bot_m),
             .XPIPE_PHY_READY_M(q2q3_xpipe_phy_ready_m),
             .XPIPE_PHY_READY_M_1(q2q3_xpipe_phy_ready_m_1),

             .ALTCLK_M                      (q2_altclk_m),                                                             
             .APB3PADDR_M                   (q2_apb3paddr_m),
             .APB3CLK_M                    (q2_apb3clk_m),
             .AXISCLK_M                     (q2_axisclk_m),
             .APB3PENABLE_M                 (q2_apb3penable_m),
             .APB3PRESETN_M                 (q2_apb3presetn_m),
             .APB3PSEL_M                    (q2_apb3psel_m),
             .APB3PWDATA_M                  (q2_apb3pwdata_m),
             .APB3PWRITE_M                  (q2_apb3pwrite_m),
             .BGBYPASSB_M                   (q2_bgbypassb_m),
             .BGMONITORENB_M                (q2_bgmonitorenb_m),
             .BGPDB_M                       (q2_bgpdb_m),
             .BGRCALOVRDENB_M               (q2_bgrcalovrdenb_m),
             .BGRCALOVRD_M                  (q2_bgrcalovrd_m),
             .CH0_CDRBMCDRREQ_M             (ch8_cdrbmcdrreq_m),
             .CH0_RXUSRCLK_M                (ch8_rxusrclk_m),                                    
             .CH0_RXOUTCLK_M                (ch8_rxoutclk_m),    
             .CH0_CDRFREQOS_M               (ch8_cdrfreqos_m),
             .CH0_CDRINCPCTRL_M             (ch8_cdrincpctrl_m),
             .CH0_CDRSTEPDIR_M              (ch8_cdrstepdir_m),
             .CH0_CDRSTEPSQ_M               (ch8_cdrstepsq_m),
             .CH0_CDRSTEPSX_M               (ch8_cdrstepsx_m),
//             .CH0_CFOKOVWRFINISH_M          (ch8_cfokovwrfinish_m),
//             .CH0_CFOKOVWRPULSE_M           (ch8_cfokovwrpulse_m),
//             .CH0_CFOKOVWRSTART_M           (ch8_cfokovwrstart_m),
             .CH0_CLKRSVD0_M                (ch8_clkrsvd0_m),
             .CH0_CLKRSVD1_M                (ch8_clkrsvd1_m),
             .CH0_DMONFIFORESET_M           (ch8_dmonfiforeset_m),
             .CH0_DMONITORCLK_M             (ch8_dmonitorclk_m),
             .CH0_EYESCANRESET_M            (ch8_eyescanreset_m),
             .CH0_EYESCANTRIGGER_M          (ch8_eyescantrigger_m),
             .CH0_GTRSVD_M                  (ch8_gtrsvd_m),
             .CH0_GTRXRESET_M               (ch8_gtrxreset_m),
             .CH0_GTTXRESET_M               (ch8_gttxreset_m),
             .CH0_HSDPPCSRESET_M            (ch8_hsdppcsreset_m),
             .CH0_ILORESETMASK_M            (ch8_iloresetmask_m),
             .CH0_ILORESET_M                (ch8_iloreset_m),
             .CH0_LOOPBACK_M                (ch8_loopback_m),
             .CH0_PCIERSTB_M                (ch8_pcierstb_m),
             .CH0_PCSRSVDIN_M               (ch8_pcsrsvdin_m),
             .CH0_PHYESMADAPTSAVE_M         (ch8_phyesmadaptsave_m),
             .CH0_RXCDRHOLD_M               (ch8_rxcdrhold_m),
             .CH0_RXCDROVRDEN_M             (ch8_rxcdrovrden_m),
             .CH0_RXCDRRESET_M              (ch8_rxcdrreset_m),
             .CH0_RXCHBONDI_M               (ch8_rxchbondi_m),
             .CH0_RXDAPICODEOVRDEN_M        (ch8_rxdapicodeovrden_m),
             .CH0_RXDAPICODERESET_M         (ch8_rxdapicodereset_m),
             .CH0_RXDLYALIGNREQ_M           (ch8_rxdlyalignreq_m),
             .CH0_RXEQTRAINING_M            (ch8_rxeqtraining_m),
             .CH0_RXGEARBOXSLIP_M           (ch8_rxgearboxslip_m),
             .CH0_RXLATCLK_M                (ch8_rxlatclk_m),
             .CH0_RXLPMEN_M                 (ch8_rxlpmen_m),
             .CH0_RXMLDCHAINDONE_M          (ch8_rxmldchaindone_m),
             .CH0_RXMLDCHAINREQ_M           (ch8_rxmldchainreq_m),
             .CH0_RXMLFINEALIGNREQ_M        (ch8_rxmlfinealignreq_m),
             .CH0_RXOOBRESET_M              (ch8_rxoobreset_m),
             .CH0_RXPCSRESETMASK_M          (ch8_rxpcsresetmask_m),
             .CH0_RXPD_M                    (ch8_rxpd_m),
             .CH0_RXPHALIGNREQ_M            (ch8_rxphalignreq_m),
             .CH0_RXPHALIGNRESETMASK_M      (ch8_rxphalignresetmask_m),
             .CH0_RXPHDLYPD_M               (ch8_rxphdlypd_m),
             .CH0_RXPHDLYRESET_M            (ch8_rxphdlyreset_m),
             .CH0_RXPHSETINITREQ_M          (ch8_rxphsetinitreq_m),
             .CH0_RXPHSHIFT180_M            (ch8_rxphshift180_m),
             .CH0_RXPMARESETMASK_M          (ch8_rxpmaresetmask_m),
             .CH0_RXPOLARITY_M              (ch8_rxpolarity_m),
             .CH0_RXPRBSCNTRESET_M          (ch8_rxprbscntreset_m),
             .CH0_RXPRBSSEL_M               (ch8_rxprbssel_m),
             .CH0_RXPROGDIVRESET_M          (ch8_rxprogdivreset_m),
             .CH0_RXRATE_M                  (ch8_rxrate_m),
             .CH0_RXRESETMODE_M             (ch8_rxresetmode_m),
             .CH0_RXSLIDE_M                 (ch8_rxslide_m),
             .CH0_RXSYNCALLIN_M             (ch8_rxsyncallin_m),
             .CH0_RXTERMINATION_M           (ch8_rxtermination_m),
             .CH0_RXUSERRDY_M               (ch8_rxuserrdy_m),
             .CH0_TSTIN_M                   (ch8_tstin_m),
             .CH0_TXCOMINIT_M               (ch8_txcominit_m),
             .CH0_TXCOMSAS_M                (ch8_txcomsas_m),
             .CH0_TXCOMWAKE_M               (ch8_txcomwake_m),
             .CH0_TXCTRL0_M                 (ch8_txctrl0_m),
             .CH0_TXCTRL1_M                 (ch8_txctrl1_m),
             .CH0_TXCTRL2_M                 (ch8_txctrl2_m),
             .CH0_TXDAPICODEOVRDEN_M        (ch8_txdapicodeovrden_m),
             .CH0_TXDAPICODERESET_M         (ch8_txdapicodereset_m),
             .CH0_TXDATAEXTENDRSVD_M        (ch8_txdataextendrsvd_m),
             .CH0_TXDATA_M                  (ch8_txdata_m),
             .CH0_TXDEEMPH_M                (ch8_txdeemph_m),
             .CH0_TXDETECTRX_M              (ch8_txdetectrx_m),
             .CH0_TXDIFFCTRL_M              (ch8_txdiffctrl_m),
             .CH0_TXDLYALIGNREQ_M           (ch8_txdlyalignreq_m),
             .CH0_TXELECIDLE_M              (ch8_txelecidle_m),
             .CH0_TXHEADER_M                (ch8_txheader_m),
             .CH0_TXINHIBIT_M               (ch8_txinhibit_m),
             .CH0_TXLATCLK_M                (ch8_txlatclk_m),
             .CH0_TXMAINCURSOR_M            (ch8_txmaincursor_m),
             .CH0_TXMARGIN_M                (ch8_txmargin_m),
             .CH0_TXMLDCHAINDONE_M          (ch8_txmldchaindone_m),
             .CH0_TXMLDCHAINREQ_M           (ch8_txmldchainreq_m),
             .CH0_TXONESZEROS_M             (ch8_txoneszeros_m),
             .CH0_TXPAUSEDELAYALIGN_M       (ch8_txpausedelayalign_m),
             .CH0_TXPCSRESETMASK_M          (ch8_txpcsresetmask_m),
             .CH0_TXPD_M                    (ch8_txpd_m),
             .CH0_TXPHALIGNREQ_M            (ch8_txphalignreq_m),
             .CH0_TXPHALIGNRESETMASK_M      (ch8_txphalignresetmask_m),
             .CH0_TXPHDLYPD_M               (ch8_txphdlypd_m),
             .CH0_TXPHDLYRESET_M            (ch8_txphdlyreset_m),
             .CH0_TXPHDLYTSTCLK_M           (ch8_txphdlytstclk_m),
             .CH0_TXPHSETINITREQ_M          (ch8_txphsetinitreq_m),
             .CH0_TXPHSHIFT180_M            (ch8_txphshift180_m),
             .CH0_TXPICODEOVRDEN_M          (ch8_txpicodeovrden_m),
             .CH0_TXPICODERESET_M           (ch8_txpicodereset_m),
             .CH0_TXPIPPMEN_M               (ch8_txpippmen_m),
             .CH0_TXPIPPMSTEPSIZE_M         (ch8_txpippmstepsize_m),
             .CH0_TXPISOPD_M                (ch8_txpisopd_m),
             .CH0_TXPMARESETMASK_M          (ch8_txpmaresetmask_m),
             .CH0_TXPOLARITY_M              (ch8_txpolarity_m),
             .CH0_TXPOSTCURSOR_M            (ch8_txpostcursor_m),
             .CH0_TXPRBSFORCEERR_M          (ch8_txprbsforceerr_m),
             .CH0_TXPRBSSEL_M               (ch8_txprbssel_m),
             .CH0_TXPRECURSOR_M             (ch8_txprecursor_m),
             .CH0_TXPROGDIVRESET_M          (ch8_txprogdivreset_m),
             .CH0_TXRATE_M                  (ch8_txrate_m),
             .CH0_TXRESETMODE_M             (ch8_txresetmode_m),
             .CH0_TXSEQUENCE_M              (ch8_txsequence_m),
             .CH0_TXSWING_M                 (ch8_txswing_m),
             .CH0_TXSYNCALLIN_M             (ch8_txsyncallin_m),
             .CH0_TXUSERRDY_M               (ch8_txuserrdy_m),
             .CH0_TXUSRCLK_M                (ch8_txusrclk_m),
             .CH1_CDRBMCDRREQ_M             (ch9_cdrbmcdrreq_m),
             .CH1_CDRFREQOS_M               (ch9_cdrfreqos_m),
             .CH1_CDRINCPCTRL_M             (ch9_cdrincpctrl_m),
             .CH1_CDRSTEPDIR_M              (ch9_cdrstepdir_m),
             .CH1_CDRSTEPSQ_M               (ch9_cdrstepsq_m),
             .CH1_CDRSTEPSX_M               (ch9_cdrstepsx_m),
//             .CH1_CFOKOVWRFINISH_M          (ch9_cfokovwrfinish_m),
//             .CH1_CFOKOVWRPULSE_M           (ch9_cfokovwrpulse_m),
//             .CH1_CFOKOVWRSTART_M           (ch9_cfokovwrstart_m),
             .CH1_CLKRSVD0_M                (ch9_clkrsvd0_m),
             .CH1_CLKRSVD1_M                (ch9_clkrsvd1_m),
             .CH1_DMONFIFORESET_M           (ch9_dmonfiforeset_m),
             .CH1_DMONITORCLK_M             (ch9_dmonitorclk_m),
             .CH1_EYESCANRESET_M            (ch9_eyescanreset_m),
             .CH1_EYESCANTRIGGER_M          (ch9_eyescantrigger_m),
             .CH1_GTRSVD_M                  (ch9_gtrsvd_m),
             .CH1_GTRXRESET_M               (ch9_gtrxreset_m),
             .CH1_GTTXRESET_M               (ch9_gttxreset_m),
             .CH1_HSDPPCSRESET_M            (ch9_hsdppcsreset_m),
             .CH1_ILORESETMASK_M            (ch9_iloresetmask_m),
             .CH1_ILORESET_M                (ch9_iloreset_m),
             .CH1_LOOPBACK_M                (ch9_loopback_m),
             .CH1_PCIERSTB_M                (ch9_pcierstb_m),
             .CH1_PCSRSVDIN_M               (ch9_pcsrsvdin_m),
             .CH1_PHYESMADAPTSAVE_M         (ch9_phyesmadaptsave_m),
             .CH1_RXCDRHOLD_M               (ch9_rxcdrhold_m),
             .CH1_RXCDROVRDEN_M             (ch9_rxcdrovrden_m),
             .CH1_RXCDRRESET_M              (ch9_rxcdrreset_m),
             .CH1_RXCHBONDI_M               (ch9_rxchbondi_m),
             .CH1_RXDAPICODEOVRDEN_M        (ch9_rxdapicodeovrden_m),
             .CH1_RXDAPICODERESET_M         (ch9_rxdapicodereset_m),
             .CH1_RXDLYALIGNREQ_M           (ch9_rxdlyalignreq_m),
             .CH1_RXEQTRAINING_M            (ch9_rxeqtraining_m),
             .CH1_RXGEARBOXSLIP_M           (ch9_rxgearboxslip_m),
             .CH1_RXLATCLK_M                (ch9_rxlatclk_m),
             .CH1_RXLPMEN_M                 (ch9_rxlpmen_m),
             .CH1_RXMLDCHAINDONE_M          (ch9_rxmldchaindone_m),
             .CH1_RXMLDCHAINREQ_M           (ch9_rxmldchainreq_m),
             .CH1_RXMLFINEALIGNREQ_M        (ch9_rxmlfinealignreq_m),
             .CH1_RXOOBRESET_M              (ch9_rxoobreset_m),
             .CH1_RXPCSRESETMASK_M          (ch9_rxpcsresetmask_m),
             .CH1_RXPD_M                    (ch9_rxpd_m),
             .CH1_RXPHALIGNREQ_M            (ch9_rxphalignreq_m),
             .CH1_RXPHALIGNRESETMASK_M      (ch9_rxphalignresetmask_m),
             .CH1_RXPHDLYPD_M               (ch9_rxphdlypd_m),
             .CH1_RXPHDLYRESET_M            (ch9_rxphdlyreset_m),
             .CH1_RXPHSETINITREQ_M          (ch9_rxphsetinitreq_m),
             .CH1_RXPHSHIFT180_M            (ch9_rxphshift180_m),
             .CH1_RXPMARESETMASK_M          (ch9_rxpmaresetmask_m),
             .CH1_RXPOLARITY_M              (ch9_rxpolarity_m),
             .CH1_RXPRBSCNTRESET_M          (ch9_rxprbscntreset_m),
             .CH1_RXPRBSSEL_M               (ch9_rxprbssel_m),
             .CH1_RXPROGDIVRESET_M          (ch9_rxprogdivreset_m),
             .CH1_RXRATE_M                  (ch9_rxrate_m),
             .CH1_RXRESETMODE_M             (ch9_rxresetmode_m),
             .CH1_RXSLIDE_M                 (ch9_rxslide_m),
             .CH1_RXSYNCALLIN_M             (ch9_rxsyncallin_m),
             .CH1_RXTERMINATION_M           (ch9_rxtermination_m),
             .CH1_RXUSERRDY_M               (ch9_rxuserrdy_m),
             .CH1_RXUSRCLK_M                (ch9_rxusrclk_m),
             .CH1_TSTIN_M                   (ch9_tstin_m),
             .CH1_TXCOMINIT_M               (ch9_txcominit_m),
             .CH1_TXCOMSAS_M                (ch9_txcomsas_m),
             .CH1_TXCOMWAKE_M               (ch9_txcomwake_m),
             .CH1_TXCTRL0_M                 (ch9_txctrl0_m),
             .CH1_TXCTRL1_M                 (ch9_txctrl1_m),
             .CH1_TXCTRL2_M                 (ch9_txctrl2_m),
             .CH1_TXDAPICODEOVRDEN_M        (ch9_txdapicodeovrden_m),
             .CH1_TXDAPICODERESET_M         (ch9_txdapicodereset_m),
             .CH1_TXDATAEXTENDRSVD_M        (ch9_txdataextendrsvd_m),
             .CH1_TXDATA_M                  (ch9_txdata_m),
             .CH1_TXDEEMPH_M                (ch9_txdeemph_m),
             .CH1_TXDETECTRX_M              (ch9_txdetectrx_m),
             .CH1_TXDIFFCTRL_M              (ch9_txdiffctrl_m),
             .CH1_TXDLYALIGNREQ_M           (ch9_txdlyalignreq_m),
             .CH1_TXELECIDLE_M              (ch9_txelecidle_m),
             .CH1_TXHEADER_M                (ch9_txheader_m),
             .CH1_TXINHIBIT_M               (ch9_txinhibit_m),
             .CH1_TXLATCLK_M                (ch9_txlatclk_m),
             .CH1_TXMAINCURSOR_M            (ch9_txmaincursor_m),
             .CH1_TXMARGIN_M                (ch9_txmargin_m),
             .CH1_TXMLDCHAINDONE_M          (ch9_txmldchaindone_m),
             .CH1_TXMLDCHAINREQ_M           (ch9_txmldchainreq_m),
             .CH1_TXONESZEROS_M             (ch9_txoneszeros_m),
             .CH1_TXPAUSEDELAYALIGN_M       (ch9_txpausedelayalign_m),
             .CH1_TXPCSRESETMASK_M          (ch9_txpcsresetmask_m),
             .CH1_TXPD_M                    (ch9_txpd_m),
             .CH1_TXPHALIGNREQ_M            (ch9_txphalignreq_m),
             .CH1_TXPHALIGNRESETMASK_M      (ch9_txphalignresetmask_m),
             .CH1_TXPHDLYPD_M               (ch9_txphdlypd_m),
             .CH1_TXPHDLYRESET_M            (ch9_txphdlyreset_m),
             .CH1_TXPHDLYTSTCLK_M           (ch9_txphdlytstclk_m),
             .CH1_TXPHSETINITREQ_M          (ch9_txphsetinitreq_m),
             .CH1_TXPHSHIFT180_M            (ch9_txphshift180_m),
             .CH1_TXPICODEOVRDEN_M          (ch9_txpicodeovrden_m),
             .CH1_TXPICODERESET_M           (ch9_txpicodereset_m),
             .CH1_TXPIPPMEN_M               (ch9_txpippmen_m),
             .CH1_TXPIPPMSTEPSIZE_M         (ch9_txpippmstepsize_m),
             .CH1_TXPISOPD_M                (ch9_txpisopd_m),
             .CH1_TXPMARESETMASK_M          (ch9_txpmaresetmask_m),
             .CH1_TXPOLARITY_M              (ch9_txpolarity_m),
             .CH1_TXPOSTCURSOR_M            (ch9_txpostcursor_m),
             .CH1_TXPRBSFORCEERR_M          (ch9_txprbsforceerr_m),
             .CH1_TXPRBSSEL_M               (ch9_txprbssel_m),
             .CH1_TXPRECURSOR_M             (ch9_txprecursor_m),
             .CH1_TXPROGDIVRESET_M          (ch9_txprogdivreset_m),
             .CH1_TXRATE_M                  (ch9_txrate_m),
             .CH1_TXRESETMODE_M             (ch9_txresetmode_m),
             .CH1_TXSEQUENCE_M              (ch9_txsequence_m),
             .CH1_TXSWING_M                 (ch9_txswing_m),
             .CH1_TXSYNCALLIN_M             (ch9_txsyncallin_m),
             .CH1_TXUSERRDY_M               (ch9_txuserrdy_m),
             .CH1_TXUSRCLK_M                (ch9_txusrclk_m),
             .CH2_CDRBMCDRREQ_M             (ch10_cdrbmcdrreq_m),
             .CH2_CDRFREQOS_M               (ch10_cdrfreqos_m),
             .CH2_CDRINCPCTRL_M             (ch10_cdrincpctrl_m),
             .CH2_CDRSTEPDIR_M              (ch10_cdrstepdir_m),
             .CH2_CDRSTEPSQ_M               (ch10_cdrstepsq_m),
             .CH2_CDRSTEPSX_M               (ch10_cdrstepsx_m),
//             .CH2_CFOKOVWRFINISH_M          (ch10_cfokovwrfinish_m),
//             .CH2_CFOKOVWRPULSE_M           (ch10_cfokovwrpulse_m),
//             .CH2_CFOKOVWRSTART_M           (ch10_cfokovwrstart_m),
             .CH2_CLKRSVD0_M                (ch10_clkrsvd0_m),
             .CH2_CLKRSVD1_M                (ch10_clkrsvd1_m),
             .CH2_DMONFIFORESET_M           (ch10_dmonfiforeset_m),
             .CH2_DMONITORCLK_M             (ch10_dmonitorclk_m),
             .CH2_EYESCANRESET_M            (ch10_eyescanreset_m),
             .CH2_EYESCANTRIGGER_M          (ch10_eyescantrigger_m),
             .CH2_GTRSVD_M                  (ch10_gtrsvd_m),
             .CH2_GTRXRESET_M               (ch10_gtrxreset_m),
             .CH2_GTTXRESET_M               (ch10_gttxreset_m),
             .CH2_HSDPPCSRESET_M            (ch10_hsdppcsreset_m),
             .CH2_ILORESETMASK_M            (ch10_iloresetmask_m),
             .CH2_ILORESET_M                (ch10_iloreset_m),
             .CH2_LOOPBACK_M                (ch10_loopback_m),
             .CH2_PCIERSTB_M                (ch10_pcierstb_m),
             .CH2_PCSRSVDIN_M               (ch10_pcsrsvdin_m),
             .CH2_PHYESMADAPTSAVE_M         (ch10_phyesmadaptsave_m),
             .CH2_RXCDRHOLD_M               (ch10_rxcdrhold_m),
             .CH2_RXCDROVRDEN_M             (ch10_rxcdrovrden_m),
             .CH2_RXCDRRESET_M              (ch10_rxcdrreset_m),
             .CH2_RXCHBONDI_M               (ch10_rxchbondi_m),
             .CH2_RXDAPICODEOVRDEN_M        (ch10_rxdapicodeovrden_m),
             .CH2_RXDAPICODERESET_M         (ch10_rxdapicodereset_m),
             .CH2_RXDLYALIGNREQ_M           (ch10_rxdlyalignreq_m),
             .CH2_RXEQTRAINING_M            (ch10_rxeqtraining_m),
             .CH2_RXGEARBOXSLIP_M           (ch10_rxgearboxslip_m),
             .CH2_RXLATCLK_M                (ch10_rxlatclk_m),
             .CH2_RXLPMEN_M                 (ch10_rxlpmen_m),
             .CH2_RXMLDCHAINDONE_M          (ch10_rxmldchaindone_m),
             .CH2_RXMLDCHAINREQ_M           (ch10_rxmldchainreq_m),
             .CH2_RXMLFINEALIGNREQ_M        (ch10_rxmlfinealignreq_m),
             .CH2_RXOOBRESET_M              (ch10_rxoobreset_m),
             .CH2_RXPCSRESETMASK_M          (ch10_rxpcsresetmask_m),
             .CH2_RXPD_M                    (ch10_rxpd_m),
             .CH2_RXPHALIGNREQ_M            (ch10_rxphalignreq_m),
             .CH2_RXPHALIGNRESETMASK_M      (ch10_rxphalignresetmask_m),
             .CH2_RXPHDLYPD_M               (ch10_rxphdlypd_m),
             .CH2_RXPHDLYRESET_M            (ch10_rxphdlyreset_m),
             .CH2_RXPHSETINITREQ_M          (ch10_rxphsetinitreq_m),
             .CH2_RXPHSHIFT180_M            (ch10_rxphshift180_m),
             .CH2_RXPMARESETMASK_M          (ch10_rxpmaresetmask_m),
             .CH2_RXPOLARITY_M              (ch10_rxpolarity_m),
             .CH2_RXPRBSCNTRESET_M          (ch10_rxprbscntreset_m),
             .CH2_RXPRBSSEL_M               (ch10_rxprbssel_m),
             .CH2_RXPROGDIVRESET_M          (ch10_rxprogdivreset_m),
             .CH2_RXRATE_M                  (ch10_rxrate_m),
             .CH2_RXRESETMODE_M             (ch10_rxresetmode_m),
             .CH2_RXSLIDE_M                 (ch10_rxslide_m),
             .CH2_RXSYNCALLIN_M             (ch10_rxsyncallin_m),
             .CH2_RXTERMINATION_M           (ch10_rxtermination_m),
             .CH2_RXUSERRDY_M               (ch10_rxuserrdy_m),
             .CH2_RXUSRCLK_M                (ch10_rxusrclk_m),
             .CH2_TSTIN_M                   (ch10_tstin_m),
             .CH2_TXCOMINIT_M               (ch10_txcominit_m),
             .CH2_TXCOMSAS_M                (ch10_txcomsas_m),
             .CH2_TXCOMWAKE_M               (ch10_txcomwake_m),
             .CH2_TXCTRL0_M                 (ch10_txctrl0_m),
             .CH2_TXCTRL1_M                 (ch10_txctrl1_m),
             .CH2_TXCTRL2_M                 (ch10_txctrl2_m),
             .CH2_TXDAPICODEOVRDEN_M        (ch10_txdapicodeovrden_m),
             .CH2_TXDAPICODERESET_M         (ch10_txdapicodereset_m),
             .CH2_TXDATAEXTENDRSVD_M        (ch10_txdataextendrsvd_m),
             .CH2_TXDATA_M                  (ch10_txdata_m),
             .CH2_TXDEEMPH_M                (ch10_txdeemph_m),
             .CH2_TXDETECTRX_M              (ch10_txdetectrx_m),
             .CH2_TXDIFFCTRL_M              (ch10_txdiffctrl_m),
             .CH2_TXDLYALIGNREQ_M           (ch10_txdlyalignreq_m),
             .CH2_TXELECIDLE_M              (ch10_txelecidle_m),
             .CH2_TXHEADER_M                (ch10_txheader_m),
             .CH2_TXINHIBIT_M               (ch10_txinhibit_m),
             .CH2_TXLATCLK_M                (ch10_txlatclk_m),
             .CH2_TXMAINCURSOR_M            (ch10_txmaincursor_m),
             .CH2_TXMARGIN_M                (ch10_txmargin_m),
             .CH2_TXMLDCHAINDONE_M          (ch10_txmldchaindone_m),
             .CH2_TXMLDCHAINREQ_M           (ch10_txmldchainreq_m),
             .CH2_TXONESZEROS_M             (ch10_txoneszeros_m),
             .CH2_TXPAUSEDELAYALIGN_M       (ch10_txpausedelayalign_m),
             .CH2_TXPCSRESETMASK_M          (ch10_txpcsresetmask_m),
             .CH2_TXPD_M                    (ch10_txpd_m),
             .CH2_TXPHALIGNREQ_M            (ch10_txphalignreq_m),
             .CH2_TXPHALIGNRESETMASK_M      (ch10_txphalignresetmask_m),
             .CH2_TXPHDLYPD_M               (ch10_txphdlypd_m),
             .CH2_TXPHDLYRESET_M            (ch10_txphdlyreset_m),
             .CH2_TXPHDLYTSTCLK_M           (ch10_txphdlytstclk_m),
             .CH2_TXPHSETINITREQ_M          (ch10_txphsetinitreq_m),
             .CH2_TXPHSHIFT180_M            (ch10_txphshift180_m),
             .CH2_TXPICODEOVRDEN_M          (ch10_txpicodeovrden_m),
             .CH2_TXPICODERESET_M           (ch10_txpicodereset_m),
             .CH2_TXPIPPMEN_M               (ch10_txpippmen_m),
             .CH2_TXPIPPMSTEPSIZE_M         (ch10_txpippmstepsize_m),
             .CH2_TXPISOPD_M                (ch10_txpisopd_m),
             .CH2_TXPMARESETMASK_M          (ch10_txpmaresetmask_m),
             .CH2_TXPOLARITY_M              (ch10_txpolarity_m),
             .CH2_TXPOSTCURSOR_M            (ch10_txpostcursor_m),
             .CH2_TXPRBSFORCEERR_M          (ch10_txprbsforceerr_m),
             .CH2_TXPRBSSEL_M               (ch10_txprbssel_m),
             .CH2_TXPRECURSOR_M             (ch10_txprecursor_m),
             .CH2_TXPROGDIVRESET_M          (ch10_txprogdivreset_m),
             .CH2_TXRATE_M                  (ch10_txrate_m),
             .CH2_TXRESETMODE_M             (ch10_txresetmode_m),
             .CH2_TXSEQUENCE_M              (ch10_txsequence_m),
             .CH2_TXSWING_M                 (ch10_txswing_m),
             .CH2_TXSYNCALLIN_M             (ch10_txsyncallin_m),
             .CH2_TXUSERRDY_M               (ch10_txuserrdy_m),
             .CH2_TXUSRCLK_M                (ch10_txusrclk_m),
             .CH3_CDRBMCDRREQ_M             (ch11_cdrbmcdrreq_m),
             .CH3_CDRFREQOS_M               (ch11_cdrfreqos_m),
             .CH3_CDRINCPCTRL_M             (ch11_cdrincpctrl_m),
             .CH3_CDRSTEPDIR_M              (ch11_cdrstepdir_m),
             .CH3_CDRSTEPSQ_M               (ch11_cdrstepsq_m),
             .CH3_CDRSTEPSX_M               (ch11_cdrstepsx_m),
//             .CH3_CFOKOVWRFINISH_M          (ch11_cfokovwrfinish_m),
//             .CH3_CFOKOVWRPULSE_M           (ch11_cfokovwrpulse_m),
//             .CH3_CFOKOVWRSTART_M           (ch11_cfokovwrstart_m),
             .CH3_CLKRSVD0_M                (ch11_clkrsvd0_m),
             .CH3_CLKRSVD1_M                (ch11_clkrsvd1_m),
             .CH3_DMONFIFORESET_M           (ch11_dmonfiforeset_m),
             .CH3_DMONITORCLK_M             (ch11_dmonitorclk_m),
             .CH3_EYESCANRESET_M            (ch11_eyescanreset_m),
             .CH3_EYESCANTRIGGER_M          (ch11_eyescantrigger_m),
             .CH3_GTRSVD_M                  (ch11_gtrsvd_m),
             .CH3_GTRXRESET_M               (ch11_gtrxreset_m),
             .CH3_GTTXRESET_M               (ch11_gttxreset_m),
             .CH3_HSDPPCSRESET_M            (ch11_hsdppcsreset_m),
             .CH3_ILORESETMASK_M            (ch11_iloresetmask_m),
             .CH3_ILORESET_M                (ch11_iloreset_m),
             .CH3_LOOPBACK_M                (ch11_loopback_m),
             .CH3_PCIERSTB_M                (ch11_pcierstb_m),
             .CH3_PCSRSVDIN_M               (ch11_pcsrsvdin_m),
             .CH3_PHYESMADAPTSAVE_M         (ch11_phyesmadaptsave_m),
             .CH3_RXCDRHOLD_M               (ch11_rxcdrhold_m),
             .CH3_RXCDROVRDEN_M             (ch11_rxcdrovrden_m),
             .CH3_RXCDRRESET_M              (ch11_rxcdrreset_m),
             .CH3_RXCHBONDI_M               (ch11_rxchbondi_m),
             .CH3_RXDAPICODEOVRDEN_M        (ch11_rxdapicodeovrden_m),
             .CH3_RXDAPICODERESET_M         (ch11_rxdapicodereset_m),
             .CH3_RXDLYALIGNREQ_M           (ch11_rxdlyalignreq_m),
             .CH3_RXEQTRAINING_M            (ch11_rxeqtraining_m),
             .CH3_RXGEARBOXSLIP_M           (ch11_rxgearboxslip_m),
             .CH3_RXLATCLK_M                (ch11_rxlatclk_m),
             .CH3_RXLPMEN_M                 (ch11_rxlpmen_m),
             .CH3_RXMLDCHAINDONE_M          (ch11_rxmldchaindone_m),
             .CH3_RXMLDCHAINREQ_M           (ch11_rxmldchainreq_m),
             .CH3_RXMLFINEALIGNREQ_M        (ch11_rxmlfinealignreq_m),
             .CH3_RXOOBRESET_M              (ch11_rxoobreset_m),
             .CH3_RXPCSRESETMASK_M          (ch11_rxpcsresetmask_m),
             .CH3_RXPD_M                    (ch11_rxpd_m),
             .CH3_RXPHALIGNREQ_M            (ch11_rxphalignreq_m),
             .CH3_RXPHALIGNRESETMASK_M      (ch11_rxphalignresetmask_m),
             .CH3_RXPHDLYPD_M               (ch11_rxphdlypd_m),
             .CH3_RXPHDLYRESET_M            (ch11_rxphdlyreset_m),
             .CH3_RXPHSETINITREQ_M          (ch11_rxphsetinitreq_m),
             .CH3_RXPHSHIFT180_M            (ch11_rxphshift180_m),
             .CH3_RXPMARESETMASK_M          (ch11_rxpmaresetmask_m),
             .CH3_RXPOLARITY_M              (ch11_rxpolarity_m),
             .CH3_RXPRBSCNTRESET_M          (ch11_rxprbscntreset_m),
             .CH3_RXPRBSSEL_M               (ch11_rxprbssel_m),
             .CH3_RXPROGDIVRESET_M          (ch11_rxprogdivreset_m),
             .CH3_RXRATE_M                  (ch11_rxrate_m),
             .CH3_RXRESETMODE_M             (ch11_rxresetmode_m),
             .CH3_RXSLIDE_M                 (ch11_rxslide_m),
             .CH3_RXSYNCALLIN_M             (ch11_rxsyncallin_m),
             .CH3_RXTERMINATION_M           (ch11_rxtermination_m),
             .CH3_RXUSERRDY_M               (ch11_rxuserrdy_m),
             .CH3_RXUSRCLK_M                (ch11_rxusrclk_m),
             .CH3_TSTIN_M                   (ch11_tstin_m),
             .CH3_TXCOMINIT_M               (ch11_txcominit_m),
             .CH3_TXCOMSAS_M                (ch11_txcomsas_m),
             .CH3_TXCOMWAKE_M               (ch11_txcomwake_m),
             .CH3_TXCTRL0_M                 (ch11_txctrl0_m),
             .CH3_TXCTRL1_M                 (ch11_txctrl1_m),
             .CH3_TXCTRL2_M                 (ch11_txctrl2_m),
             .CH3_TXDAPICODEOVRDEN_M        (ch11_txdapicodeovrden_m),
             .CH3_TXDAPICODERESET_M         (ch11_txdapicodereset_m),
             .CH3_TXDATAEXTENDRSVD_M        (ch11_txdataextendrsvd_m),
             .CH3_TXDATA_M                  (ch11_txdata_m),
             .CH3_TXDEEMPH_M                (ch11_txdeemph_m),
             .CH3_TXDETECTRX_M              (ch11_txdetectrx_m),
             .CH3_TXDIFFCTRL_M              (ch11_txdiffctrl_m),
             .CH3_TXDLYALIGNREQ_M           (ch11_txdlyalignreq_m),
             .CH3_TXELECIDLE_M              (ch11_txelecidle_m),
             .CH3_TXHEADER_M                (ch11_txheader_m),
             .CH3_TXINHIBIT_M               (ch11_txinhibit_m),
             .CH3_TXLATCLK_M                (ch11_txlatclk_m),
             .CH3_TXMAINCURSOR_M            (ch11_txmaincursor_m),
             .CH3_TXMARGIN_M                (ch11_txmargin_m),
             .CH3_TXMLDCHAINDONE_M          (ch11_txmldchaindone_m),
             .CH3_TXMLDCHAINREQ_M           (ch11_txmldchainreq_m),
             .CH3_TXONESZEROS_M             (ch11_txoneszeros_m),
             .CH3_TXPAUSEDELAYALIGN_M       (ch11_txpausedelayalign_m),
             .CH3_TXPCSRESETMASK_M          (ch11_txpcsresetmask_m),
             .CH3_TXPD_M                    (ch11_txpd_m),
             .CH3_TXPHALIGNREQ_M            (ch11_txphalignreq_m),
             .CH3_TXPHALIGNRESETMASK_M      (ch11_txphalignresetmask_m),
             .CH3_TXPHDLYPD_M               (ch11_txphdlypd_m),
             .CH3_TXPHDLYRESET_M            (ch11_txphdlyreset_m),
             .CH3_TXPHDLYTSTCLK_M           (ch11_txphdlytstclk_m),
             .CH3_TXPHSETINITREQ_M          (ch11_txphsetinitreq_m),
             .CH3_TXPHSHIFT180_M            (ch11_txphshift180_m),
             .CH3_TXPICODEOVRDEN_M          (ch11_txpicodeovrden_m),
             .CH3_TXPICODERESET_M           (ch11_txpicodereset_m),
             .CH3_TXPIPPMEN_M               (ch11_txpippmen_m),
             .CH3_TXPIPPMSTEPSIZE_M         (ch11_txpippmstepsize_m),
             .CH3_TXPISOPD_M                (ch11_txpisopd_m),
             .CH3_TXPMARESETMASK_M          (ch11_txpmaresetmask_m),
             .CH3_TXPOLARITY_M              (ch11_txpolarity_m),
             .CH3_TXPOSTCURSOR_M            (ch11_txpostcursor_m),
             .CH3_TXPRBSFORCEERR_M          (ch11_txprbsforceerr_m),
             .CH3_TXPRBSSEL_M               (ch11_txprbssel_m),
             .CH3_TXPRECURSOR_M             (ch11_txprecursor_m),
             .CH3_TXPROGDIVRESET_M          (ch11_txprogdivreset_m),
             .CH3_TXRATE_M                  (ch11_txrate_m),
             .CH3_TXRESETMODE_M             (ch11_txresetmode_m),
             .CH3_TXSEQUENCE_M              (ch11_txsequence_m),
             .CH3_TXSWING_M                 (ch11_txswing_m),
             .CH3_TXSYNCALLIN_M             (ch11_txsyncallin_m),
             .CH3_TXUSERRDY_M               (ch11_txuserrdy_m),
             .CH3_TXUSRCLK_M                (ch11_txusrclk_m),

             .CTRLRSVDIN0_M                  (q2_ctrlrsvdin0_m),
             .CTRLRSVDIN1_M                  (q2_ctrlrsvdin1_m),
             
             .DEBUGTRACECLK_M               (q2_debugtraceclk_m),
             .DEBUGTRACEREADY_M            (q2_debugtracetready_m),
             .GPI_M                         (q2_gpi_m),
//             .HSCLK0_GTGREFCLK2LCPLL_M      (q2_hsclk0_gtgrefclk2lcpll_m),
//             .HSCLK0_GTGREFCLK2RPLL_M       (q2_hsclk0_gtgrefclk2rpll_m),
             .HSCLK0_LCPLLCLKRSVD0_M        (q2_hsclk0_lcpllclkrsvd0_m),
             .HSCLK0_LCPLLCLKRSVD1_M        (q2_hsclk0_lcpllclkrsvd1_m),
             .HSCLK0_LCPLLFBDIV_M           (q2_hsclk0_lcpllfbdiv_m),
             .HSCLK0_LCPLLPD_M              (q2_hsclk0_lcpllpd_m),
             .HSCLK0_LCPLLREFCLKSEL_M       (q2_hsclk0_lcpllrefclksel_m),
             .HSCLK0_LCPLLRESETBYPASSMODE_M (q2_hsclk0_lcpllresetbypassmode_m),
             .HSCLK0_LCPLLRESETMASK_M       (q2_hsclk0_lcpllresetmask_m),
             .HSCLK0_LCPLLRESET_M           (q2_hsclk0_lcpllreset_m),
             .HSCLK0_LCPLLRSVD0_M           (q2_hsclk0_lcpllrsvd0_m),
             .HSCLK0_LCPLLRSVD1_M           (q2_hsclk0_lcpllrsvd1_m),
             .HSCLK0_LCPLLSDMDATA_M         (q2_hsclk0_lcpllsdmdata_m),
             .HSCLK0_LCPLLSDMTOGGLE_M       (q2_hsclk0_lcpllsdmtoggle_m),
             .HSCLK0_RPLLCLKRSVD0_M         (q2_hsclk0_rpllclkrsvd0_m),
             .HSCLK0_RPLLCLKRSVD1_M         (q2_hsclk0_rpllclkrsvd1_m),
             .HSCLK0_RPLLFBDIV_M            (q2_hsclk0_rpllfbdiv_m),
             .HSCLK0_RPLLPD_M               (q2_hsclk0_rpllpd_m),
             .HSCLK0_RPLLREFCLKSEL_M        (q2_hsclk0_rpllrefclksel_m),
             .HSCLK0_RPLLRESETBYPASSMODE_M  (q2_hsclk0_rpllresetbypassmode_m),
             .HSCLK0_RPLLRESETMASK_M        (q2_hsclk0_rpllresetmask_m),
             .HSCLK0_RPLLRESET_M            (q2_hsclk0_rpllreset_m),
             .HSCLK0_RPLLRSVD0_M            (q2_hsclk0_rpllrsvd0_m),
             .HSCLK0_RPLLRSVD1_M            (q2_hsclk0_rpllrsvd1_m),
             .HSCLK0_RPLLSDMDATA_M          (q2_hsclk0_rpllsdmdata_m),
             .HSCLK0_RPLLSDMTOGGLE_M        (q2_hsclk0_rpllsdmtoggle_m),
//             .HSCLK1_GTGREFCLK2LCPLL_M      (q2_hsclk1_gtgrefclk2lcpll_m),
//             .HSCLK1_GTGREFCLK2RPLL_M       (q2_hsclk1_gtgrefclk2rpll_m),
             .HSCLK1_LCPLLCLKRSVD0_M        (q2_hsclk1_lcpllclkrsvd0_m),
             .HSCLK1_LCPLLCLKRSVD1_M        (q2_hsclk1_lcpllclkrsvd1_m),
             .HSCLK1_LCPLLFBDIV_M           (q2_hsclk1_lcpllfbdiv_m),
             .HSCLK1_LCPLLPD_M              (q2_hsclk1_lcpllpd_m),
             .HSCLK1_LCPLLREFCLKSEL_M       (q2_hsclk1_lcpllrefclksel_m),
             .HSCLK1_LCPLLRESETBYPASSMODE_M (q2_hsclk1_lcpllresetbypassmode_m),
             .HSCLK1_LCPLLRESETMASK_M       (q2_hsclk1_lcpllresetmask_m),
             .HSCLK1_LCPLLRESET_M           (q2_hsclk1_lcpllreset_m),
             .HSCLK1_LCPLLRSVD0_M           (q2_hsclk1_lcpllrsvd0_m),
             .HSCLK1_LCPLLRSVD1_M           (q2_hsclk1_lcpllrsvd1_m),
             .HSCLK1_LCPLLSDMDATA_M         (q2_hsclk1_lcpllsdmdata_m),
             .HSCLK1_LCPLLSDMTOGGLE_M       (q2_hsclk1_lcpllsdmtoggle_m),
             .HSCLK1_RPLLCLKRSVD0_M         (q2_hsclk1_rpllclkrsvd0_m),
             .HSCLK1_RPLLCLKRSVD1_M         (q2_hsclk1_rpllclkrsvd1_m),
             .HSCLK1_RPLLFBDIV_M            (q2_hsclk1_rpllfbdiv_m),
             .HSCLK1_RPLLPD_M               (q2_hsclk1_rpllpd_m),
             .HSCLK1_RPLLREFCLKSEL_M        (q2_hsclk1_rpllrefclksel_m),
             .HSCLK1_RPLLRESETBYPASSMODE_M  (q2_hsclk1_rpllresetbypassmode_m),
             .HSCLK1_RPLLRESETMASK_M        (q2_hsclk1_rpllresetmask_m),
             .HSCLK1_RPLLRESET_M            (q2_hsclk1_rpllreset_m),
             .HSCLK1_RPLLRSVD0_M            (q2_hsclk1_rpllrsvd0_m),
             .HSCLK1_RPLLRSVD1_M            (q2_hsclk1_rpllrsvd1_m),
             .HSCLK1_RPLLSDMDATA_M          (q2_hsclk1_rpllsdmdata_m),
             .HSCLK1_RPLLSDMTOGGLE_M        (q2_hsclk1_rpllsdmtoggle_m),
             .M0_AXIS_TREADY_M              (s6_axis_tready_m),
             .M1_AXIS_TREADY_M              (s7_axis_tready_m),
             .M2_AXIS_TREADY_M              (s8_axis_tready_m),
             .MSTRXRESET_M                  ({ch11_mstrxreset_m,ch10_mstrxreset_m,ch9_mstrxreset_m,ch8_mstrxreset_m}),
             .MSTTXRESET_M                  ({ch11_msttxreset_m,ch10_msttxreset_m,ch9_msttxreset_m,ch8_msttxreset_m}),
             .PCIELINKREACHTARGET_M         (q2_pcielinkreachtarget_m),
             .PCIELTSSM_M                   (q2_pcieltssm_m),
             .RCALENB_M                     (q2_rcalenb_m),
//             .REFCLK0_CEB_M                 (q2_refclk0_ceb_m),
             .REFCLK0_CLKTESTSIG_M          (q2_refclk0_clktestsig_m),             
             .REFCLK0_GTREFCLKPD_M          (q2_refclk0_gtrefclkpd_m),
//             .REFCLK1_CEB_M                 (q2_refclk1_ceb_m),
             .REFCLK1_CLKTESTSIG_M          (q2_refclk1_clktestsig_m),
             .REFCLK1_GTREFCLKPD_M          (q2_refclk1_gtrefclkpd_m),
             .RXMARGINREQCMD_M              (q2_rxmarginreqcmd_m),
             .RXMARGINREQLANENUM_M          (q2_rxmarginreqlanenum_m),
             .RXMARGINREQPAYLD_M            (q2_rxmarginreqpayld_m),
             .RXMARGINREQREQ_M              (q2_rxmarginreqreq_m),
             .RXMARGINRESACK_M              (q2_rxmarginresack_m),
             .S0_AXIS_TDATA_M               (m6_axis_tdata_m),
             .S0_AXIS_TLAST_M               (m6_axis_tlast_m),
             .S0_AXIS_TVALID_M              (m6_axis_tvalid_m),
             .S1_AXIS_TDATA_M               (m7_axis_tdata_m),
             .S1_AXIS_TLAST_M               (m7_axis_tlast_m),
             .S1_AXIS_TVALID_M              (m7_axis_tvalid_m),
             .S2_AXIS_TDATA_M               (m8_axis_tdata_m),
             .S2_AXIS_TLAST_M               (m8_axis_tlast_m),
             .S2_AXIS_TVALID_M              (m8_axis_tvalid_m),
             .S0_AXIS_TREADY_M              (m6_axis_tready_m),
             .S1_AXIS_TREADY_M              (m7_axis_tready_m),
             .S2_AXIS_TREADY_M              (m8_axis_tready_m),             
             .TRIGACKOUT0_M                 (q2_trigackout0_m),
             .TRIGIN0_M                     (q2_trigin0_m),
             .UBENABLE_M                    (q2_ubenable_m),
             .UBINTR_M                      (q2_ubintr_m),
             .UBIOLMBRST_M                  (q2_ubiolmbrst_m),
             .UBMBRST_M                     (q2_ubmbrst_m),
             .UBRXUART_M                    (q2_ubrxuart_m),
             .APB3PRDATA_M                  (q2_apb3prdata_m),
             .APB3PREADY_M                  (q2_apb3pready_m),
             .APB3PSLVERR_M                 (q2_apb3pslverr_m),
             .CH0_BUFGTCEMASK_M             (ch8_bufgtcemask_m),
             .CH0_BUFGTCE_M                 (ch8_bufgtce_m),
             .CH0_BUFGTDIV_M                (ch8_bufgtdiv_m),
             .CH0_BUFGTRSTMASK_M            (ch8_bufgtrstmask_m),
             .CH0_BUFGTRST_M                (ch8_bufgtrst_m),
//             .CH0_CFOKOVWRRDY0_M            (ch8_cfokovwrrdy0_m),
//             .CH0_CFOKOVWRRDY1_M            (ch8_cfokovwrrdy1_m),
             .CH0_DMONITOROUT_M             (ch8_dmonitorout_m),
             .CH0_EYESCANDATAERROR_M        (ch8_eyescandataerror_m),
             .CH0_ILORESETDONE_M            (ch8_iloresetdone_m),
             .CH0_PCSRSVDOUT_M              (ch8_pcsrsvdout_m),
             .CH0_PINRSVDAS_M               (ch8_pinrsvdas_m),
             .CH0_PHYREADY_M                (ch8_phyready_m),
             .CH0_PHYSTATUS_M               (ch8_phystatus_m),
//             .CH0_PINRSRVDAS_M              (ch8_pinrsrvdas_m),
             .CH0_RESETEXCEPTION_M          (ch8_resetexception_m),
             .CH0_RX10GSTAT_M               (ch8_rx10gstat_m),
             .CH0_RXBUFSTATUS_M             (ch8_rxbufstatus_m),
             .CH0_RXBYTEISALIGNED_M         (ch8_rxbyteisaligned_m),
             .CH0_RXBYTEREALIGN_M           (ch8_rxbyterealign_m),
             .CH0_RXCDRLOCK_M               (ch8_rxcdrlock_m),
             .CH0_RXCDRPHDONE_M             (ch8_rxcdrphdone_m),
             .CH0_RXCHANBONDSEQ_M           (ch8_rxchanbondseq_m),
             .CH0_RXCHANISALIGNED_M         (ch8_rxchanisaligned_m),
             .CH0_RXCHANREALIGN_M           (ch8_rxchanrealign_m),
             .CH0_RXCHBONDO_M               (ch8_rxchbondo_m),
             .CH0_RXCLKCORCNT_M             (ch8_rxclkcorcnt_m),
             .CH0_RXCOMINITDET_M            (ch8_rxcominitdet_m),
             .CH0_RXCOMMADET_M              (ch8_rxcommadet_m),
             .CH0_RXCOMSASDET_M             (ch8_rxcomsasdet_m),
             .CH0_RXCOMWAKEDET_M            (ch8_rxcomwakedet_m),
             .CH0_RXCTRL0_M                 (ch8_rxctrl0_m),
             .CH0_RXCTRL1_M                 (ch8_rxctrl1_m),
             .CH0_RXCTRL2_M                 (ch8_rxctrl2_m),
             .CH0_RXCTRL3_M                 (ch8_rxctrl3_m),
             .CH0_RXDATAEXTENDRSVD_M        (ch8_rxdataextendrsvd_m),
             .CH0_RXDATAVALID_M             (ch8_rxdatavalid_m),
             .CH0_RXDATA_M                  (ch8_rxdata_m),
             .CH0_RXDCCDONE_M               (ch8_rxdccdone_m),
             .CH0_RXDLYALIGNERR_M           (ch8_rxdlyalignerr_m),
             .CH0_RXDLYALIGNPROG_M          (ch8_rxdlyalignprog_m),
             .CH0_RXELECIDLE_M              (ch8_rxelecidle_m),
             .CH0_RXFINEALIGNDONE_M         (ch8_rxfinealigndone_m),
             .CH0_RXHEADERVALID_M           (ch8_rxheadervalid_m),
             .CH0_RXHEADER_M                (ch8_rxheader_m),
             .CH0_RXOSINTDONE_M             (ch8_rxosintdone_m),
             .CH0_RXOSINTSTARTED_M          (ch8_rxosintstarted_m),
             .CH0_RXOSINTSTROBEDONE_M       (ch8_rxosintstrobedone_m),
             .CH0_RXOSINTSTROBESTARTED_M    (ch8_rxosintstrobestarted_m),
             .CH0_RXPHALIGNDONE_M           (ch8_rxphaligndone_m),
             .CH0_RXPHALIGNERR_M            (ch8_rxphalignerr_m),
             .CH0_RXPHDLYRESETDONE_M        (ch8_rxphdlyresetdone_m),
             .CH0_RXPHSETINITDONE_M         (ch8_rxphsetinitdone_m),
             .CH0_RXPHSHIFT180DONE_M        (ch8_rxphshift180done_m),
             .CH0_RXPMARESETDONE_M          (ch8_rxpmaresetdone_m),
             .CH0_RXPRBSERR_M               (ch8_rxprbserr_m),
             .CH0_RXPRBSLOCKED_M            (ch8_rxprbslocked_m),
//             .CH0_RXPRGDIVRESETDONE_M       (ch8_rxprgdivresetdone_m),
             .CH0_RXRESETDONE_M             (ch8_rxresetdone_m),
             .CH0_RXSLIDERDY_M              (ch8_rxsliderdy_m),
             .CH0_RXSTARTOFSEQ_M            (ch8_rxstartofseq_m),
             .CH0_RXSTATUS_M                (ch8_rxstatus_m),
             .CH0_RXSYNCDONE_M              (ch8_rxsyncdone_m),
             .CH0_RXVALID_M                 (ch8_rxvalid_m),
             .CH0_TX10GSTAT_M               (ch8_tx10gstat_m),
             .CH0_TXBUFSTATUS_M             (ch8_txbufstatus_m),
             .CH0_TXCOMFINISH_M             (ch8_txcomfinish_m),
             .CH0_TXDCCDONE_M               (ch8_txdccdone_m),
             .CH0_TXDLYALIGNERR_M           (ch8_txdlyalignerr_m),
             .CH0_TXDLYALIGNPROG_M          (ch8_txdlyalignprog_m),
             .CH0_TXOUTCLK_M                (ch8_txoutclk_m),
             .CH0_TXPHALIGNDONE_M           (ch8_txphaligndone_m),
             .CH0_TXPHALIGNERR_M            (ch8_txphalignerr_m),
             .CH0_TXPHALIGNOUTRSVD_M        (ch8_txphalignoutrsvd_m),
             .CH0_TXPHDLYRESETDONE_M        (ch8_txphdlyresetdone_m),
             .CH0_TXPHSETINITDONE_M         (ch8_txphsetinitdone_m),
             .CH0_CFOKOVRDFINISH_M          (ch8_cfokovrdfinish_m),
             .CH0_CFOKOVRDSTART_M           (ch8_cfokovrdstart_m),
             .CH1_CFOKOVRDSTART_M           (ch9_cfokovrdstart_m),
             .CH2_CFOKOVRDSTART_M           (ch10_cfokovrdstart_m),
             .CH3_CFOKOVRDSTART_M           (ch11_cfokovrdstart_m),
             .CH1_CFOKOVRDFINISH_M          (ch9_cfokovrdfinish_m),
             .CH2_CFOKOVRDFINISH_M          (ch10_cfokovrdfinish_m),
             .CH3_CFOKOVRDFINISH_M          (ch11_cfokovrdfinish_m),
             .CH0_CFOKOVRDPULSE_M           (ch8_cfokovrdpulse_m),
             .CH1_CFOKOVRDPULSE_M           (ch9_cfokovrdpulse_m),
             .CH2_CFOKOVRDPULSE_M           (ch10_cfokovrdpulse_m),
             .CH3_CFOKOVRDPULSE_M           (ch11_cfokovrdpulse_m),
             .CH0_CFOKOVRDRDY0_M            (ch8_cfokovrdrdy0_m),
             .CH0_CFOKOVRDRDY1_M            (ch8_cfokovrdrdy1_m),
             .CH1_CFOKOVRDRDY0_M            (ch9_cfokovrdrdy0_m),
             .CH1_CFOKOVRDRDY1_M            (ch9_cfokovrdrdy1_m),
             .CH2_CFOKOVRDRDY0_M            (ch10_cfokovrdrdy0_m),
             .CH2_CFOKOVRDRDY1_M            (ch10_cfokovrdrdy1_m),
             .CH3_CFOKOVRDRDY0_M            (ch11_cfokovrdrdy0_m),
             .CH3_CFOKOVRDRDY1_M            (ch11_cfokovrdrdy1_m),
             .CH0_TXPHSHIFT180DONE_M        (ch8_txphshift180done_m),
             .CH0_TXPMARESETDONE_M          (ch8_txpmaresetdone_m),
//             .CH0_TXPRGDIVRESETDONE_M       (ch8_txprgdivresetdone_m),
             .CH0_TXRESETDONE_M             (ch8_txresetdone_m),
             .CH0_TXSYNCDONE_M              (ch8_txsyncdone_m),
             .CH1_BUFGTCEMASK_M             (ch9_bufgtcemask_m),
             .CH1_BUFGTCE_M                 (ch9_bufgtce_m),
             .CH1_BUFGTDIV_M                (ch9_bufgtdiv_m),
             .CH1_BUFGTRSTMASK_M            (ch9_bufgtrstmask_m),
             .CH1_BUFGTRST_M                (ch9_bufgtrst_m),
//             .CH1_CFOKOVWRRDY0_M            (ch9_cfokovwrrdy0_m),
//             .CH1_CFOKOVWRRDY1_M            (ch9_cfokovwrrdy1_m),
             .CH1_DMONITOROUT_M             (ch9_dmonitorout_m),
             .CH1_EYESCANDATAERROR_M        (ch9_eyescandataerror_m),
             .CH1_ILORESETDONE_M            (ch9_iloresetdone_m),
             .CH1_PCSRSVDOUT_M              (ch9_pcsrsvdout_m),
             .CH1_PINRSVDAS_M               (ch9_pinrsvdas_m),
             .CH1_PHYREADY_M                (ch9_phyready_m),
             .CH1_PHYSTATUS_M               (ch9_phystatus_m),
//             .CH1_PINRSRVDAS_M              (ch9_pinrsrvdas_m),
             .CH1_RESETEXCEPTION_M          (ch9_resetexception_m),
             .CH1_RX10GSTAT_M               (ch9_rx10gstat_m),
             .CH1_RXBUFSTATUS_M             (ch9_rxbufstatus_m),
             .CH1_RXBYTEISALIGNED_M         (ch9_rxbyteisaligned_m),
             .CH1_RXBYTEREALIGN_M           (ch9_rxbyterealign_m),
             .CH1_RXCDRLOCK_M               (ch9_rxcdrlock_m),
             .CH1_RXCDRPHDONE_M             (ch9_rxcdrphdone_m),
             .CH1_RXCHANBONDSEQ_M           (ch9_rxchanbondseq_m),
             .CH1_RXCHANISALIGNED_M         (ch9_rxchanisaligned_m),
             .CH1_RXCHANREALIGN_M           (ch9_rxchanrealign_m),
             .CH1_RXCHBONDO_M               (ch9_rxchbondo_m),
             .CH1_RXCLKCORCNT_M             (ch9_rxclkcorcnt_m),
             .CH1_RXCOMINITDET_M            (ch9_rxcominitdet_m),
             .CH1_RXCOMMADET_M              (ch9_rxcommadet_m),
             .CH1_RXCOMSASDET_M             (ch9_rxcomsasdet_m),
             .CH1_RXCOMWAKEDET_M            (ch9_rxcomwakedet_m),
             .CH1_RXCTRL0_M                 (ch9_rxctrl0_m),
             .CH1_RXCTRL1_M                 (ch9_rxctrl1_m),
             .CH1_RXCTRL2_M                 (ch9_rxctrl2_m),
             .CH1_RXCTRL3_M                 (ch9_rxctrl3_m),
             .CH1_RXDATAEXTENDRSVD_M        (ch9_rxdataextendrsvd_m),
             .CH1_RXDATAVALID_M             (ch9_rxdatavalid_m),
             .CH1_RXDATA_M                  (ch9_rxdata_m),
             .CH1_RXDCCDONE_M               (ch9_rxdccdone_m),
             .CH1_RXDLYALIGNERR_M           (ch9_rxdlyalignerr_m),
             .CH1_RXDLYALIGNPROG_M          (ch9_rxdlyalignprog_m),
             .CH1_RXELECIDLE_M              (ch9_rxelecidle_m),
             .CH1_RXFINEALIGNDONE_M         (ch9_rxfinealigndone_m),
             .CH1_RXHEADERVALID_M           (ch9_rxheadervalid_m),
             .CH1_RXHEADER_M                (ch9_rxheader_m),
             .CH1_RXOSINTDONE_M             (ch9_rxosintdone_m),
             .CH1_RXOSINTSTARTED_M          (ch9_rxosintstarted_m),
             .CH1_RXOSINTSTROBEDONE_M       (ch9_rxosintstrobedone_m),
             .CH1_RXOSINTSTROBESTARTED_M    (ch9_rxosintstrobestarted_m),
             .CH1_RXPHALIGNDONE_M           (ch9_rxphaligndone_m),
             .CH1_RXPHALIGNERR_M            (ch9_rxphalignerr_m),
             .CH1_RXPHDLYRESETDONE_M        (ch9_rxphdlyresetdone_m),
             .CH1_RXPHSETINITDONE_M         (ch9_rxphsetinitdone_m),
             .CH1_RXPHSHIFT180DONE_M        (ch9_rxphshift180done_m),
             .CH1_RXPMARESETDONE_M          (ch9_rxpmaresetdone_m),
             .CH1_RXPRBSERR_M               (ch9_rxprbserr_m),
             .CH1_RXPRBSLOCKED_M            (ch9_rxprbslocked_m),
//             .CH1_RXPRGDIVRESETDONE_M       (ch9_rxprgdivresetdone_m),
             .CH1_RXRESETDONE_M             (ch9_rxresetdone_m),
             .CH1_RXSLIDERDY_M              (ch9_rxsliderdy_m),
             .CH1_RXSTARTOFSEQ_M            (ch9_rxstartofseq_m),
             .CH1_RXSTATUS_M                (ch9_rxstatus_m),
             .CH1_RXSYNCDONE_M              (ch9_rxsyncdone_m),
             .CH1_RXVALID_M                 (ch9_rxvalid_m),
             .CH1_TX10GSTAT_M               (ch9_tx10gstat_m),
             .CH1_TXBUFSTATUS_M             (ch9_txbufstatus_m),
             .CH1_TXCOMFINISH_M             (ch9_txcomfinish_m),
             .CH1_TXDCCDONE_M               (ch9_txdccdone_m),
             .CH1_TXDLYALIGNERR_M           (ch9_txdlyalignerr_m),
             .CH1_TXDLYALIGNPROG_M          (ch9_txdlyalignprog_m),
             .CH1_TXPHALIGNDONE_M           (ch9_txphaligndone_m),
             .CH1_TXPHALIGNERR_M            (ch9_txphalignerr_m),
             .CH1_TXPHALIGNOUTRSVD_M        (ch9_txphalignoutrsvd_m),
             .CH1_TXPHDLYRESETDONE_M        (ch9_txphdlyresetdone_m),
             .CH1_TXPHSETINITDONE_M         (ch9_txphsetinitdone_m),
             .CH1_TXPHSHIFT180DONE_M        (ch9_txphshift180done_m),
             .CH1_TXPMARESETDONE_M          (ch9_txpmaresetdone_m),
//             .CH1_TXPRGDIVRESETDONE_M       (ch9_txprgdivresetdone_m),
             .CH1_TXRESETDONE_M             (ch9_txresetdone_m),
             .CH1_TXSYNCDONE_M              (ch9_txsyncdone_m),
             .CH2_BUFGTCEMASK_M             (ch10_bufgtcemask_m),
             .CH2_BUFGTCE_M                 (ch10_bufgtce_m),
             .CH2_BUFGTDIV_M                (ch10_bufgtdiv_m),
             .CH2_BUFGTRSTMASK_M            (ch10_bufgtrstmask_m),
             .CH2_BUFGTRST_M                (ch10_bufgtrst_m),
//             .CH2_CFOKOVWRRDY0_M            (ch10_cfokovwrrdy0_m),
//             .CH2_CFOKOVWRRDY1_M            (ch10_cfokovwrrdy1_m),
             .CH2_DMONITOROUT_M             (ch10_dmonitorout_m),
             .CH2_EYESCANDATAERROR_M        (ch10_eyescandataerror_m),
             .CH2_ILORESETDONE_M            (ch10_iloresetdone_m),
             .CH2_PCSRSVDOUT_M              (ch10_pcsrsvdout_m),
             .CH2_PINRSVDAS_M               (ch10_pinrsvdas_m),
             .CH2_PHYREADY_M                (ch10_phyready_m),
             .CH2_PHYSTATUS_M               (ch10_phystatus_m),
//             .CH2_PINRSRVDAS_M              (ch10_pinrsrvdas_m),
             .CH2_RESETEXCEPTION_M          (ch10_resetexception_m),
             .CH2_RX10GSTAT_M               (ch10_rx10gstat_m),
             .CH2_RXBUFSTATUS_M             (ch10_rxbufstatus_m),
             .CH2_RXBYTEISALIGNED_M         (ch10_rxbyteisaligned_m),
             .CH2_RXBYTEREALIGN_M           (ch10_rxbyterealign_m),
             .CH2_RXCDRLOCK_M               (ch10_rxcdrlock_m),
             .CH2_RXCDRPHDONE_M             (ch10_rxcdrphdone_m),
             .CH2_RXCHANBONDSEQ_M           (ch10_rxchanbondseq_m),
             .CH2_RXCHANISALIGNED_M         (ch10_rxchanisaligned_m),
             .CH2_RXCHANREALIGN_M           (ch10_rxchanrealign_m),
             .CH2_RXCHBONDO_M               (ch10_rxchbondo_m),
             .CH2_RXCLKCORCNT_M             (ch10_rxclkcorcnt_m),
             .CH2_RXCOMINITDET_M            (ch10_rxcominitdet_m),
             .CH2_RXCOMMADET_M              (ch10_rxcommadet_m),
             .CH2_RXCOMSASDET_M             (ch10_rxcomsasdet_m),
             .CH2_RXCOMWAKEDET_M            (ch10_rxcomwakedet_m),
             .CH2_RXCTRL0_M                 (ch10_rxctrl0_m),
             .CH2_RXCTRL1_M                 (ch10_rxctrl1_m),
             .CH2_RXCTRL2_M                 (ch10_rxctrl2_m),
             .CH2_RXCTRL3_M                 (ch10_rxctrl3_m),
             .CH2_RXDATAEXTENDRSVD_M        (ch10_rxdataextendrsvd_m),
             .CH2_RXDATAVALID_M             (ch10_rxdatavalid_m),
             .CH2_RXDATA_M                  (ch10_rxdata_m),
             .CH2_RXDCCDONE_M               (ch10_rxdccdone_m),
             .CH2_RXDLYALIGNERR_M           (ch10_rxdlyalignerr_m),
             .CH2_RXDLYALIGNPROG_M          (ch10_rxdlyalignprog_m),
             .CH2_RXELECIDLE_M              (ch10_rxelecidle_m),
             .CH2_RXFINEALIGNDONE_M         (ch10_rxfinealigndone_m),
             .CH2_RXHEADERVALID_M           (ch10_rxheadervalid_m),
             .CH2_RXHEADER_M                (ch10_rxheader_m),
             .CH2_RXOSINTDONE_M             (ch10_rxosintdone_m),
             .CH2_RXOSINTSTARTED_M          (ch10_rxosintstarted_m),
             .CH2_RXOSINTSTROBEDONE_M       (ch10_rxosintstrobedone_m),
             .CH2_RXOSINTSTROBESTARTED_M    (ch10_rxosintstrobestarted_m),
             .CH2_RXPHALIGNDONE_M           (ch10_rxphaligndone_m),
             .CH2_RXPHALIGNERR_M            (ch10_rxphalignerr_m),
             .CH2_RXPHDLYRESETDONE_M        (ch10_rxphdlyresetdone_m),
             .CH2_RXPHSETINITDONE_M         (ch10_rxphsetinitdone_m),
             .CH2_RXPHSHIFT180DONE_M        (ch10_rxphshift180done_m),
             .CH2_RXPMARESETDONE_M          (ch10_rxpmaresetdone_m),
             .CH2_RXPRBSERR_M               (ch10_rxprbserr_m),
             .CH2_RXPRBSLOCKED_M            (ch10_rxprbslocked_m),
//             .CH2_RXPRGDIVRESETDONE_M       (ch10_rxprgdivresetdone_m),
             .CH2_RXRESETDONE_M             (ch10_rxresetdone_m),
             .CH2_RXSLIDERDY_M              (ch10_rxsliderdy_m),
             .CH2_RXSTARTOFSEQ_M            (ch10_rxstartofseq_m),
             .CH2_RXSTATUS_M                (ch10_rxstatus_m),
             .CH2_RXSYNCDONE_M              (ch10_rxsyncdone_m),
             .CH2_RXVALID_M                 (ch10_rxvalid_m),
             .CH2_TX10GSTAT_M               (ch10_tx10gstat_m),
             .CH2_TXBUFSTATUS_M             (ch10_txbufstatus_m),
             .CH2_TXCOMFINISH_M             (ch10_txcomfinish_m),
             .CH2_TXDCCDONE_M               (ch10_txdccdone_m),
             .CH2_TXDLYALIGNERR_M           (ch10_txdlyalignerr_m),
             .CH2_TXDLYALIGNPROG_M          (ch10_txdlyalignprog_m),
             .CH2_TXPHALIGNDONE_M           (ch10_txphaligndone_m),
             .CH2_TXPHALIGNERR_M            (ch10_txphalignerr_m),
             .CH2_TXPHALIGNOUTRSVD_M        (ch10_txphalignoutrsvd_m),
             .CH2_TXPHDLYRESETDONE_M        (ch10_txphdlyresetdone_m),
             .CH2_TXPHSETINITDONE_M         (ch10_txphsetinitdone_m),
             .CH2_TXPHSHIFT180DONE_M        (ch10_txphshift180done_m),
             .CH2_TXPMARESETDONE_M          (ch10_txpmaresetdone_m),
//             .CH2_TXPRGDIVRESETDONE_M       (ch10_txprgdivresetdone_m),
             .CH2_TXRESETDONE_M             (ch10_txresetdone_m),
             .CH2_TXSYNCDONE_M              (ch10_txsyncdone_m),
             .CH3_BUFGTCEMASK_M             (ch11_bufgtcemask_m),
             .CH3_BUFGTCE_M                 (ch11_bufgtce_m),
             .CH3_BUFGTDIV_M                (ch11_bufgtdiv_m),
             .CH3_BUFGTRSTMASK_M            (ch11_bufgtrstmask_m),
             .CH3_BUFGTRST_M                (ch11_bufgtrst_m),
//             .CH3_CFOKOVWRRDY0_M            (ch11_cfokovwrrdy0_m),
//             .CH3_CFOKOVWRRDY1_M            (ch11_cfokovwrrdy1_m),
             .CH3_DMONITOROUT_M             (ch11_dmonitorout_m),
             .CH3_EYESCANDATAERROR_M        (ch11_eyescandataerror_m),
             .CH3_ILORESETDONE_M            (ch11_iloresetdone_m),
             .CH3_PCSRSVDOUT_M              (ch11_pcsrsvdout_m),
             .CH3_PINRSVDAS_M               (ch11_pinrsvdas_m),
             .CH3_PHYREADY_M                (ch11_phyready_m),
             .CH3_PHYSTATUS_M               (ch11_phystatus_m),
//             .CH3_PINRSRVDAS_M              (ch11_pinrsrvdas_m),
             .CH3_RESETEXCEPTION_M          (ch11_resetexception_m),
             .CH3_RX10GSTAT_M               (ch11_rx10gstat_m),
             .CH3_RXBUFSTATUS_M             (ch11_rxbufstatus_m),
             .CH3_RXBYTEISALIGNED_M         (ch11_rxbyteisaligned_m),
             .CH3_RXBYTEREALIGN_M           (ch11_rxbyterealign_m),
             .CH3_RXCDRLOCK_M               (ch11_rxcdrlock_m),
             .CH3_RXCDRPHDONE_M             (ch11_rxcdrphdone_m),
             .CH3_RXCHANBONDSEQ_M           (ch11_rxchanbondseq_m),
             .CH3_RXCHANISALIGNED_M         (ch11_rxchanisaligned_m),
             .CH3_RXCHANREALIGN_M           (ch11_rxchanrealign_m),
             .CH3_RXCHBONDO_M               (ch11_rxchbondo_m),
             .CH3_RXCLKCORCNT_M             (ch11_rxclkcorcnt_m),
             .CH3_RXCOMINITDET_M            (ch11_rxcominitdet_m),
             .CH3_RXCOMMADET_M              (ch11_rxcommadet_m),
             .CH3_RXCOMSASDET_M             (ch11_rxcomsasdet_m),
             .CH3_RXCOMWAKEDET_M            (ch11_rxcomwakedet_m),
             .CH3_RXCTRL0_M                 (ch11_rxctrl0_m),
             .CH3_RXCTRL1_M                 (ch11_rxctrl1_m),
             .CH3_RXCTRL2_M                 (ch11_rxctrl2_m),
             .CH3_RXCTRL3_M                 (ch11_rxctrl3_m),
             .CH3_RXDATAEXTENDRSVD_M        (ch11_rxdataextendrsvd_m),
             .CH3_RXDATAVALID_M             (ch11_rxdatavalid_m),
             .CH3_RXDATA_M                  (ch11_rxdata_m),
             .CH3_RXDCCDONE_M               (ch11_rxdccdone_m),
             .CH3_RXDLYALIGNERR_M           (ch11_rxdlyalignerr_m),
             .CH3_RXDLYALIGNPROG_M          (ch11_rxdlyalignprog_m),
             .CH3_RXELECIDLE_M              (ch11_rxelecidle_m),
             .CH3_RXFINEALIGNDONE_M         (ch11_rxfinealigndone_m),
             .CH3_RXHEADERVALID_M           (ch11_rxheadervalid_m),
             .CH3_RXHEADER_M                (ch11_rxheader_m),
             .CH3_RXOSINTDONE_M             (ch11_rxosintdone_m),
             .CH3_RXOSINTSTARTED_M          (ch11_rxosintstarted_m),
             .CH3_RXOSINTSTROBEDONE_M       (ch11_rxosintstrobedone_m),
             .CH3_RXOSINTSTROBESTARTED_M    (ch11_rxosintstrobestarted_m),
             .CH3_RXPHALIGNDONE_M           (ch11_rxphaligndone_m),
             .CH3_RXPHALIGNERR_M            (ch11_rxphalignerr_m),
             .CH3_RXPHDLYRESETDONE_M        (ch11_rxphdlyresetdone_m),
             .CH3_RXPHSETINITDONE_M         (ch11_rxphsetinitdone_m),
             .CH3_RXPHSHIFT180DONE_M        (ch11_rxphshift180done_m),
             .CH3_RXPMARESETDONE_M          (ch11_rxpmaresetdone_m),
             .CH3_RXPRBSERR_M               (ch11_rxprbserr_m),
             .CH3_RXPRBSLOCKED_M            (ch11_rxprbslocked_m),
//             .CH3_RXPRGDIVRESETDONE_M       (ch11_rxprgdivresetdone_m),
             .CH3_RXRESETDONE_M             (ch11_rxresetdone_m),
             .CH3_RXSLIDERDY_M              (ch11_rxsliderdy_m),
             .CH3_RXSTARTOFSEQ_M            (ch11_rxstartofseq_m),
             .CH3_RXSTATUS_M                (ch11_rxstatus_m),
             .CH3_RXSYNCDONE_M              (ch11_rxsyncdone_m),
             .CH3_RXVALID_M                 (ch11_rxvalid_m),
             .CH3_TX10GSTAT_M               (ch11_tx10gstat_m),
             .CH3_TXBUFSTATUS_M             (ch11_txbufstatus_m),
             .CH3_TXCOMFINISH_M             (ch11_txcomfinish_m),
             .CH3_TXDCCDONE_M               (ch11_txdccdone_m),
             .CH3_TXDLYALIGNERR_M           (ch11_txdlyalignerr_m),
             .CH3_TXDLYALIGNPROG_M          (ch11_txdlyalignprog_m),
             .CH3_TXPHALIGNDONE_M           (ch11_txphaligndone_m),
             .CH3_TXPHALIGNERR_M            (ch11_txphalignerr_m),
             .CH3_TXPHALIGNOUTRSVD_M        (ch11_txphalignoutrsvd_m),
             .CH3_TXPHDLYRESETDONE_M        (ch11_txphdlyresetdone_m),
             .CH3_TXPHSETINITDONE_M         (ch11_txphsetinitdone_m),
             .CH3_TXPHSHIFT180DONE_M        (ch11_txphshift180done_m),
             .CH3_TXPMARESETDONE_M          (ch11_txpmaresetdone_m),
//             .CH3_TXPRGDIVRESETDONE_M       (ch11_txprgdivresetdone_m),
             .CH3_TXRESETDONE_M             (ch11_txresetdone_m),
             .CH3_TXSYNCDONE_M              (ch11_txsyncdone_m),
             .CORRECTERR_M                  (q2_correcterr_m),
             .CTRLRSVDOUT_M                 (q2_ctrlrsvdout_m),
             .DEBUGTRACETDATA_M             (q2_debugtracetdata_m),
             .DEBUGTRACETVALID_M            (q2_debugtracetvalid_m),
             .GPO_M                         (q2_gpo_m),
             .GTPOWERGOOD_M                 (q2_gtpowergood_m),
             .HSCLK0_LCPLLFBCLKLOST_M       (q2_hsclk0_lcpllfbclklost_m),
             .HSCLK0_LCPLLLOCK_M            (q2_hsclk0_lcplllock_m),
             .HSCLK0_LCPLLREFCLKLOST_M      (q2_hsclk0_lcpllrefclklost_m),
             .HSCLK0_LCPLLREFCLKMONITOR_M   (q2_hsclk0_lcpllrefclkmonitor_m),
             .HSCLK0_LCPLLRSVDOUT_M         (q2_hsclk0_lcpllrsvdout_m),
             .HSCLK0_RPLLFBCLKLOST_M        (q2_hsclk0_rpllfbclklost_m),
             .HSCLK0_RPLLLOCK_M             (q2_hsclk0_rplllock_m),
             .HSCLK0_RPLLREFCLKLOST_M       (q2_hsclk0_rpllrefclklost_m),
             .HSCLK0_RPLLREFCLKMONITOR_M    (q2_hsclk0_rpllrefclkmonitor_m),
             .HSCLK0_RPLLRSVDOUT_M          (q2_hsclk0_rpllrsvdout_m),
             .HSCLK1_LCPLLFBCLKLOST_M       (q2_hsclk1_lcpllfbclklost_m),
             .HSCLK1_LCPLLLOCK_M            (q2_hsclk1_lcplllock_m),
             .HSCLK1_LCPLLREFCLKLOST_M      (q2_hsclk1_lcpllrefclklost_m),
             .HSCLK1_LCPLLREFCLKMONITOR_M   (q2_hsclk1_lcpllrefclkmonitor_m),
             .HSCLK1_LCPLLRSVDOUT_M         (q2_hsclk1_lcpllrsvdout_m),
             .HSCLK1_RPLLFBCLKLOST_M        (q2_hsclk1_rpllfbclklost_m),
             .HSCLK1_RPLLLOCK_M             (q2_hsclk1_rplllock_m),
             .HSCLK1_RPLLREFCLKLOST_M       (q2_hsclk1_rpllrefclklost_m),
             .HSCLK1_RPLLREFCLKMONITOR_M    (q2_hsclk1_rpllrefclkmonitor_m),
             .HSCLK1_RPLLRSVDOUT_M          (q2_hsclk1_rpllrsvdout_m),
             .M0_AXIS_TDATA_M               (s6_axis_tdata_m),
             .M0_AXIS_TLAST_M               (s6_axis_tlast_m),
             .M0_AXIS_TVALID_M              (s6_axis_tvalid_m),
             .M1_AXIS_TDATA_M               (s7_axis_tdata_m),
             .M1_AXIS_TLAST_M               (s7_axis_tlast_m),
             .M1_AXIS_TVALID_M              (s7_axis_tvalid_m),
             .M2_AXIS_TDATA_M               (s8_axis_tdata_m),
             .M2_AXIS_TLAST_M               (s8_axis_tlast_m),
             .M2_AXIS_TVALID_M              (s8_axis_tvalid_m),
             .MSTRXRESETDONE_M              ({ch11_mstrxresetdone_m,ch10_mstrxresetdone_m,ch9_mstrxresetdone_m,ch8_mstrxresetdone_m}),
             .MSTTXRESETDONE_M              ({ch11_msttxresetdone_m,ch10_msttxresetdone_m,ch9_msttxresetdone_m,ch8_msttxresetdone_m}),
             .CH0_RXPROGDIVRESETDONE_M      (ch8_rxprogdivresetdone_m),             
             .CH1_RXPROGDIVRESETDONE_M      (ch9_rxprogdivresetdone_m),             
             .CH2_RXPROGDIVRESETDONE_M      (ch10_rxprogdivresetdone_m),             
             .CH3_RXPROGDIVRESETDONE_M      (ch11_rxprogdivresetdone_m),              
             .CH0_TXPROGDIVRESETDONE_M      (ch8_txprogdivresetdone_m),             
             .CH1_TXPROGDIVRESETDONE_M      (ch9_txprogdivresetdone_m),             
             .CH2_TXPROGDIVRESETDONE_M      (ch10_txprogdivresetdone_m),             
             .CH3_TXPROGDIVRESETDONE_M      (ch11_txprogdivresetdone_m),             
             .RXMARGINREQACK_M              (q2_rxmarginreqack_m),
             .RXMARGINRESCMD_M              (q2_rxmarginrescmd_m),
             .RXMARGINRESLANENUM_M          (q2_rxmarginreslanenum_m),
             .RXMARGINRESPAYLD_M            (q2_rxmarginrespayld_m),
             .RXMARGINRESREQ_M              (q2_rxmarginresreq_m),
             .TRIGACKIN0_M                  (q2_trigackin0_m),
             .TRIGOUT0_M                    (q2_trigout0_m),
             .UBINTERRUPT_M                 (q2_ubinterrupt_m),
             .UBTXUART_M                    (q2_ubtxuart_m),
             .UNCORRECTERR_M                (q2_uncorrecterr_m),              
             .RXMARGINCLK_M                 (q2_rxmarginclk_m),

             .XPIPE_HSDP_RXGEARBOXSLIP        (q1q2_xpipe_hsdp_rxgearboxslip), //IFCPMXPIPEHSDPCHANNEL0XPIPERXGEARBOXSLIP
             .XPIPE_HSDP_RXPCSRESET           (q1q2_xpipe_hsdp_rxpcsreset),
             .XPIPE_HSDP_TXHEADER             (q1q2_xpipe_hsdp_txheader),
             .XPIPE_HSDP_TXSEQUENCE           (q1q2_xpipe_hsdp_txsequence),
             .XPIPE_HSDP_RXDATAVALID          (q1q2_xpipe_hsdp_rxdatavalid),
             .XPIPE_HSDP_RXHEADER             (q1q2_xpipe_hsdp_rxheader),
             .XPIPE_HSDP_RXRESETDONE          (q1q2_xpipe_hsdp_rxresetdone),
             .XPIPE_HSDP_TXRESETDONE          (q1q2_xpipe_hsdp_txresetdone),
             .XPIPE_HSDP_RXHEADERVALID        (q1q2_xpipe_hsdp_rxheadervalid),

             .XPIPE_HSDP_RXGEARBOXSLIP_1      (q1q2_xpipe_hsdp_rxgearboxslip_1),
             .XPIPE_HSDP_RXPCSRESET_1         (q1q2_xpipe_hsdp_rxpcsreset_1),
             .XPIPE_HSDP_TXHEADER_1           (q1q2_xpipe_hsdp_txheader_1),
             .XPIPE_HSDP_TXSEQUENCE_1         (q1q2_xpipe_hsdp_txsequence_1),
             .XPIPE_HSDP_RXDATAVALID_1        (q1q2_xpipe_hsdp_rxdatavalid_1),
             .XPIPE_HSDP_RXHEADER_1           (q1q2_xpipe_hsdp_rxheader_1),
             .XPIPE_HSDP_RXRESETDONE_1        (q1q2_xpipe_hsdp_rxresetdone_1),
             .XPIPE_HSDP_TXRESETDONE_1        (q1q2_xpipe_hsdp_txresetdone_1),
             .XPIPE_HSDP_RXHEADERVALID_1      (q1q2_xpipe_hsdp_rxheadervalid_1),

             .XPIPE_HSDP_RXGEARBOXSLIP_2      (q1q2_xpipe_hsdp_rxgearboxslip_2),
             .XPIPE_HSDP_RXPCSRESET_2         (q1q2_xpipe_hsdp_rxpcsreset_2),
             .XPIPE_HSDP_TXHEADER_2           (q1q2_xpipe_hsdp_txheader_2),
             .XPIPE_HSDP_TXSEQUENCE_2         (q1q2_xpipe_hsdp_txsequence_2),
             .XPIPE_HSDP_RXDATAVALID_2        (q1q2_xpipe_hsdp_rxdatavalid_2),
             .XPIPE_HSDP_RXHEADER_2           (q1q2_xpipe_hsdp_rxheader_2),
             .XPIPE_HSDP_RXRESETDONE_2        (q1q2_xpipe_hsdp_rxresetdone_2),
             .XPIPE_HSDP_TXRESETDONE_2        (q1q2_xpipe_hsdp_txresetdone_2),
             .XPIPE_HSDP_RXHEADERVALID_2      (q1q2_xpipe_hsdp_rxheadervalid_2),

             .XPIPE_HSDP_RXGEARBOXSLIP_M      (q2q3_xpipe_hsdp_rxgearboxslip), 
             .XPIPE_HSDP_RXPCSRESET_M         (q2q3_xpipe_hsdp_rxpcsreset),
             .XPIPE_HSDP_TXHEADER_M           (q2q3_xpipe_hsdp_txheader),
             .XPIPE_HSDP_TXSEQUENCE_M         (q2q3_xpipe_hsdp_txsequence),
             .XPIPE_HSDP_RXDATAVALID_M        (q2q3_xpipe_hsdp_rxdatavalid),
             .XPIPE_HSDP_RXHEADER_M           (q2q3_xpipe_hsdp_rxheader),
             .XPIPE_HSDP_RXRESETDONE_M        (q2q3_xpipe_hsdp_rxresetdone),
             .XPIPE_HSDP_TXRESETDONE_M        (q2q3_xpipe_hsdp_txresetdone),
             .XPIPE_HSDP_RXHEADERVALID_M      (q2q3_xpipe_hsdp_rxheadervalid),

             .XPIPE_HSDP_RXGEARBOXSLIP_M_1    (q2q3_xpipe_hsdp_rxgearboxslip_1),
             .XPIPE_HSDP_RXPCSRESET_M_1       (q2q3_xpipe_hsdp_rxpcsreset_1),
             .XPIPE_HSDP_TXHEADER_M_1         (q2q3_xpipe_hsdp_txheader_1),
             .XPIPE_HSDP_TXSEQUENCE_M_1       (q2q3_xpipe_hsdp_txsequence_1),
             .XPIPE_HSDP_RXDATAVALID_M_1      (q2q3_xpipe_hsdp_rxdatavalid_1),
             .XPIPE_HSDP_RXHEADER_M_1         (q2q3_xpipe_hsdp_rxheader_1),
             .XPIPE_HSDP_RXRESETDONE_M_1      (q2q3_xpipe_hsdp_rxresetdone_1),
             .XPIPE_HSDP_TXRESETDONE_M_1      (q2q3_xpipe_hsdp_txresetdone_1),
             .XPIPE_HSDP_RXHEADERVALID_M_1    (q2q3_xpipe_hsdp_rxheadervalid_1),

             .XPIPE_HSDP_RXGEARBOXSLIP_M_2    (q2q3_xpipe_hsdp_rxgearboxslip_2),
             .XPIPE_HSDP_RXPCSRESET_M_2       (q2q3_xpipe_hsdp_rxpcsreset_2),
             .XPIPE_HSDP_TXHEADER_M_2         (q2q3_xpipe_hsdp_txheader_2),
             .XPIPE_HSDP_TXSEQUENCE_M_2       (q2q3_xpipe_hsdp_txsequence_2),
             .XPIPE_HSDP_RXDATAVALID_M_2      (q2q3_xpipe_hsdp_rxdatavalid_2),
             .XPIPE_HSDP_RXHEADER_M_2         (q2q3_xpipe_hsdp_rxheader_2),
             .XPIPE_HSDP_RXRESETDONE_M_2      (q2q3_xpipe_hsdp_rxresetdone_2),
             .XPIPE_HSDP_TXRESETDONE_M_2      (q2q3_xpipe_hsdp_txresetdone_2),
             .XPIPE_HSDP_RXHEADERVALID_M_2    (q2q3_xpipe_hsdp_rxheadervalid_2), 

             .XPIPE_PCIELINKREACHTARGET       (q1q2_xpipe_pcielinkreachtarget_m),
             .XPIPE_PCIELTSSMSTATE            (q1q2_xpipe_pcieltssmstate_m),
             .XPIPE_PCIELINKREACHTARGET_1     (q1q2_xpipe_pcielinkreachtarget_m_1),
             .XPIPE_PCIELTSSMSTATE_1          (q1q2_xpipe_pcieltssmstate_m_1),
             .XPIPE_RXMARGINREQCMD            (q1q2_xpipe_rxmarginreqcmd_m),
             .XPIPE_RXMARGINREQLANENUM        (q1q2_xpipe_rxmarginreqlanenum_m),
             .XPIPE_RXMARGINREQPAYLOAD        (q1q2_xpipe_rxmarginreqpayload_m),
             .XPIPE_RXMARGINREQREQ            (q1q2_xpipe_rxmarginreqreq_m),
             .XPIPE_RXMARGINRESACK            (q1q2_xpipe_rxmarginresack_m),
             .XPIPE_RXMARGINREQCMD_1          (q1q2_xpipe_rxmarginreqcmd_m_1),
             .XPIPE_RXMARGINREQLANENUM_1      (q1q2_xpipe_rxmarginreqlanenum_m_1),
             .XPIPE_RXMARGINREQPAYLOAD_1      (q1q2_xpipe_rxmarginreqpayload_m_1),
             .XPIPE_RXMARGINREQREQ_1          (q1q2_xpipe_rxmarginreqreq_m_1),
             .XPIPE_RXMARGINRESACK_1          (q1q2_xpipe_rxmarginresack_m_1),
             .XPIPE_RXMARGINREQCMD_2          (q1q2_xpipe_rxmarginreqcmd_m_2),
             .XPIPE_RXMARGINREQLANENUM_2      (q1q2_xpipe_rxmarginreqlanenum_m_2),
             .XPIPE_RXMARGINREQPAYLOAD_2      (q1q2_xpipe_rxmarginreqpayload_m_2),
             .XPIPE_RXMARGINREQREQ_2          (q1q2_xpipe_rxmarginreqreq_m_2),
             .XPIPE_RXMARGINRESACK_2          (q1q2_xpipe_rxmarginresack_m_2),
             .XPIPE_RXMARGINREQCMD_3          (q1q2_xpipe_rxmarginreqcmd_m_3),
             .XPIPE_RXMARGINREQLANENUM_3      (q1q2_xpipe_rxmarginreqlanenum_m_3),
             .XPIPE_RXMARGINREQPAYLOAD_3      (q1q2_xpipe_rxmarginreqpayload_m_3),
             .XPIPE_RXMARGINREQREQ_3          (q1q2_xpipe_rxmarginreqreq_m_3),
             .XPIPE_RXMARGINRESACK_3          (q1q2_xpipe_rxmarginresack_m_3),
             .XPIPE_RXMARGINREQACK            (q1q2_xpipe_rxmarginreqack_m),
             .XPIPE_RXMARGINREQACK_1          (q1q2_xpipe_rxmarginreqack_m_1),
             .XPIPE_RXMARGINREQACK_2          (q1q2_xpipe_rxmarginreqack_m_2),
             .XPIPE_RXMARGINREQACK_3          (q1q2_xpipe_rxmarginreqack_m_3),
             .XPIPE_RXMARGINRESCMD            (q1q2_xpipe_rxmarginrescmd_m),
             .XPIPE_RXMARGINRESCMD_1          (q1q2_xpipe_rxmarginrescmd_m_1),
             .XPIPE_RXMARGINRESCMD_2          (q1q2_xpipe_rxmarginrescmd_m_2),
             .XPIPE_RXMARGINRESCMD_3          (q1q2_xpipe_rxmarginrescmd_m_3),
             .XPIPE_RXMARGINRESLANENUM        (q1q2_xpipe_rxmarginreslanenum_m),
             .XPIPE_RXMARGINRESLANENUM_1      (q1q2_xpipe_rxmarginreslanenum_m_1),
             .XPIPE_RXMARGINRESLANENUM_2      (q1q2_xpipe_rxmarginreslanenum_m_2),
             .XPIPE_RXMARGINRESLANENUM_3      (q1q2_xpipe_rxmarginreslanenum_m_3),
             .XPIPE_RXMARGINRESPAYLOAD        (q1q2_xpipe_rxmarginrespayload_m),
             .XPIPE_RXMARGINRESPAYLOAD_1      (q1q2_xpipe_rxmarginrespayload_m_1),
             .XPIPE_RXMARGINRESPAYLOAD_2      (q1q2_xpipe_rxmarginrespayload_m_2),
             .XPIPE_RXMARGINRESPAYLOAD_3      (q1q2_xpipe_rxmarginrespayload_m_3),
             .XPIPE_RXMARGINRESREQ            (q1q2_xpipe_rxmarginresreq_m),
             .XPIPE_RXMARGINRESREQ_1          (q1q2_xpipe_rxmarginresreq_m_1),
             .XPIPE_RXMARGINRESREQ_2          (q1q2_xpipe_rxmarginresreq_m_2),
             .XPIPE_RXMARGINRESREQ_3          (q1q2_xpipe_rxmarginresreq_m_3),   

             .XPIPE_PCIELINKREACHTARGET_M(q2q3_xpipe_pcielinkreachtarget_m),
             .XPIPE_PCIELINKREACHTARGET_M_1(q2q3_xpipe_pcielinkreachtarget_m_1),
             .XPIPE_PCIELTSSMSTATE_M(q2q3_xpipe_pcieltssmstate_m),
             .XPIPE_PCIELTSSMSTATE_M_1(q2q3_xpipe_pcieltssmstate_m_1),
             .XPIPE_RXMARGINREQCMD_M(q2q3_xpipe_rxmarginreqcmd_m),
             .XPIPE_RXMARGINREQCMD_M_1(q2q3_xpipe_rxmarginreqcmd_m_1),
             .XPIPE_RXMARGINREQCMD_M_2(q2q3_xpipe_rxmarginreqcmd_m_2),
             .XPIPE_RXMARGINREQCMD_M_3(q2q3_xpipe_rxmarginreqcmd_m_3),
             .XPIPE_RXMARGINREQLANENUM_M(q2q3_xpipe_rxmarginreqlanenum_m),
             .XPIPE_RXMARGINREQLANENUM_M_1(q2q3_xpipe_rxmarginreqlanenum_m_1),
             .XPIPE_RXMARGINREQLANENUM_M_2(q2q3_xpipe_rxmarginreqlanenum_m_2),
             .XPIPE_RXMARGINREQLANENUM_M_3(q2q3_xpipe_rxmarginreqlanenum_m_3),
             .XPIPE_RXMARGINREQPAYLOAD_M(q2q3_xpipe_rxmarginreqpayload_m),
             .XPIPE_RXMARGINREQPAYLOAD_M_1(q2q3_xpipe_rxmarginreqpayload_m_1),
             .XPIPE_RXMARGINREQPAYLOAD_M_2(q2q3_xpipe_rxmarginreqpayload_m_2),
             .XPIPE_RXMARGINREQPAYLOAD_M_3(q2q3_xpipe_rxmarginreqpayload_m_3),
             .XPIPE_RXMARGINREQREQ_M(q2q3_xpipe_rxmarginreqreq_m),
             .XPIPE_RXMARGINREQREQ_M_1(q2q3_xpipe_rxmarginreqreq_m_1),
             .XPIPE_RXMARGINREQREQ_M_2(q2q3_xpipe_rxmarginreqreq_m_2),
             .XPIPE_RXMARGINREQREQ_M_3(q2q3_xpipe_rxmarginreqreq_m_3),
             .XPIPE_RXMARGINRESACK_M(q2q3_xpipe_rxmarginresack_m),
             .XPIPE_RXMARGINRESACK_M_1(q2q3_xpipe_rxmarginresack_m_1),
             .XPIPE_RXMARGINRESACK_M_2(q2q3_xpipe_rxmarginresack_m_2),
             .XPIPE_RXMARGINRESACK_M_3(q2q3_xpipe_rxmarginresack_m_3),
             .XPIPE_RXMARGINREQACK_M(q2q3_xpipe_rxmarginreqack_m),
             .XPIPE_RXMARGINREQACK_M_1(q2q3_xpipe_rxmarginreqack_m_1),
             .XPIPE_RXMARGINREQACK_M_2(q2q3_xpipe_rxmarginreqack_m_2),
             .XPIPE_RXMARGINREQACK_M_3(q2q3_xpipe_rxmarginreqack_m_3),
             .XPIPE_RXMARGINRESCMD_M(q2q3_xpipe_rxmarginrescmd_m),
             .XPIPE_RXMARGINRESCMD_M_1(q2q3_xpipe_rxmarginrescmd_m_1),
             .XPIPE_RXMARGINRESCMD_M_2(q2q3_xpipe_rxmarginrescmd_m_2),
             .XPIPE_RXMARGINRESCMD_M_3(q2q3_xpipe_rxmarginrescmd_m_3),
             .XPIPE_RXMARGINRESLANENUM_M(q2q3_xpipe_rxmarginreslanenum_m),
             .XPIPE_RXMARGINRESLANENUM_M_1(q2q3_xpipe_rxmarginreslanenum_m_1),
             .XPIPE_RXMARGINRESLANENUM_M_2(q2q3_xpipe_rxmarginreslanenum_m_2),
             .XPIPE_RXMARGINRESLANENUM_M_3(q2q3_xpipe_rxmarginreslanenum_m_3),
             .XPIPE_RXMARGINRESPAYLOAD_M(q2q3_xpipe_rxmarginrespayload_m),
             .XPIPE_RXMARGINRESPAYLOAD_M_1(q2q3_xpipe_rxmarginrespayload_m_1),
             .XPIPE_RXMARGINRESPAYLOAD_M_2(q2q3_xpipe_rxmarginrespayload_m_2),
             .XPIPE_RXMARGINRESPAYLOAD_M_3(q2q3_xpipe_rxmarginrespayload_m_3),
             .XPIPE_RXMARGINRESREQ_M(q2q3_xpipe_rxmarginresreq_m),
             .XPIPE_RXMARGINRESREQ_M_1(q2q3_xpipe_rxmarginresreq_m_1),
             .XPIPE_RXMARGINRESREQ_M_2(q2q3_xpipe_rxmarginresreq_m_2),
             .XPIPE_RXMARGINRESREQ_M_3(q2q3_xpipe_rxmarginresreq_m_3),

             .XPIPE_PIPE_CH0_PHYSTATUS        (q1q2_xpipe_pipe_ch0_phystatus_m),
             .XPIPE_PIPE_CH0_RXCHARISK        (q1q2_xpipe_pipe_ch0_rxcharisk_m),
             .XPIPE_PIPE_CH0_RXDATA           (q1q2_xpipe_pipe_ch0_rxdata_m), //ifcpmxpipechannel0xpiperxdata
             .XPIPE_PIPE_CH0_RXDATAVALID      (q1q2_xpipe_pipe_ch0_rxdatavalid_m),
             .XPIPE_PIPE_CH0_RXELECIDLE       (q1q2_xpipe_pipe_ch0_rxelecidle_m),
             .XPIPE_PIPE_CH0_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch0_rxstartblock_m),
             .XPIPE_PIPE_CH0_RXSTATUS         (q1q2_xpipe_pipe_ch0_rxstatus_m),
             .XPIPE_PIPE_CH0_RXSYNCHEADER     (q1q2_xpipe_pipe_ch0_rxsyncheader_m),
             .XPIPE_PIPE_CH0_RXVALID          (q1q2_xpipe_pipe_ch0_rxvalid_m),
             .XPIPE_PIPE_CH0_POWERDOWN        (q1q2_xpipe_pipe_ch0_powerdown_m),
             .XPIPE_PIPE_CH0_RXPOLARITY       (q1q2_xpipe_pipe_ch0_rxpolarity_m),
             .XPIPE_PIPE_CH0_RXTERMINATION    (q1q2_xpipe_pipe_ch0_rxtermination_m),
             .XPIPE_PIPE_CH0_TXCHARISK        (q1q2_xpipe_pipe_ch0_txcharisk_m),
             .XPIPE_PIPE_CH0_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch0_txcompliance_m),
             .XPIPE_PIPE_CH0_TXDATA           (q1q2_xpipe_pipe_ch0_txdata_m),
             .XPIPE_PIPE_CH0_TXDATAVALID      (q1q2_xpipe_pipe_ch0_txdatavalid_m),
             .XPIPE_PIPE_CH0_TXDEEMPH         (q1q2_xpipe_pipe_ch0_txdeemph_m),
             .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch0_txdetectrxloopback_m),
             .XPIPE_PIPE_CH0_TXELECIDLE       (q1q2_xpipe_pipe_ch0_txelecidle_m),
             .XPIPE_PIPE_CH0_TXMAINCURSOR     (q1q2_xpipe_pipe_ch0_txmaincursor_m),
             .XPIPE_PIPE_CH0_TXMARGIN         (q1q2_xpipe_pipe_ch0_txmargin_m),
             .XPIPE_PIPE_CH0_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch0_txpostcursor_m),
             .XPIPE_PIPE_CH0_TXPRECURSOR      (q1q2_xpipe_pipe_ch0_txprecursor_m),
             .XPIPE_PIPE_CH0_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch0_txstartblock_m),
             .XPIPE_PIPE_CH0_TXSWING          (q1q2_xpipe_pipe_ch0_txswing_m),
             .XPIPE_PIPE_CH0_TXSYNCHEADER     (q1q2_xpipe_pipe_ch0_txsyncheader_m),

             .XPIPE_PIPE_CH0_POWERDOWN_M      (q2q3_xpipe_pipe_ch0_powerdown_m),
             .XPIPE_PIPE_CH0_RXPOLARITY_M     (q2q3_xpipe_pipe_ch0_rxpolarity_m),
             .XPIPE_PIPE_CH0_RXTERMINATION_M  (q2q3_xpipe_pipe_ch0_rxtermination_m),
             .XPIPE_PIPE_CH0_TXCHARISK_M      (q2q3_xpipe_pipe_ch0_txcharisk_m),
             .XPIPE_PIPE_CH0_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch0_txcompliance_m),
             .XPIPE_PIPE_CH0_TXDATAVALID_M    (q2q3_xpipe_pipe_ch0_txdatavalid_m),
             .XPIPE_PIPE_CH0_TXDATA_M         (q2q3_xpipe_pipe_ch0_txdata_m),
             .XPIPE_PIPE_CH0_TXDEEMPH_M       (q2q3_xpipe_pipe_ch0_txdeemph_m),
             .XPIPE_PIPE_CH0_TXELECIDLE_M     (q2q3_xpipe_pipe_ch0_txelecidle_m),
             .XPIPE_PIPE_CH0_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch0_txmaincursor_m),
             .XPIPE_PIPE_CH0_TXMARGIN_M       (q2q3_xpipe_pipe_ch0_txmargin_m),
             .XPIPE_PIPE_CH0_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch0_txpostcursor_m),
             .XPIPE_PIPE_CH0_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch0_txprecursor_m),
             .XPIPE_PIPE_CH0_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch0_txstartblock_m),
             .XPIPE_PIPE_CH0_TXSWING_M        (q2q3_xpipe_pipe_ch0_txswing_m),
             .XPIPE_PIPE_CH0_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch0_txsyncheader_m),
             .XPIPE_PIPE_CH0_PHYSTATUS_M      (q2q3_xpipe_pipe_ch0_phystatus_m),             
             .XPIPE_PIPE_CH0_RXCHARISK_M      (q2q3_xpipe_pipe_ch0_rxcharisk_m),
             .XPIPE_PIPE_CH0_RXDATAVALID_M    (q2q3_xpipe_pipe_ch0_rxdatavalid_m),
             .XPIPE_PIPE_CH0_RXDATA_M         (q2q3_xpipe_pipe_ch0_rxdata_m),
             .XPIPE_PIPE_CH0_RXELECIDLE_M     (q2q3_xpipe_pipe_ch0_rxelecidle_m),             
             .XPIPE_PIPE_CH0_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch0_rxstartblock_m),
             .XPIPE_PIPE_CH0_RXSTATUS_M       (q2q3_xpipe_pipe_ch0_rxstatus_m),
             .XPIPE_PIPE_CH0_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch0_rxsyncheader_m),
             .XPIPE_PIPE_CH0_RXVALID_M        (q2q3_xpipe_pipe_ch0_rxvalid_m),
             .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch0_txdetectrxloopback_m),

             .XPIPE_PIPE_CH1_PHYSTATUS        (q1q2_xpipe_pipe_ch1_phystatus_m),
             .XPIPE_PIPE_CH1_RXCHARISK        (q1q2_xpipe_pipe_ch1_rxcharisk_m),
             .XPIPE_PIPE_CH1_RXDATA           (q1q2_xpipe_pipe_ch1_rxdata_m), //ifcpmxpipechannel1xpiperxdata
             .XPIPE_PIPE_CH1_RXDATAVALID      (q1q2_xpipe_pipe_ch1_rxdatavalid_m),
             .XPIPE_PIPE_CH1_RXELECIDLE       (q1q2_xpipe_pipe_ch1_rxelecidle_m),
             .XPIPE_PIPE_CH1_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch1_rxstartblock_m),
             .XPIPE_PIPE_CH1_RXSTATUS         (q1q2_xpipe_pipe_ch1_rxstatus_m),
             .XPIPE_PIPE_CH1_RXSYNCHEADER     (q1q2_xpipe_pipe_ch1_rxsyncheader_m),
             .XPIPE_PIPE_CH1_RXVALID          (q1q2_xpipe_pipe_ch1_rxvalid_m),
             .XPIPE_PIPE_CH1_POWERDOWN        (q1q2_xpipe_pipe_ch1_powerdown_m),
             .XPIPE_PIPE_CH1_RXPOLARITY       (q1q2_xpipe_pipe_ch1_rxpolarity_m),
             .XPIPE_PIPE_CH1_RXTERMINATION    (q1q2_xpipe_pipe_ch1_rxtermination_m),
             .XPIPE_PIPE_CH1_TXCHARISK        (q1q2_xpipe_pipe_ch1_txcharisk_m),
             .XPIPE_PIPE_CH1_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch1_txcompliance_m),
             .XPIPE_PIPE_CH1_TXDATA           (q1q2_xpipe_pipe_ch1_txdata_m),
             .XPIPE_PIPE_CH1_TXDATAVALID      (q1q2_xpipe_pipe_ch1_txdatavalid_m),
             .XPIPE_PIPE_CH1_TXDEEMPH         (q1q2_xpipe_pipe_ch1_txdeemph_m),
             .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch1_txdetectrxloopback_m),
             .XPIPE_PIPE_CH1_TXELECIDLE       (q1q2_xpipe_pipe_ch1_txelecidle_m),
             .XPIPE_PIPE_CH1_TXMAINCURSOR     (q1q2_xpipe_pipe_ch1_txmaincursor_m),
             .XPIPE_PIPE_CH1_TXMARGIN         (q1q2_xpipe_pipe_ch1_txmargin_m),
             .XPIPE_PIPE_CH1_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch1_txpostcursor_m),
             .XPIPE_PIPE_CH1_TXPRECURSOR      (q1q2_xpipe_pipe_ch1_txprecursor_m),
             .XPIPE_PIPE_CH1_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch1_txstartblock_m),
             .XPIPE_PIPE_CH1_TXSWING          (q1q2_xpipe_pipe_ch1_txswing_m),
             .XPIPE_PIPE_CH1_TXSYNCHEADER     (q1q2_xpipe_pipe_ch1_txsyncheader_m),

             .XPIPE_PIPE_CH1_POWERDOWN_M      (q2q3_xpipe_pipe_ch1_powerdown_m),
             .XPIPE_PIPE_CH1_RXPOLARITY_M     (q2q3_xpipe_pipe_ch1_rxpolarity_m),
             .XPIPE_PIPE_CH1_RXTERMINATION_M  (q2q3_xpipe_pipe_ch1_rxtermination_m),
             .XPIPE_PIPE_CH1_TXCHARISK_M      (q2q3_xpipe_pipe_ch1_txcharisk_m),
             .XPIPE_PIPE_CH1_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch1_txcompliance_m),
             .XPIPE_PIPE_CH1_TXDATAVALID_M    (q2q3_xpipe_pipe_ch1_txdatavalid_m),
             .XPIPE_PIPE_CH1_TXDATA_M         (q2q3_xpipe_pipe_ch1_txdata_m),
             .XPIPE_PIPE_CH1_TXDEEMPH_M       (q2q3_xpipe_pipe_ch1_txdeemph_m),
             .XPIPE_PIPE_CH1_TXELECIDLE_M     (q2q3_xpipe_pipe_ch1_txelecidle_m),
             .XPIPE_PIPE_CH1_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch1_txmaincursor_m),
             .XPIPE_PIPE_CH1_TXMARGIN_M       (q2q3_xpipe_pipe_ch1_txmargin_m),
             .XPIPE_PIPE_CH1_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch1_txpostcursor_m),
             .XPIPE_PIPE_CH1_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch1_txprecursor_m),
             .XPIPE_PIPE_CH1_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch1_txstartblock_m),
             .XPIPE_PIPE_CH1_TXSWING_M        (q2q3_xpipe_pipe_ch1_txswing_m),
             .XPIPE_PIPE_CH1_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch1_txsyncheader_m),
             .XPIPE_PIPE_CH1_PHYSTATUS_M      (q2q3_xpipe_pipe_ch1_phystatus_m),             
             .XPIPE_PIPE_CH1_RXCHARISK_M      (q2q3_xpipe_pipe_ch1_rxcharisk_m),
             .XPIPE_PIPE_CH1_RXDATAVALID_M    (q2q3_xpipe_pipe_ch1_rxdatavalid_m),
             .XPIPE_PIPE_CH1_RXDATA_M         (q2q3_xpipe_pipe_ch1_rxdata_m),
             .XPIPE_PIPE_CH1_RXELECIDLE_M     (q2q3_xpipe_pipe_ch1_rxelecidle_m),             
             .XPIPE_PIPE_CH1_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch1_rxstartblock_m),
             .XPIPE_PIPE_CH1_RXSTATUS_M       (q2q3_xpipe_pipe_ch1_rxstatus_m),
             .XPIPE_PIPE_CH1_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch1_rxsyncheader_m),
             .XPIPE_PIPE_CH1_RXVALID_M        (q2q3_xpipe_pipe_ch1_rxvalid_m),
             .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch1_txdetectrxloopback_m),


             .XPIPE_PIPE_CH2_PHYSTATUS        (q1q2_xpipe_pipe_ch2_phystatus_m),
             .XPIPE_PIPE_CH2_RXCHARISK        (q1q2_xpipe_pipe_ch2_rxcharisk_m),
             .XPIPE_PIPE_CH2_RXDATA           (q1q2_xpipe_pipe_ch2_rxdata_m), //ifcpmxpipechannel2xpiperxdata
             .XPIPE_PIPE_CH2_RXDATAVALID      (q1q2_xpipe_pipe_ch2_rxdatavalid_m),
             .XPIPE_PIPE_CH2_RXELECIDLE       (q1q2_xpipe_pipe_ch2_rxelecidle_m),
             .XPIPE_PIPE_CH2_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch2_rxstartblock_m),
             .XPIPE_PIPE_CH2_RXSTATUS         (q1q2_xpipe_pipe_ch2_rxstatus_m),
             .XPIPE_PIPE_CH2_RXSYNCHEADER     (q1q2_xpipe_pipe_ch2_rxsyncheader_m),
             .XPIPE_PIPE_CH2_RXVALID          (q1q2_xpipe_pipe_ch2_rxvalid_m),
             .XPIPE_PIPE_CH2_POWERDOWN        (q1q2_xpipe_pipe_ch2_powerdown_m),
             .XPIPE_PIPE_CH2_RXPOLARITY       (q1q2_xpipe_pipe_ch2_rxpolarity_m),
             .XPIPE_PIPE_CH2_RXTERMINATION    (q1q2_xpipe_pipe_ch2_rxtermination_m),
             .XPIPE_PIPE_CH2_TXCHARISK        (q1q2_xpipe_pipe_ch2_txcharisk_m),
             .XPIPE_PIPE_CH2_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch2_txcompliance_m),
             .XPIPE_PIPE_CH2_TXDATA           (q1q2_xpipe_pipe_ch2_txdata_m),
             .XPIPE_PIPE_CH2_TXDATAVALID      (q1q2_xpipe_pipe_ch2_txdatavalid_m),
             .XPIPE_PIPE_CH2_TXDEEMPH         (q1q2_xpipe_pipe_ch2_txdeemph_m),
             .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch2_txdetectrxloopback_m),
             .XPIPE_PIPE_CH2_TXELECIDLE       (q1q2_xpipe_pipe_ch2_txelecidle_m),
             .XPIPE_PIPE_CH2_TXMAINCURSOR     (q1q2_xpipe_pipe_ch2_txmaincursor_m),
             .XPIPE_PIPE_CH2_TXMARGIN         (q1q2_xpipe_pipe_ch2_txmargin_m),
             .XPIPE_PIPE_CH2_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch2_txpostcursor_m),
             .XPIPE_PIPE_CH2_TXPRECURSOR      (q1q2_xpipe_pipe_ch2_txprecursor_m),
             .XPIPE_PIPE_CH2_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch2_txstartblock_m),
             .XPIPE_PIPE_CH2_TXSWING          (q1q2_xpipe_pipe_ch2_txswing_m),
             .XPIPE_PIPE_CH2_TXSYNCHEADER     (q1q2_xpipe_pipe_ch2_txsyncheader_m),

             .XPIPE_PIPE_CH2_POWERDOWN_M      (q2q3_xpipe_pipe_ch2_powerdown_m),
             .XPIPE_PIPE_CH2_RXPOLARITY_M     (q2q3_xpipe_pipe_ch2_rxpolarity_m),
             .XPIPE_PIPE_CH2_RXTERMINATION_M  (q2q3_xpipe_pipe_ch2_rxtermination_m),
             .XPIPE_PIPE_CH2_TXCHARISK_M      (q2q3_xpipe_pipe_ch2_txcharisk_m),
             .XPIPE_PIPE_CH2_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch2_txcompliance_m),
             .XPIPE_PIPE_CH2_TXDATAVALID_M    (q2q3_xpipe_pipe_ch2_txdatavalid_m),
             .XPIPE_PIPE_CH2_TXDATA_M         (q2q3_xpipe_pipe_ch2_txdata_m),
             .XPIPE_PIPE_CH2_TXDEEMPH_M       (q2q3_xpipe_pipe_ch2_txdeemph_m),
             .XPIPE_PIPE_CH2_TXELECIDLE_M     (q2q3_xpipe_pipe_ch2_txelecidle_m),
             .XPIPE_PIPE_CH2_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch2_txmaincursor_m),
             .XPIPE_PIPE_CH2_TXMARGIN_M       (q2q3_xpipe_pipe_ch2_txmargin_m),
             .XPIPE_PIPE_CH2_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch2_txpostcursor_m),
             .XPIPE_PIPE_CH2_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch2_txprecursor_m),
             .XPIPE_PIPE_CH2_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch2_txstartblock_m),
             .XPIPE_PIPE_CH2_TXSWING_M        (q2q3_xpipe_pipe_ch2_txswing_m),
             .XPIPE_PIPE_CH2_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch2_txsyncheader_m),
             .XPIPE_PIPE_CH2_PHYSTATUS_M      (q2q3_xpipe_pipe_ch2_phystatus_m),             
             .XPIPE_PIPE_CH2_RXCHARISK_M      (q2q3_xpipe_pipe_ch2_rxcharisk_m),
             .XPIPE_PIPE_CH2_RXDATAVALID_M    (q2q3_xpipe_pipe_ch2_rxdatavalid_m),
             .XPIPE_PIPE_CH2_RXDATA_M         (q2q3_xpipe_pipe_ch2_rxdata_m),
             .XPIPE_PIPE_CH2_RXELECIDLE_M     (q2q3_xpipe_pipe_ch2_rxelecidle_m),             
             .XPIPE_PIPE_CH2_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch2_rxstartblock_m),
             .XPIPE_PIPE_CH2_RXSTATUS_M       (q2q3_xpipe_pipe_ch2_rxstatus_m),
             .XPIPE_PIPE_CH2_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch2_rxsyncheader_m),
             .XPIPE_PIPE_CH2_RXVALID_M        (q2q3_xpipe_pipe_ch2_rxvalid_m),
             .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch2_txdetectrxloopback_m),

             .XPIPE_PIPE_CH3_PHYSTATUS        (q1q2_xpipe_pipe_ch3_phystatus_m),
             .XPIPE_PIPE_CH3_RXCHARISK        (q1q2_xpipe_pipe_ch3_rxcharisk_m),
             .XPIPE_PIPE_CH3_RXDATA           (q1q2_xpipe_pipe_ch3_rxdata_m), //ifcpmxpipechannel3xpiperxdata
             .XPIPE_PIPE_CH3_RXDATAVALID      (q1q2_xpipe_pipe_ch3_rxdatavalid_m),
             .XPIPE_PIPE_CH3_RXELECIDLE       (q1q2_xpipe_pipe_ch3_rxelecidle_m),
             .XPIPE_PIPE_CH3_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch3_rxstartblock_m),
             .XPIPE_PIPE_CH3_RXSTATUS         (q1q2_xpipe_pipe_ch3_rxstatus_m),
             .XPIPE_PIPE_CH3_RXSYNCHEADER     (q1q2_xpipe_pipe_ch3_rxsyncheader_m),
             .XPIPE_PIPE_CH3_RXVALID          (q1q2_xpipe_pipe_ch3_rxvalid_m),
             .XPIPE_PIPE_CH3_POWERDOWN        (q1q2_xpipe_pipe_ch3_powerdown_m),
             .XPIPE_PIPE_CH3_RXPOLARITY       (q1q2_xpipe_pipe_ch3_rxpolarity_m),
             .XPIPE_PIPE_CH3_RXTERMINATION    (q1q2_xpipe_pipe_ch3_rxtermination_m),
             .XPIPE_PIPE_CH3_TXCHARISK        (q1q2_xpipe_pipe_ch3_txcharisk_m),
             .XPIPE_PIPE_CH3_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch3_txcompliance_m),
             .XPIPE_PIPE_CH3_TXDATA           (q1q2_xpipe_pipe_ch3_txdata_m),
             .XPIPE_PIPE_CH3_TXDATAVALID      (q1q2_xpipe_pipe_ch3_txdatavalid_m),
             .XPIPE_PIPE_CH3_TXDEEMPH         (q1q2_xpipe_pipe_ch3_txdeemph_m),
             .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch3_txdetectrxloopback_m),
             .XPIPE_PIPE_CH3_TXELECIDLE       (q1q2_xpipe_pipe_ch3_txelecidle_m),
             .XPIPE_PIPE_CH3_TXMAINCURSOR     (q1q2_xpipe_pipe_ch3_txmaincursor_m),
             .XPIPE_PIPE_CH3_TXMARGIN         (q1q2_xpipe_pipe_ch3_txmargin_m),
             .XPIPE_PIPE_CH3_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch3_txpostcursor_m),
             .XPIPE_PIPE_CH3_TXPRECURSOR      (q1q2_xpipe_pipe_ch3_txprecursor_m),
             .XPIPE_PIPE_CH3_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch3_txstartblock_m),
             .XPIPE_PIPE_CH3_TXSWING          (q1q2_xpipe_pipe_ch3_txswing_m),
             .XPIPE_PIPE_CH3_TXSYNCHEADER     (q1q2_xpipe_pipe_ch3_txsyncheader_m),

             .XPIPE_PIPE_CH3_POWERDOWN_M      (q2q3_xpipe_pipe_ch3_powerdown_m),
             .XPIPE_PIPE_CH3_RXPOLARITY_M     (q2q3_xpipe_pipe_ch3_rxpolarity_m),
             .XPIPE_PIPE_CH3_RXTERMINATION_M  (q2q3_xpipe_pipe_ch3_rxtermination_m),
             .XPIPE_PIPE_CH3_TXCHARISK_M      (q2q3_xpipe_pipe_ch3_txcharisk_m),
             .XPIPE_PIPE_CH3_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch3_txcompliance_m),
             .XPIPE_PIPE_CH3_TXDATAVALID_M    (q2q3_xpipe_pipe_ch3_txdatavalid_m),
             .XPIPE_PIPE_CH3_TXDATA_M         (q2q3_xpipe_pipe_ch3_txdata_m),
             .XPIPE_PIPE_CH3_TXDEEMPH_M       (q2q3_xpipe_pipe_ch3_txdeemph_m),
             .XPIPE_PIPE_CH3_TXELECIDLE_M     (q2q3_xpipe_pipe_ch3_txelecidle_m),
             .XPIPE_PIPE_CH3_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch3_txmaincursor_m),
             .XPIPE_PIPE_CH3_TXMARGIN_M       (q2q3_xpipe_pipe_ch3_txmargin_m),
             .XPIPE_PIPE_CH3_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch3_txpostcursor_m),
             .XPIPE_PIPE_CH3_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch3_txprecursor_m),
             .XPIPE_PIPE_CH3_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch3_txstartblock_m),
             .XPIPE_PIPE_CH3_TXSWING_M        (q2q3_xpipe_pipe_ch3_txswing_m),
             .XPIPE_PIPE_CH3_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch3_txsyncheader_m),
             .XPIPE_PIPE_CH3_PHYSTATUS_M      (q2q3_xpipe_pipe_ch3_phystatus_m),             
             .XPIPE_PIPE_CH3_RXCHARISK_M      (q2q3_xpipe_pipe_ch3_rxcharisk_m),
             .XPIPE_PIPE_CH3_RXDATAVALID_M    (q2q3_xpipe_pipe_ch3_rxdatavalid_m),
             .XPIPE_PIPE_CH3_RXDATA_M         (q2q3_xpipe_pipe_ch3_rxdata_m),
             .XPIPE_PIPE_CH3_RXELECIDLE_M     (q2q3_xpipe_pipe_ch3_rxelecidle_m),             
             .XPIPE_PIPE_CH3_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch3_rxstartblock_m),
             .XPIPE_PIPE_CH3_RXSTATUS_M       (q2q3_xpipe_pipe_ch3_rxstatus_m),
             .XPIPE_PIPE_CH3_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch3_rxsyncheader_m),
             .XPIPE_PIPE_CH3_RXVALID_M        (q2q3_xpipe_pipe_ch3_rxvalid_m),
             .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch3_txdetectrxloopback_m),

             .XPIPE_PIPE_CH4_PHYSTATUS        (q1q2_xpipe_pipe_ch4_phystatus_m),
             .XPIPE_PIPE_CH4_RXCHARISK        (q1q2_xpipe_pipe_ch4_rxcharisk_m),
             .XPIPE_PIPE_CH4_RXDATA           (q1q2_xpipe_pipe_ch4_rxdata_m), //ifcpmxpipechannel4xpiperxdata
             .XPIPE_PIPE_CH4_RXDATAVALID      (q1q2_xpipe_pipe_ch4_rxdatavalid_m),
             .XPIPE_PIPE_CH4_RXELECIDLE       (q1q2_xpipe_pipe_ch4_rxelecidle_m),
             .XPIPE_PIPE_CH4_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch4_rxstartblock_m),
             .XPIPE_PIPE_CH4_RXSTATUS         (q1q2_xpipe_pipe_ch4_rxstatus_m),
             .XPIPE_PIPE_CH4_RXSYNCHEADER     (q1q2_xpipe_pipe_ch4_rxsyncheader_m),
             .XPIPE_PIPE_CH4_RXVALID          (q1q2_xpipe_pipe_ch4_rxvalid_m),
             .XPIPE_PIPE_CH4_POWERDOWN        (q1q2_xpipe_pipe_ch4_powerdown_m),
             .XPIPE_PIPE_CH4_RXPOLARITY       (q1q2_xpipe_pipe_ch4_rxpolarity_m),
             .XPIPE_PIPE_CH4_RXTERMINATION    (q1q2_xpipe_pipe_ch4_rxtermination_m),
             .XPIPE_PIPE_CH4_TXCHARISK        (q1q2_xpipe_pipe_ch4_txcharisk_m),
             .XPIPE_PIPE_CH4_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch4_txcompliance_m),
             .XPIPE_PIPE_CH4_TXDATA           (q1q2_xpipe_pipe_ch4_txdata_m),
             .XPIPE_PIPE_CH4_TXDATAVALID      (q1q2_xpipe_pipe_ch4_txdatavalid_m),
             .XPIPE_PIPE_CH4_TXDEEMPH         (q1q2_xpipe_pipe_ch4_txdeemph_m),
             .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch4_txdetectrxloopback_m),
             .XPIPE_PIPE_CH4_TXELECIDLE       (q1q2_xpipe_pipe_ch4_txelecidle_m),
             .XPIPE_PIPE_CH4_TXMAINCURSOR     (q1q2_xpipe_pipe_ch4_txmaincursor_m),
             .XPIPE_PIPE_CH4_TXMARGIN         (q1q2_xpipe_pipe_ch4_txmargin_m),
             .XPIPE_PIPE_CH4_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch4_txpostcursor_m),
             .XPIPE_PIPE_CH4_TXPRECURSOR      (q1q2_xpipe_pipe_ch4_txprecursor_m),
             .XPIPE_PIPE_CH4_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch4_txstartblock_m),
             .XPIPE_PIPE_CH4_TXSWING          (q1q2_xpipe_pipe_ch4_txswing_m),
             .XPIPE_PIPE_CH4_TXSYNCHEADER     (q1q2_xpipe_pipe_ch4_txsyncheader_m),

             .XPIPE_PIPE_CH4_POWERDOWN_M      (q2q3_xpipe_pipe_ch4_powerdown_m),
             .XPIPE_PIPE_CH4_RXPOLARITY_M     (q2q3_xpipe_pipe_ch4_rxpolarity_m),
             .XPIPE_PIPE_CH4_RXTERMINATION_M  (q2q3_xpipe_pipe_ch4_rxtermination_m),
             .XPIPE_PIPE_CH4_TXCHARISK_M      (q2q3_xpipe_pipe_ch4_txcharisk_m),
             .XPIPE_PIPE_CH4_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch4_txcompliance_m),
             .XPIPE_PIPE_CH4_TXDATAVALID_M    (q2q3_xpipe_pipe_ch4_txdatavalid_m),
             .XPIPE_PIPE_CH4_TXDATA_M         (q2q3_xpipe_pipe_ch4_txdata_m),
             .XPIPE_PIPE_CH4_TXDEEMPH_M       (q2q3_xpipe_pipe_ch4_txdeemph_m),
             .XPIPE_PIPE_CH4_TXELECIDLE_M     (q2q3_xpipe_pipe_ch4_txelecidle_m),
             .XPIPE_PIPE_CH4_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch4_txmaincursor_m),
             .XPIPE_PIPE_CH4_TXMARGIN_M       (q2q3_xpipe_pipe_ch4_txmargin_m),
             .XPIPE_PIPE_CH4_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch4_txpostcursor_m),
             .XPIPE_PIPE_CH4_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch4_txprecursor_m),
             .XPIPE_PIPE_CH4_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch4_txstartblock_m),
             .XPIPE_PIPE_CH4_TXSWING_M        (q2q3_xpipe_pipe_ch4_txswing_m),
             .XPIPE_PIPE_CH4_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch4_txsyncheader_m),
             .XPIPE_PIPE_CH4_PHYSTATUS_M      (q2q3_xpipe_pipe_ch4_phystatus_m),             
             .XPIPE_PIPE_CH4_RXCHARISK_M      (q2q3_xpipe_pipe_ch4_rxcharisk_m),
             .XPIPE_PIPE_CH4_RXDATAVALID_M    (q2q3_xpipe_pipe_ch4_rxdatavalid_m),
             .XPIPE_PIPE_CH4_RXDATA_M         (q2q3_xpipe_pipe_ch4_rxdata_m),
             .XPIPE_PIPE_CH4_RXELECIDLE_M     (q2q3_xpipe_pipe_ch4_rxelecidle_m),             
             .XPIPE_PIPE_CH4_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch4_rxstartblock_m),
             .XPIPE_PIPE_CH4_RXSTATUS_M       (q2q3_xpipe_pipe_ch4_rxstatus_m),
             .XPIPE_PIPE_CH4_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch4_rxsyncheader_m),
             .XPIPE_PIPE_CH4_RXVALID_M        (q2q3_xpipe_pipe_ch4_rxvalid_m),
             .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch4_txdetectrxloopback_m),

             .XPIPE_PIPE_CH5_PHYSTATUS        (q1q2_xpipe_pipe_ch5_phystatus_m),
             .XPIPE_PIPE_CH5_RXCHARISK        (q1q2_xpipe_pipe_ch5_rxcharisk_m),
             .XPIPE_PIPE_CH5_RXDATA           (q1q2_xpipe_pipe_ch5_rxdata_m), //ifcpmxpipechannel5xpiperxdata
             .XPIPE_PIPE_CH5_RXDATAVALID      (q1q2_xpipe_pipe_ch5_rxdatavalid_m),
             .XPIPE_PIPE_CH5_RXELECIDLE       (q1q2_xpipe_pipe_ch5_rxelecidle_m),
             .XPIPE_PIPE_CH5_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch5_rxstartblock_m),
             .XPIPE_PIPE_CH5_RXSTATUS         (q1q2_xpipe_pipe_ch5_rxstatus_m),
             .XPIPE_PIPE_CH5_RXSYNCHEADER     (q1q2_xpipe_pipe_ch5_rxsyncheader_m),
             .XPIPE_PIPE_CH5_RXVALID          (q1q2_xpipe_pipe_ch5_rxvalid_m),
             .XPIPE_PIPE_CH5_POWERDOWN        (q1q2_xpipe_pipe_ch5_powerdown_m),
             .XPIPE_PIPE_CH5_RXPOLARITY       (q1q2_xpipe_pipe_ch5_rxpolarity_m),
             .XPIPE_PIPE_CH5_RXTERMINATION    (q1q2_xpipe_pipe_ch5_rxtermination_m),
             .XPIPE_PIPE_CH5_TXCHARISK        (q1q2_xpipe_pipe_ch5_txcharisk_m),
             .XPIPE_PIPE_CH5_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch5_txcompliance_m),
             .XPIPE_PIPE_CH5_TXDATA           (q1q2_xpipe_pipe_ch5_txdata_m),
             .XPIPE_PIPE_CH5_TXDATAVALID      (q1q2_xpipe_pipe_ch5_txdatavalid_m),
             .XPIPE_PIPE_CH5_TXDEEMPH         (q1q2_xpipe_pipe_ch5_txdeemph_m),
             .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch5_txdetectrxloopback_m),
             .XPIPE_PIPE_CH5_TXELECIDLE       (q1q2_xpipe_pipe_ch5_txelecidle_m),
             .XPIPE_PIPE_CH5_TXMAINCURSOR     (q1q2_xpipe_pipe_ch5_txmaincursor_m),
             .XPIPE_PIPE_CH5_TXMARGIN         (q1q2_xpipe_pipe_ch5_txmargin_m),
             .XPIPE_PIPE_CH5_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch5_txpostcursor_m),
             .XPIPE_PIPE_CH5_TXPRECURSOR      (q1q2_xpipe_pipe_ch5_txprecursor_m),
             .XPIPE_PIPE_CH5_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch5_txstartblock_m),
             .XPIPE_PIPE_CH5_TXSWING          (q1q2_xpipe_pipe_ch5_txswing_m),
             .XPIPE_PIPE_CH5_TXSYNCHEADER     (q1q2_xpipe_pipe_ch5_txsyncheader_m),

             .XPIPE_PIPE_CH5_POWERDOWN_M      (q2q3_xpipe_pipe_ch5_powerdown_m),
             .XPIPE_PIPE_CH5_RXPOLARITY_M     (q2q3_xpipe_pipe_ch5_rxpolarity_m),
             .XPIPE_PIPE_CH5_RXTERMINATION_M  (q2q3_xpipe_pipe_ch5_rxtermination_m),
             .XPIPE_PIPE_CH5_TXCHARISK_M      (q2q3_xpipe_pipe_ch5_txcharisk_m),
             .XPIPE_PIPE_CH5_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch5_txcompliance_m),
             .XPIPE_PIPE_CH5_TXDATAVALID_M    (q2q3_xpipe_pipe_ch5_txdatavalid_m),
             .XPIPE_PIPE_CH5_TXDATA_M         (q2q3_xpipe_pipe_ch5_txdata_m),
             .XPIPE_PIPE_CH5_TXDEEMPH_M       (q2q3_xpipe_pipe_ch5_txdeemph_m),
             .XPIPE_PIPE_CH5_TXELECIDLE_M     (q2q3_xpipe_pipe_ch5_txelecidle_m),
             .XPIPE_PIPE_CH5_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch5_txmaincursor_m),
             .XPIPE_PIPE_CH5_TXMARGIN_M       (q2q3_xpipe_pipe_ch5_txmargin_m),
             .XPIPE_PIPE_CH5_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch5_txpostcursor_m),
             .XPIPE_PIPE_CH5_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch5_txprecursor_m),
             .XPIPE_PIPE_CH5_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch5_txstartblock_m),
             .XPIPE_PIPE_CH5_TXSWING_M        (q2q3_xpipe_pipe_ch5_txswing_m),
             .XPIPE_PIPE_CH5_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch5_txsyncheader_m),
             .XPIPE_PIPE_CH5_PHYSTATUS_M      (q2q3_xpipe_pipe_ch5_phystatus_m),             
             .XPIPE_PIPE_CH5_RXCHARISK_M      (q2q3_xpipe_pipe_ch5_rxcharisk_m),
             .XPIPE_PIPE_CH5_RXDATAVALID_M    (q2q3_xpipe_pipe_ch5_rxdatavalid_m),
             .XPIPE_PIPE_CH5_RXDATA_M         (q2q3_xpipe_pipe_ch5_rxdata_m),
             .XPIPE_PIPE_CH5_RXELECIDLE_M     (q2q3_xpipe_pipe_ch5_rxelecidle_m),             
             .XPIPE_PIPE_CH5_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch5_rxstartblock_m),
             .XPIPE_PIPE_CH5_RXSTATUS_M       (q2q3_xpipe_pipe_ch5_rxstatus_m),
             .XPIPE_PIPE_CH5_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch5_rxsyncheader_m),
             .XPIPE_PIPE_CH5_RXVALID_M        (q2q3_xpipe_pipe_ch5_rxvalid_m),
             .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch5_txdetectrxloopback_m),

             .XPIPE_PIPE_CH6_PHYSTATUS        (q1q2_xpipe_pipe_ch6_phystatus_m),
             .XPIPE_PIPE_CH6_RXCHARISK        (q1q2_xpipe_pipe_ch6_rxcharisk_m),
             .XPIPE_PIPE_CH6_RXDATA           (q1q2_xpipe_pipe_ch6_rxdata_m), //ifcpmxpipechannel6xpiperxdata
             .XPIPE_PIPE_CH6_RXDATAVALID      (q1q2_xpipe_pipe_ch6_rxdatavalid_m),
             .XPIPE_PIPE_CH6_RXELECIDLE       (q1q2_xpipe_pipe_ch6_rxelecidle_m),
             .XPIPE_PIPE_CH6_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch6_rxstartblock_m),
             .XPIPE_PIPE_CH6_RXSTATUS         (q1q2_xpipe_pipe_ch6_rxstatus_m),
             .XPIPE_PIPE_CH6_RXSYNCHEADER     (q1q2_xpipe_pipe_ch6_rxsyncheader_m),
             .XPIPE_PIPE_CH6_RXVALID          (q1q2_xpipe_pipe_ch6_rxvalid_m),
             .XPIPE_PIPE_CH6_POWERDOWN        (q1q2_xpipe_pipe_ch6_powerdown_m),
             .XPIPE_PIPE_CH6_RXPOLARITY       (q1q2_xpipe_pipe_ch6_rxpolarity_m),
             .XPIPE_PIPE_CH6_RXTERMINATION    (q1q2_xpipe_pipe_ch6_rxtermination_m),
             .XPIPE_PIPE_CH6_TXCHARISK        (q1q2_xpipe_pipe_ch6_txcharisk_m),
             .XPIPE_PIPE_CH6_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch6_txcompliance_m),
             .XPIPE_PIPE_CH6_TXDATA           (q1q2_xpipe_pipe_ch6_txdata_m),
             .XPIPE_PIPE_CH6_TXDATAVALID      (q1q2_xpipe_pipe_ch6_txdatavalid_m),
             .XPIPE_PIPE_CH6_TXDEEMPH         (q1q2_xpipe_pipe_ch6_txdeemph_m),
             .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch6_txdetectrxloopback_m),
             .XPIPE_PIPE_CH6_TXELECIDLE       (q1q2_xpipe_pipe_ch6_txelecidle_m),
             .XPIPE_PIPE_CH6_TXMAINCURSOR     (q1q2_xpipe_pipe_ch6_txmaincursor_m),
             .XPIPE_PIPE_CH6_TXMARGIN         (q1q2_xpipe_pipe_ch6_txmargin_m),
             .XPIPE_PIPE_CH6_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch6_txpostcursor_m),
             .XPIPE_PIPE_CH6_TXPRECURSOR      (q1q2_xpipe_pipe_ch6_txprecursor_m),
             .XPIPE_PIPE_CH6_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch6_txstartblock_m),
             .XPIPE_PIPE_CH6_TXSWING          (q1q2_xpipe_pipe_ch6_txswing_m),
             .XPIPE_PIPE_CH6_TXSYNCHEADER     (q1q2_xpipe_pipe_ch6_txsyncheader_m),

             .XPIPE_PIPE_CH6_POWERDOWN_M      (q2q3_xpipe_pipe_ch6_powerdown_m),
             .XPIPE_PIPE_CH6_RXPOLARITY_M     (q2q3_xpipe_pipe_ch6_rxpolarity_m),
             .XPIPE_PIPE_CH6_RXTERMINATION_M  (q2q3_xpipe_pipe_ch6_rxtermination_m),
             .XPIPE_PIPE_CH6_TXCHARISK_M      (q2q3_xpipe_pipe_ch6_txcharisk_m),
             .XPIPE_PIPE_CH6_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch6_txcompliance_m),
             .XPIPE_PIPE_CH6_TXDATAVALID_M    (q2q3_xpipe_pipe_ch6_txdatavalid_m),
             .XPIPE_PIPE_CH6_TXDATA_M         (q2q3_xpipe_pipe_ch6_txdata_m),
             .XPIPE_PIPE_CH6_TXDEEMPH_M       (q2q3_xpipe_pipe_ch6_txdeemph_m),
             .XPIPE_PIPE_CH6_TXELECIDLE_M     (q2q3_xpipe_pipe_ch6_txelecidle_m),
             .XPIPE_PIPE_CH6_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch6_txmaincursor_m),
             .XPIPE_PIPE_CH6_TXMARGIN_M       (q2q3_xpipe_pipe_ch6_txmargin_m),
             .XPIPE_PIPE_CH6_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch6_txpostcursor_m),
             .XPIPE_PIPE_CH6_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch6_txprecursor_m),
             .XPIPE_PIPE_CH6_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch6_txstartblock_m),
             .XPIPE_PIPE_CH6_TXSWING_M        (q2q3_xpipe_pipe_ch6_txswing_m),
             .XPIPE_PIPE_CH6_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch6_txsyncheader_m),
             .XPIPE_PIPE_CH6_PHYSTATUS_M      (q2q3_xpipe_pipe_ch6_phystatus_m),             
             .XPIPE_PIPE_CH6_RXCHARISK_M      (q2q3_xpipe_pipe_ch6_rxcharisk_m),
             .XPIPE_PIPE_CH6_RXDATAVALID_M    (q2q3_xpipe_pipe_ch6_rxdatavalid_m),
             .XPIPE_PIPE_CH6_RXDATA_M         (q2q3_xpipe_pipe_ch6_rxdata_m),
             .XPIPE_PIPE_CH6_RXELECIDLE_M     (q2q3_xpipe_pipe_ch6_rxelecidle_m),             
             .XPIPE_PIPE_CH6_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch6_rxstartblock_m),
             .XPIPE_PIPE_CH6_RXSTATUS_M       (q2q3_xpipe_pipe_ch6_rxstatus_m),
             .XPIPE_PIPE_CH6_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch6_rxsyncheader_m),
             .XPIPE_PIPE_CH6_RXVALID_M        (q2q3_xpipe_pipe_ch6_rxvalid_m),
             .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch6_txdetectrxloopback_m),

             .XPIPE_PIPE_CH7_PHYSTATUS        (q1q2_xpipe_pipe_ch7_phystatus_m),
             .XPIPE_PIPE_CH7_RXCHARISK        (q1q2_xpipe_pipe_ch7_rxcharisk_m),
             .XPIPE_PIPE_CH7_RXDATA           (q1q2_xpipe_pipe_ch7_rxdata_m), //ifcpmxpipechannel7xpiperxdata
             .XPIPE_PIPE_CH7_RXDATAVALID      (q1q2_xpipe_pipe_ch7_rxdatavalid_m),
             .XPIPE_PIPE_CH7_RXELECIDLE       (q1q2_xpipe_pipe_ch7_rxelecidle_m),
             .XPIPE_PIPE_CH7_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch7_rxstartblock_m),
             .XPIPE_PIPE_CH7_RXSTATUS         (q1q2_xpipe_pipe_ch7_rxstatus_m),
             .XPIPE_PIPE_CH7_RXSYNCHEADER     (q1q2_xpipe_pipe_ch7_rxsyncheader_m),
             .XPIPE_PIPE_CH7_RXVALID          (q1q2_xpipe_pipe_ch7_rxvalid_m),
             .XPIPE_PIPE_CH7_POWERDOWN        (q1q2_xpipe_pipe_ch7_powerdown_m),
             .XPIPE_PIPE_CH7_RXPOLARITY       (q1q2_xpipe_pipe_ch7_rxpolarity_m),
             .XPIPE_PIPE_CH7_RXTERMINATION    (q1q2_xpipe_pipe_ch7_rxtermination_m),
             .XPIPE_PIPE_CH7_TXCHARISK        (q1q2_xpipe_pipe_ch7_txcharisk_m),
             .XPIPE_PIPE_CH7_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch7_txcompliance_m),
             .XPIPE_PIPE_CH7_TXDATA           (q1q2_xpipe_pipe_ch7_txdata_m),
             .XPIPE_PIPE_CH7_TXDATAVALID      (q1q2_xpipe_pipe_ch7_txdatavalid_m),
             .XPIPE_PIPE_CH7_TXDEEMPH         (q1q2_xpipe_pipe_ch7_txdeemph_m),
             .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch7_txdetectrxloopback_m),
             .XPIPE_PIPE_CH7_TXELECIDLE       (q1q2_xpipe_pipe_ch7_txelecidle_m),
             .XPIPE_PIPE_CH7_TXMAINCURSOR     (q1q2_xpipe_pipe_ch7_txmaincursor_m),
             .XPIPE_PIPE_CH7_TXMARGIN         (q1q2_xpipe_pipe_ch7_txmargin_m),
             .XPIPE_PIPE_CH7_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch7_txpostcursor_m),
             .XPIPE_PIPE_CH7_TXPRECURSOR      (q1q2_xpipe_pipe_ch7_txprecursor_m),
             .XPIPE_PIPE_CH7_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch7_txstartblock_m),
             .XPIPE_PIPE_CH7_TXSWING          (q1q2_xpipe_pipe_ch7_txswing_m),
             .XPIPE_PIPE_CH7_TXSYNCHEADER     (q1q2_xpipe_pipe_ch7_txsyncheader_m),

             .XPIPE_PIPE_CH7_POWERDOWN_M      (q2q3_xpipe_pipe_ch7_powerdown_m),
             .XPIPE_PIPE_CH7_RXPOLARITY_M     (q2q3_xpipe_pipe_ch7_rxpolarity_m),
             .XPIPE_PIPE_CH7_RXTERMINATION_M  (q2q3_xpipe_pipe_ch7_rxtermination_m),
             .XPIPE_PIPE_CH7_TXCHARISK_M      (q2q3_xpipe_pipe_ch7_txcharisk_m),
             .XPIPE_PIPE_CH7_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch7_txcompliance_m),
             .XPIPE_PIPE_CH7_TXDATAVALID_M    (q2q3_xpipe_pipe_ch7_txdatavalid_m),
             .XPIPE_PIPE_CH7_TXDATA_M         (q2q3_xpipe_pipe_ch7_txdata_m),
             .XPIPE_PIPE_CH7_TXDEEMPH_M       (q2q3_xpipe_pipe_ch7_txdeemph_m),
             .XPIPE_PIPE_CH7_TXELECIDLE_M     (q2q3_xpipe_pipe_ch7_txelecidle_m),
             .XPIPE_PIPE_CH7_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch7_txmaincursor_m),
             .XPIPE_PIPE_CH7_TXMARGIN_M       (q2q3_xpipe_pipe_ch7_txmargin_m),
             .XPIPE_PIPE_CH7_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch7_txpostcursor_m),
             .XPIPE_PIPE_CH7_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch7_txprecursor_m),
             .XPIPE_PIPE_CH7_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch7_txstartblock_m),
             .XPIPE_PIPE_CH7_TXSWING_M        (q2q3_xpipe_pipe_ch7_txswing_m),
             .XPIPE_PIPE_CH7_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch7_txsyncheader_m),
             .XPIPE_PIPE_CH7_PHYSTATUS_M      (q2q3_xpipe_pipe_ch7_phystatus_m),             
             .XPIPE_PIPE_CH7_RXCHARISK_M      (q2q3_xpipe_pipe_ch7_rxcharisk_m),
             .XPIPE_PIPE_CH7_RXDATAVALID_M    (q2q3_xpipe_pipe_ch7_rxdatavalid_m),
             .XPIPE_PIPE_CH7_RXDATA_M         (q2q3_xpipe_pipe_ch7_rxdata_m),
             .XPIPE_PIPE_CH7_RXELECIDLE_M     (q2q3_xpipe_pipe_ch7_rxelecidle_m),             
             .XPIPE_PIPE_CH7_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch7_rxstartblock_m),
             .XPIPE_PIPE_CH7_RXSTATUS_M       (q2q3_xpipe_pipe_ch7_rxstatus_m),
             .XPIPE_PIPE_CH7_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch7_rxsyncheader_m),
             .XPIPE_PIPE_CH7_RXVALID_M        (q2q3_xpipe_pipe_ch7_rxvalid_m),
             .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch7_txdetectrxloopback_m),

             .XPIPE_PIPE_CH8_PHYSTATUS        (q1q2_xpipe_pipe_ch8_phystatus_m),
             .XPIPE_PIPE_CH8_RXCHARISK        (q1q2_xpipe_pipe_ch8_rxcharisk_m),
             .XPIPE_PIPE_CH8_RXDATA           (q1q2_xpipe_pipe_ch8_rxdata_m), //ifcpmxpipechannel8xpiperxdata
             .XPIPE_PIPE_CH8_RXDATAVALID      (q1q2_xpipe_pipe_ch8_rxdatavalid_m),
             .XPIPE_PIPE_CH8_RXELECIDLE       (q1q2_xpipe_pipe_ch8_rxelecidle_m),
             .XPIPE_PIPE_CH8_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch8_rxstartblock_m),
             .XPIPE_PIPE_CH8_RXSTATUS         (q1q2_xpipe_pipe_ch8_rxstatus_m),
             .XPIPE_PIPE_CH8_RXSYNCHEADER     (q1q2_xpipe_pipe_ch8_rxsyncheader_m),
             .XPIPE_PIPE_CH8_RXVALID          (q1q2_xpipe_pipe_ch8_rxvalid_m),
             .XPIPE_PIPE_CH8_POWERDOWN        (q1q2_xpipe_pipe_ch8_powerdown_m),
             .XPIPE_PIPE_CH8_RXPOLARITY       (q1q2_xpipe_pipe_ch8_rxpolarity_m),
             .XPIPE_PIPE_CH8_RXTERMINATION    (q1q2_xpipe_pipe_ch8_rxtermination_m),
             .XPIPE_PIPE_CH8_TXCHARISK        (q1q2_xpipe_pipe_ch8_txcharisk_m),
             .XPIPE_PIPE_CH8_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch8_txcompliance_m),
             .XPIPE_PIPE_CH8_TXDATA           (q1q2_xpipe_pipe_ch8_txdata_m),
             .XPIPE_PIPE_CH8_TXDATAVALID      (q1q2_xpipe_pipe_ch8_txdatavalid_m),
             .XPIPE_PIPE_CH8_TXDEEMPH         (q1q2_xpipe_pipe_ch8_txdeemph_m),
             .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch8_txdetectrxloopback_m),
             .XPIPE_PIPE_CH8_TXELECIDLE       (q1q2_xpipe_pipe_ch8_txelecidle_m),
             .XPIPE_PIPE_CH8_TXMAINCURSOR     (q1q2_xpipe_pipe_ch8_txmaincursor_m),
             .XPIPE_PIPE_CH8_TXMARGIN         (q1q2_xpipe_pipe_ch8_txmargin_m),
             .XPIPE_PIPE_CH8_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch8_txpostcursor_m),
             .XPIPE_PIPE_CH8_TXPRECURSOR      (q1q2_xpipe_pipe_ch8_txprecursor_m),
             .XPIPE_PIPE_CH8_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch8_txstartblock_m),
             .XPIPE_PIPE_CH8_TXSWING          (q1q2_xpipe_pipe_ch8_txswing_m),
             .XPIPE_PIPE_CH8_TXSYNCHEADER     (q1q2_xpipe_pipe_ch8_txsyncheader_m),

             .XPIPE_PIPE_CH8_POWERDOWN_M      (q2q3_xpipe_pipe_ch8_powerdown_m),
             .XPIPE_PIPE_CH8_RXPOLARITY_M     (q2q3_xpipe_pipe_ch8_rxpolarity_m),
             .XPIPE_PIPE_CH8_RXTERMINATION_M  (q2q3_xpipe_pipe_ch8_rxtermination_m),
             .XPIPE_PIPE_CH8_TXCHARISK_M      (q2q3_xpipe_pipe_ch8_txcharisk_m),
             .XPIPE_PIPE_CH8_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch8_txcompliance_m),
             .XPIPE_PIPE_CH8_TXDATAVALID_M    (q2q3_xpipe_pipe_ch8_txdatavalid_m),
             .XPIPE_PIPE_CH8_TXDATA_M         (q2q3_xpipe_pipe_ch8_txdata_m),
             .XPIPE_PIPE_CH8_TXDEEMPH_M       (q2q3_xpipe_pipe_ch8_txdeemph_m),
             .XPIPE_PIPE_CH8_TXELECIDLE_M     (q2q3_xpipe_pipe_ch8_txelecidle_m),
             .XPIPE_PIPE_CH8_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch8_txmaincursor_m),
             .XPIPE_PIPE_CH8_TXMARGIN_M       (q2q3_xpipe_pipe_ch8_txmargin_m),
             .XPIPE_PIPE_CH8_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch8_txpostcursor_m),
             .XPIPE_PIPE_CH8_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch8_txprecursor_m),
             .XPIPE_PIPE_CH8_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch8_txstartblock_m),
             .XPIPE_PIPE_CH8_TXSWING_M        (q2q3_xpipe_pipe_ch8_txswing_m),
             .XPIPE_PIPE_CH8_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch8_txsyncheader_m),
             .XPIPE_PIPE_CH8_PHYSTATUS_M      (q2q3_xpipe_pipe_ch8_phystatus_m),             
             .XPIPE_PIPE_CH8_RXCHARISK_M      (q2q3_xpipe_pipe_ch8_rxcharisk_m),
             .XPIPE_PIPE_CH8_RXDATAVALID_M    (q2q3_xpipe_pipe_ch8_rxdatavalid_m),
             .XPIPE_PIPE_CH8_RXDATA_M         (q2q3_xpipe_pipe_ch8_rxdata_m),
             .XPIPE_PIPE_CH8_RXELECIDLE_M     (q2q3_xpipe_pipe_ch8_rxelecidle_m),             
             .XPIPE_PIPE_CH8_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch8_rxstartblock_m),
             .XPIPE_PIPE_CH8_RXSTATUS_M       (q2q3_xpipe_pipe_ch8_rxstatus_m),
             .XPIPE_PIPE_CH8_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch8_rxsyncheader_m),
             .XPIPE_PIPE_CH8_RXVALID_M        (q2q3_xpipe_pipe_ch8_rxvalid_m),
             .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch8_txdetectrxloopback_m),

             .XPIPE_PIPE_CH9_PHYSTATUS        (q1q2_xpipe_pipe_ch9_phystatus_m),
             .XPIPE_PIPE_CH9_RXCHARISK        (q1q2_xpipe_pipe_ch9_rxcharisk_m),
             .XPIPE_PIPE_CH9_RXDATA           (q1q2_xpipe_pipe_ch9_rxdata_m), //ifcpmxpipechannel9xpiperxdata
             .XPIPE_PIPE_CH9_RXDATAVALID      (q1q2_xpipe_pipe_ch9_rxdatavalid_m),
             .XPIPE_PIPE_CH9_RXELECIDLE       (q1q2_xpipe_pipe_ch9_rxelecidle_m),
             .XPIPE_PIPE_CH9_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch9_rxstartblock_m),
             .XPIPE_PIPE_CH9_RXSTATUS         (q1q2_xpipe_pipe_ch9_rxstatus_m),
             .XPIPE_PIPE_CH9_RXSYNCHEADER     (q1q2_xpipe_pipe_ch9_rxsyncheader_m),
             .XPIPE_PIPE_CH9_RXVALID          (q1q2_xpipe_pipe_ch9_rxvalid_m),
             .XPIPE_PIPE_CH9_POWERDOWN        (q1q2_xpipe_pipe_ch9_powerdown_m),
             .XPIPE_PIPE_CH9_RXPOLARITY       (q1q2_xpipe_pipe_ch9_rxpolarity_m),
             .XPIPE_PIPE_CH9_RXTERMINATION    (q1q2_xpipe_pipe_ch9_rxtermination_m),
             .XPIPE_PIPE_CH9_TXCHARISK        (q1q2_xpipe_pipe_ch9_txcharisk_m),
             .XPIPE_PIPE_CH9_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch9_txcompliance_m),
             .XPIPE_PIPE_CH9_TXDATA           (q1q2_xpipe_pipe_ch9_txdata_m),
             .XPIPE_PIPE_CH9_TXDATAVALID      (q1q2_xpipe_pipe_ch9_txdatavalid_m),
             .XPIPE_PIPE_CH9_TXDEEMPH         (q1q2_xpipe_pipe_ch9_txdeemph_m),
             .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch9_txdetectrxloopback_m),
             .XPIPE_PIPE_CH9_TXELECIDLE       (q1q2_xpipe_pipe_ch9_txelecidle_m),
             .XPIPE_PIPE_CH9_TXMAINCURSOR     (q1q2_xpipe_pipe_ch9_txmaincursor_m),
             .XPIPE_PIPE_CH9_TXMARGIN         (q1q2_xpipe_pipe_ch9_txmargin_m),
             .XPIPE_PIPE_CH9_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch9_txpostcursor_m),
             .XPIPE_PIPE_CH9_TXPRECURSOR      (q1q2_xpipe_pipe_ch9_txprecursor_m),
             .XPIPE_PIPE_CH9_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch9_txstartblock_m),
             .XPIPE_PIPE_CH9_TXSWING          (q1q2_xpipe_pipe_ch9_txswing_m),
             .XPIPE_PIPE_CH9_TXSYNCHEADER     (q1q2_xpipe_pipe_ch9_txsyncheader_m),

             .XPIPE_PIPE_CH9_POWERDOWN_M      (q2q3_xpipe_pipe_ch9_powerdown_m),
             .XPIPE_PIPE_CH9_RXPOLARITY_M     (q2q3_xpipe_pipe_ch9_rxpolarity_m),
             .XPIPE_PIPE_CH9_RXTERMINATION_M  (q2q3_xpipe_pipe_ch9_rxtermination_m),
             .XPIPE_PIPE_CH9_TXCHARISK_M      (q2q3_xpipe_pipe_ch9_txcharisk_m),
             .XPIPE_PIPE_CH9_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch9_txcompliance_m),
             .XPIPE_PIPE_CH9_TXDATAVALID_M    (q2q3_xpipe_pipe_ch9_txdatavalid_m),
             .XPIPE_PIPE_CH9_TXDATA_M         (q2q3_xpipe_pipe_ch9_txdata_m),
             .XPIPE_PIPE_CH9_TXDEEMPH_M       (q2q3_xpipe_pipe_ch9_txdeemph_m),
             .XPIPE_PIPE_CH9_TXELECIDLE_M     (q2q3_xpipe_pipe_ch9_txelecidle_m),
             .XPIPE_PIPE_CH9_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch9_txmaincursor_m),
             .XPIPE_PIPE_CH9_TXMARGIN_M       (q2q3_xpipe_pipe_ch9_txmargin_m),
             .XPIPE_PIPE_CH9_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch9_txpostcursor_m),
             .XPIPE_PIPE_CH9_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch9_txprecursor_m),
             .XPIPE_PIPE_CH9_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch9_txstartblock_m),
             .XPIPE_PIPE_CH9_TXSWING_M        (q2q3_xpipe_pipe_ch9_txswing_m),
             .XPIPE_PIPE_CH9_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch9_txsyncheader_m),
             .XPIPE_PIPE_CH9_PHYSTATUS_M      (q2q3_xpipe_pipe_ch9_phystatus_m),             
             .XPIPE_PIPE_CH9_RXCHARISK_M      (q2q3_xpipe_pipe_ch9_rxcharisk_m),
             .XPIPE_PIPE_CH9_RXDATAVALID_M    (q2q3_xpipe_pipe_ch9_rxdatavalid_m),
             .XPIPE_PIPE_CH9_RXDATA_M         (q2q3_xpipe_pipe_ch9_rxdata_m),
             .XPIPE_PIPE_CH9_RXELECIDLE_M     (q2q3_xpipe_pipe_ch9_rxelecidle_m),             
             .XPIPE_PIPE_CH9_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch9_rxstartblock_m),
             .XPIPE_PIPE_CH9_RXSTATUS_M       (q2q3_xpipe_pipe_ch9_rxstatus_m),
             .XPIPE_PIPE_CH9_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch9_rxsyncheader_m),
             .XPIPE_PIPE_CH9_RXVALID_M        (q2q3_xpipe_pipe_ch9_rxvalid_m),
             .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch9_txdetectrxloopback_m),

             .XPIPE_PIPE_CH10_PHYSTATUS        (q1q2_xpipe_pipe_ch10_phystatus_m),
             .XPIPE_PIPE_CH10_RXCHARISK        (q1q2_xpipe_pipe_ch10_rxcharisk_m),
             .XPIPE_PIPE_CH10_RXDATA           (q1q2_xpipe_pipe_ch10_rxdata_m), //ifcpmxpipechannel10xpiperxdata
             .XPIPE_PIPE_CH10_RXDATAVALID      (q1q2_xpipe_pipe_ch10_rxdatavalid_m),
             .XPIPE_PIPE_CH10_RXELECIDLE       (q1q2_xpipe_pipe_ch10_rxelecidle_m),
             .XPIPE_PIPE_CH10_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch10_rxstartblock_m),
             .XPIPE_PIPE_CH10_RXSTATUS         (q1q2_xpipe_pipe_ch10_rxstatus_m),
             .XPIPE_PIPE_CH10_RXSYNCHEADER     (q1q2_xpipe_pipe_ch10_rxsyncheader_m),
             .XPIPE_PIPE_CH10_RXVALID          (q1q2_xpipe_pipe_ch10_rxvalid_m),
             .XPIPE_PIPE_CH10_POWERDOWN        (q1q2_xpipe_pipe_ch10_powerdown_m),
             .XPIPE_PIPE_CH10_RXPOLARITY       (q1q2_xpipe_pipe_ch10_rxpolarity_m),
             .XPIPE_PIPE_CH10_RXTERMINATION    (q1q2_xpipe_pipe_ch10_rxtermination_m),
             .XPIPE_PIPE_CH10_TXCHARISK        (q1q2_xpipe_pipe_ch10_txcharisk_m),
             .XPIPE_PIPE_CH10_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch10_txcompliance_m),
             .XPIPE_PIPE_CH10_TXDATA           (q1q2_xpipe_pipe_ch10_txdata_m),
             .XPIPE_PIPE_CH10_TXDATAVALID      (q1q2_xpipe_pipe_ch10_txdatavalid_m),
             .XPIPE_PIPE_CH10_TXDEEMPH         (q1q2_xpipe_pipe_ch10_txdeemph_m),
             .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch10_txdetectrxloopback_m),
             .XPIPE_PIPE_CH10_TXELECIDLE       (q1q2_xpipe_pipe_ch10_txelecidle_m),
             .XPIPE_PIPE_CH10_TXMAINCURSOR     (q1q2_xpipe_pipe_ch10_txmaincursor_m),
             .XPIPE_PIPE_CH10_TXMARGIN         (q1q2_xpipe_pipe_ch10_txmargin_m),
             .XPIPE_PIPE_CH10_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch10_txpostcursor_m),
             .XPIPE_PIPE_CH10_TXPRECURSOR      (q1q2_xpipe_pipe_ch10_txprecursor_m),
             .XPIPE_PIPE_CH10_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch10_txstartblock_m),
             .XPIPE_PIPE_CH10_TXSWING          (q1q2_xpipe_pipe_ch10_txswing_m),
             .XPIPE_PIPE_CH10_TXSYNCHEADER     (q1q2_xpipe_pipe_ch10_txsyncheader_m),

             .XPIPE_PIPE_CH10_POWERDOWN_M      (q2q3_xpipe_pipe_ch10_powerdown_m),
             .XPIPE_PIPE_CH10_RXPOLARITY_M     (q2q3_xpipe_pipe_ch10_rxpolarity_m),
             .XPIPE_PIPE_CH10_RXTERMINATION_M  (q2q3_xpipe_pipe_ch10_rxtermination_m),
             .XPIPE_PIPE_CH10_TXCHARISK_M      (q2q3_xpipe_pipe_ch10_txcharisk_m),
             .XPIPE_PIPE_CH10_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch10_txcompliance_m),
             .XPIPE_PIPE_CH10_TXDATAVALID_M    (q2q3_xpipe_pipe_ch10_txdatavalid_m),
             .XPIPE_PIPE_CH10_TXDATA_M         (q2q3_xpipe_pipe_ch10_txdata_m),
             .XPIPE_PIPE_CH10_TXDEEMPH_M       (q2q3_xpipe_pipe_ch10_txdeemph_m),
             .XPIPE_PIPE_CH10_TXELECIDLE_M     (q2q3_xpipe_pipe_ch10_txelecidle_m),
             .XPIPE_PIPE_CH10_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch10_txmaincursor_m),
             .XPIPE_PIPE_CH10_TXMARGIN_M       (q2q3_xpipe_pipe_ch10_txmargin_m),
             .XPIPE_PIPE_CH10_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch10_txpostcursor_m),
             .XPIPE_PIPE_CH10_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch10_txprecursor_m),
             .XPIPE_PIPE_CH10_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch10_txstartblock_m),
             .XPIPE_PIPE_CH10_TXSWING_M        (q2q3_xpipe_pipe_ch10_txswing_m),
             .XPIPE_PIPE_CH10_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch10_txsyncheader_m),
             .XPIPE_PIPE_CH10_PHYSTATUS_M      (q2q3_xpipe_pipe_ch10_phystatus_m),             
             .XPIPE_PIPE_CH10_RXCHARISK_M      (q2q3_xpipe_pipe_ch10_rxcharisk_m),
             .XPIPE_PIPE_CH10_RXDATAVALID_M    (q2q3_xpipe_pipe_ch10_rxdatavalid_m),
             .XPIPE_PIPE_CH10_RXDATA_M         (q2q3_xpipe_pipe_ch10_rxdata_m),
             .XPIPE_PIPE_CH10_RXELECIDLE_M     (q2q3_xpipe_pipe_ch10_rxelecidle_m),             
             .XPIPE_PIPE_CH10_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch10_rxstartblock_m),
             .XPIPE_PIPE_CH10_RXSTATUS_M       (q2q3_xpipe_pipe_ch10_rxstatus_m),
             .XPIPE_PIPE_CH10_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch10_rxsyncheader_m),
             .XPIPE_PIPE_CH10_RXVALID_M        (q2q3_xpipe_pipe_ch10_rxvalid_m),
             .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch10_txdetectrxloopback_m),

             .XPIPE_PIPE_CH11_PHYSTATUS        (q1q2_xpipe_pipe_ch11_phystatus_m),
             .XPIPE_PIPE_CH11_RXCHARISK        (q1q2_xpipe_pipe_ch11_rxcharisk_m),
             .XPIPE_PIPE_CH11_RXDATA           (q1q2_xpipe_pipe_ch11_rxdata_m), //ifcpmxpipechannel11xpiperxdata
             .XPIPE_PIPE_CH11_RXDATAVALID      (q1q2_xpipe_pipe_ch11_rxdatavalid_m),
             .XPIPE_PIPE_CH11_RXELECIDLE       (q1q2_xpipe_pipe_ch11_rxelecidle_m),
             .XPIPE_PIPE_CH11_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch11_rxstartblock_m),
             .XPIPE_PIPE_CH11_RXSTATUS         (q1q2_xpipe_pipe_ch11_rxstatus_m),
             .XPIPE_PIPE_CH11_RXSYNCHEADER     (q1q2_xpipe_pipe_ch11_rxsyncheader_m),
             .XPIPE_PIPE_CH11_RXVALID          (q1q2_xpipe_pipe_ch11_rxvalid_m),
             .XPIPE_PIPE_CH11_POWERDOWN        (q1q2_xpipe_pipe_ch11_powerdown_m),
             .XPIPE_PIPE_CH11_RXPOLARITY       (q1q2_xpipe_pipe_ch11_rxpolarity_m),
             .XPIPE_PIPE_CH11_RXTERMINATION    (q1q2_xpipe_pipe_ch11_rxtermination_m),
             .XPIPE_PIPE_CH11_TXCHARISK        (q1q2_xpipe_pipe_ch11_txcharisk_m),
             .XPIPE_PIPE_CH11_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch11_txcompliance_m),
             .XPIPE_PIPE_CH11_TXDATA           (q1q2_xpipe_pipe_ch11_txdata_m),
             .XPIPE_PIPE_CH11_TXDATAVALID      (q1q2_xpipe_pipe_ch11_txdatavalid_m),
             .XPIPE_PIPE_CH11_TXDEEMPH         (q1q2_xpipe_pipe_ch11_txdeemph_m),
             .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch11_txdetectrxloopback_m),
             .XPIPE_PIPE_CH11_TXELECIDLE       (q1q2_xpipe_pipe_ch11_txelecidle_m),
             .XPIPE_PIPE_CH11_TXMAINCURSOR     (q1q2_xpipe_pipe_ch11_txmaincursor_m),
             .XPIPE_PIPE_CH11_TXMARGIN         (q1q2_xpipe_pipe_ch11_txmargin_m),
             .XPIPE_PIPE_CH11_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch11_txpostcursor_m),
             .XPIPE_PIPE_CH11_TXPRECURSOR      (q1q2_xpipe_pipe_ch11_txprecursor_m),
             .XPIPE_PIPE_CH11_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch11_txstartblock_m),
             .XPIPE_PIPE_CH11_TXSWING          (q1q2_xpipe_pipe_ch11_txswing_m),
             .XPIPE_PIPE_CH11_TXSYNCHEADER     (q1q2_xpipe_pipe_ch11_txsyncheader_m),

             .XPIPE_PIPE_CH11_POWERDOWN_M      (q2q3_xpipe_pipe_ch11_powerdown_m),
             .XPIPE_PIPE_CH11_RXPOLARITY_M     (q2q3_xpipe_pipe_ch11_rxpolarity_m),
             .XPIPE_PIPE_CH11_RXTERMINATION_M  (q2q3_xpipe_pipe_ch11_rxtermination_m),
             .XPIPE_PIPE_CH11_TXCHARISK_M      (q2q3_xpipe_pipe_ch11_txcharisk_m),
             .XPIPE_PIPE_CH11_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch11_txcompliance_m),
             .XPIPE_PIPE_CH11_TXDATAVALID_M    (q2q3_xpipe_pipe_ch11_txdatavalid_m),
             .XPIPE_PIPE_CH11_TXDATA_M         (q2q3_xpipe_pipe_ch11_txdata_m),
             .XPIPE_PIPE_CH11_TXDEEMPH_M       (q2q3_xpipe_pipe_ch11_txdeemph_m),
             .XPIPE_PIPE_CH11_TXELECIDLE_M     (q2q3_xpipe_pipe_ch11_txelecidle_m),
             .XPIPE_PIPE_CH11_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch11_txmaincursor_m),
             .XPIPE_PIPE_CH11_TXMARGIN_M       (q2q3_xpipe_pipe_ch11_txmargin_m),
             .XPIPE_PIPE_CH11_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch11_txpostcursor_m),
             .XPIPE_PIPE_CH11_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch11_txprecursor_m),
             .XPIPE_PIPE_CH11_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch11_txstartblock_m),
             .XPIPE_PIPE_CH11_TXSWING_M        (q2q3_xpipe_pipe_ch11_txswing_m),
             .XPIPE_PIPE_CH11_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch11_txsyncheader_m),
             .XPIPE_PIPE_CH11_PHYSTATUS_M      (q2q3_xpipe_pipe_ch11_phystatus_m),             
             .XPIPE_PIPE_CH11_RXCHARISK_M      (q2q3_xpipe_pipe_ch11_rxcharisk_m),
             .XPIPE_PIPE_CH11_RXDATAVALID_M    (q2q3_xpipe_pipe_ch11_rxdatavalid_m),
             .XPIPE_PIPE_CH11_RXDATA_M         (q2q3_xpipe_pipe_ch11_rxdata_m),
             .XPIPE_PIPE_CH11_RXELECIDLE_M     (q2q3_xpipe_pipe_ch11_rxelecidle_m),             
             .XPIPE_PIPE_CH11_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch11_rxstartblock_m),
             .XPIPE_PIPE_CH11_RXSTATUS_M       (q2q3_xpipe_pipe_ch11_rxstatus_m),
             .XPIPE_PIPE_CH11_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch11_rxsyncheader_m),
             .XPIPE_PIPE_CH11_RXVALID_M        (q2q3_xpipe_pipe_ch11_rxvalid_m),
             .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch11_txdetectrxloopback_m),

             .XPIPE_PIPE_CH12_PHYSTATUS        (q1q2_xpipe_pipe_ch12_phystatus_m),
             .XPIPE_PIPE_CH12_RXCHARISK        (q1q2_xpipe_pipe_ch12_rxcharisk_m),
             .XPIPE_PIPE_CH12_RXDATA           (q1q2_xpipe_pipe_ch12_rxdata_m), //ifcpmxpipechannel12xpiperxdata
             .XPIPE_PIPE_CH12_RXDATAVALID      (q1q2_xpipe_pipe_ch12_rxdatavalid_m),
             .XPIPE_PIPE_CH12_RXELECIDLE       (q1q2_xpipe_pipe_ch12_rxelecidle_m),
             .XPIPE_PIPE_CH12_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch12_rxstartblock_m),
             .XPIPE_PIPE_CH12_RXSTATUS         (q1q2_xpipe_pipe_ch12_rxstatus_m),
             .XPIPE_PIPE_CH12_RXSYNCHEADER     (q1q2_xpipe_pipe_ch12_rxsyncheader_m),
             .XPIPE_PIPE_CH12_RXVALID          (q1q2_xpipe_pipe_ch12_rxvalid_m),
             .XPIPE_PIPE_CH12_POWERDOWN        (q1q2_xpipe_pipe_ch12_powerdown_m),
             .XPIPE_PIPE_CH12_RXPOLARITY       (q1q2_xpipe_pipe_ch12_rxpolarity_m),
             .XPIPE_PIPE_CH12_RXTERMINATION    (q1q2_xpipe_pipe_ch12_rxtermination_m),
             .XPIPE_PIPE_CH12_TXCHARISK        (q1q2_xpipe_pipe_ch12_txcharisk_m),
             .XPIPE_PIPE_CH12_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch12_txcompliance_m),
             .XPIPE_PIPE_CH12_TXDATA           (q1q2_xpipe_pipe_ch12_txdata_m),
             .XPIPE_PIPE_CH12_TXDATAVALID      (q1q2_xpipe_pipe_ch12_txdatavalid_m),
             .XPIPE_PIPE_CH12_TXDEEMPH         (q1q2_xpipe_pipe_ch12_txdeemph_m),
             .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch12_txdetectrxloopback_m),
             .XPIPE_PIPE_CH12_TXELECIDLE       (q1q2_xpipe_pipe_ch12_txelecidle_m),
             .XPIPE_PIPE_CH12_TXMAINCURSOR     (q1q2_xpipe_pipe_ch12_txmaincursor_m),
             .XPIPE_PIPE_CH12_TXMARGIN         (q1q2_xpipe_pipe_ch12_txmargin_m),
             .XPIPE_PIPE_CH12_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch12_txpostcursor_m),
             .XPIPE_PIPE_CH12_TXPRECURSOR      (q1q2_xpipe_pipe_ch12_txprecursor_m),
             .XPIPE_PIPE_CH12_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch12_txstartblock_m),
             .XPIPE_PIPE_CH12_TXSWING          (q1q2_xpipe_pipe_ch12_txswing_m),
             .XPIPE_PIPE_CH12_TXSYNCHEADER     (q1q2_xpipe_pipe_ch12_txsyncheader_m),

             .XPIPE_PIPE_CH12_POWERDOWN_M      (q2q3_xpipe_pipe_ch12_powerdown_m),
             .XPIPE_PIPE_CH12_RXPOLARITY_M     (q2q3_xpipe_pipe_ch12_rxpolarity_m),
             .XPIPE_PIPE_CH12_RXTERMINATION_M  (q2q3_xpipe_pipe_ch12_rxtermination_m),
             .XPIPE_PIPE_CH12_TXCHARISK_M      (q2q3_xpipe_pipe_ch12_txcharisk_m),
             .XPIPE_PIPE_CH12_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch12_txcompliance_m),
             .XPIPE_PIPE_CH12_TXDATAVALID_M    (q2q3_xpipe_pipe_ch12_txdatavalid_m),
             .XPIPE_PIPE_CH12_TXDATA_M         (q2q3_xpipe_pipe_ch12_txdata_m),
             .XPIPE_PIPE_CH12_TXDEEMPH_M       (q2q3_xpipe_pipe_ch12_txdeemph_m),
             .XPIPE_PIPE_CH12_TXELECIDLE_M     (q2q3_xpipe_pipe_ch12_txelecidle_m),
             .XPIPE_PIPE_CH12_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch12_txmaincursor_m),
             .XPIPE_PIPE_CH12_TXMARGIN_M       (q2q3_xpipe_pipe_ch12_txmargin_m),
             .XPIPE_PIPE_CH12_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch12_txpostcursor_m),
             .XPIPE_PIPE_CH12_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch12_txprecursor_m),
             .XPIPE_PIPE_CH12_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch12_txstartblock_m),
             .XPIPE_PIPE_CH12_TXSWING_M        (q2q3_xpipe_pipe_ch12_txswing_m),
             .XPIPE_PIPE_CH12_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch12_txsyncheader_m),
             .XPIPE_PIPE_CH12_PHYSTATUS_M      (q2q3_xpipe_pipe_ch12_phystatus_m),             
             .XPIPE_PIPE_CH12_RXCHARISK_M      (q2q3_xpipe_pipe_ch12_rxcharisk_m),
             .XPIPE_PIPE_CH12_RXDATAVALID_M    (q2q3_xpipe_pipe_ch12_rxdatavalid_m),
             .XPIPE_PIPE_CH12_RXDATA_M         (q2q3_xpipe_pipe_ch12_rxdata_m),
             .XPIPE_PIPE_CH12_RXELECIDLE_M     (q2q3_xpipe_pipe_ch12_rxelecidle_m),             
             .XPIPE_PIPE_CH12_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch12_rxstartblock_m),
             .XPIPE_PIPE_CH12_RXSTATUS_M       (q2q3_xpipe_pipe_ch12_rxstatus_m),
             .XPIPE_PIPE_CH12_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch12_rxsyncheader_m),
             .XPIPE_PIPE_CH12_RXVALID_M        (q2q3_xpipe_pipe_ch12_rxvalid_m),
             .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch12_txdetectrxloopback_m),

             .XPIPE_PIPE_CH13_PHYSTATUS        (q1q2_xpipe_pipe_ch13_phystatus_m),
             .XPIPE_PIPE_CH13_RXCHARISK        (q1q2_xpipe_pipe_ch13_rxcharisk_m),
             .XPIPE_PIPE_CH13_RXDATA           (q1q2_xpipe_pipe_ch13_rxdata_m), //ifcpmxpipechannel13xpiperxdata
             .XPIPE_PIPE_CH13_RXDATAVALID      (q1q2_xpipe_pipe_ch13_rxdatavalid_m),
             .XPIPE_PIPE_CH13_RXELECIDLE       (q1q2_xpipe_pipe_ch13_rxelecidle_m),
             .XPIPE_PIPE_CH13_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch13_rxstartblock_m),
             .XPIPE_PIPE_CH13_RXSTATUS         (q1q2_xpipe_pipe_ch13_rxstatus_m),
             .XPIPE_PIPE_CH13_RXSYNCHEADER     (q1q2_xpipe_pipe_ch13_rxsyncheader_m),
             .XPIPE_PIPE_CH13_RXVALID          (q1q2_xpipe_pipe_ch13_rxvalid_m),
             .XPIPE_PIPE_CH13_POWERDOWN        (q1q2_xpipe_pipe_ch13_powerdown_m),
             .XPIPE_PIPE_CH13_RXPOLARITY       (q1q2_xpipe_pipe_ch13_rxpolarity_m),
             .XPIPE_PIPE_CH13_RXTERMINATION    (q1q2_xpipe_pipe_ch13_rxtermination_m),
             .XPIPE_PIPE_CH13_TXCHARISK        (q1q2_xpipe_pipe_ch13_txcharisk_m),
             .XPIPE_PIPE_CH13_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch13_txcompliance_m),
             .XPIPE_PIPE_CH13_TXDATA           (q1q2_xpipe_pipe_ch13_txdata_m),
             .XPIPE_PIPE_CH13_TXDATAVALID      (q1q2_xpipe_pipe_ch13_txdatavalid_m),
             .XPIPE_PIPE_CH13_TXDEEMPH         (q1q2_xpipe_pipe_ch13_txdeemph_m),
             .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch13_txdetectrxloopback_m),
             .XPIPE_PIPE_CH13_TXELECIDLE       (q1q2_xpipe_pipe_ch13_txelecidle_m),
             .XPIPE_PIPE_CH13_TXMAINCURSOR     (q1q2_xpipe_pipe_ch13_txmaincursor_m),
             .XPIPE_PIPE_CH13_TXMARGIN         (q1q2_xpipe_pipe_ch13_txmargin_m),
             .XPIPE_PIPE_CH13_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch13_txpostcursor_m),
             .XPIPE_PIPE_CH13_TXPRECURSOR      (q1q2_xpipe_pipe_ch13_txprecursor_m),
             .XPIPE_PIPE_CH13_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch13_txstartblock_m),
             .XPIPE_PIPE_CH13_TXSWING          (q1q2_xpipe_pipe_ch13_txswing_m),
             .XPIPE_PIPE_CH13_TXSYNCHEADER     (q1q2_xpipe_pipe_ch13_txsyncheader_m),

             .XPIPE_PIPE_CH13_POWERDOWN_M      (q2q3_xpipe_pipe_ch13_powerdown_m),
             .XPIPE_PIPE_CH13_RXPOLARITY_M     (q2q3_xpipe_pipe_ch13_rxpolarity_m),
             .XPIPE_PIPE_CH13_RXTERMINATION_M  (q2q3_xpipe_pipe_ch13_rxtermination_m),
             .XPIPE_PIPE_CH13_TXCHARISK_M      (q2q3_xpipe_pipe_ch13_txcharisk_m),
             .XPIPE_PIPE_CH13_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch13_txcompliance_m),
             .XPIPE_PIPE_CH13_TXDATAVALID_M    (q2q3_xpipe_pipe_ch13_txdatavalid_m),
             .XPIPE_PIPE_CH13_TXDATA_M         (q2q3_xpipe_pipe_ch13_txdata_m),
             .XPIPE_PIPE_CH13_TXDEEMPH_M       (q2q3_xpipe_pipe_ch13_txdeemph_m),
             .XPIPE_PIPE_CH13_TXELECIDLE_M     (q2q3_xpipe_pipe_ch13_txelecidle_m),
             .XPIPE_PIPE_CH13_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch13_txmaincursor_m),
             .XPIPE_PIPE_CH13_TXMARGIN_M       (q2q3_xpipe_pipe_ch13_txmargin_m),
             .XPIPE_PIPE_CH13_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch13_txpostcursor_m),
             .XPIPE_PIPE_CH13_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch13_txprecursor_m),
             .XPIPE_PIPE_CH13_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch13_txstartblock_m),
             .XPIPE_PIPE_CH13_TXSWING_M        (q2q3_xpipe_pipe_ch13_txswing_m),
             .XPIPE_PIPE_CH13_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch13_txsyncheader_m),
             .XPIPE_PIPE_CH13_PHYSTATUS_M      (q2q3_xpipe_pipe_ch13_phystatus_m),             
             .XPIPE_PIPE_CH13_RXCHARISK_M      (q2q3_xpipe_pipe_ch13_rxcharisk_m),
             .XPIPE_PIPE_CH13_RXDATAVALID_M    (q2q3_xpipe_pipe_ch13_rxdatavalid_m),
             .XPIPE_PIPE_CH13_RXDATA_M         (q2q3_xpipe_pipe_ch13_rxdata_m),
             .XPIPE_PIPE_CH13_RXELECIDLE_M     (q2q3_xpipe_pipe_ch13_rxelecidle_m),             
             .XPIPE_PIPE_CH13_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch13_rxstartblock_m),
             .XPIPE_PIPE_CH13_RXSTATUS_M       (q2q3_xpipe_pipe_ch13_rxstatus_m),
             .XPIPE_PIPE_CH13_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch13_rxsyncheader_m),
             .XPIPE_PIPE_CH13_RXVALID_M        (q2q3_xpipe_pipe_ch13_rxvalid_m),
             .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch13_txdetectrxloopback_m),

             .XPIPE_PIPE_CH14_PHYSTATUS        (q1q2_xpipe_pipe_ch14_phystatus_m),
             .XPIPE_PIPE_CH14_RXCHARISK        (q1q2_xpipe_pipe_ch14_rxcharisk_m),
             .XPIPE_PIPE_CH14_RXDATA           (q1q2_xpipe_pipe_ch14_rxdata_m), //ifcpmxpipechannel14xpiperxdata
             .XPIPE_PIPE_CH14_RXDATAVALID      (q1q2_xpipe_pipe_ch14_rxdatavalid_m),
             .XPIPE_PIPE_CH14_RXELECIDLE       (q1q2_xpipe_pipe_ch14_rxelecidle_m),
             .XPIPE_PIPE_CH14_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch14_rxstartblock_m),
             .XPIPE_PIPE_CH14_RXSTATUS         (q1q2_xpipe_pipe_ch14_rxstatus_m),
             .XPIPE_PIPE_CH14_RXSYNCHEADER     (q1q2_xpipe_pipe_ch14_rxsyncheader_m),
             .XPIPE_PIPE_CH14_RXVALID          (q1q2_xpipe_pipe_ch14_rxvalid_m),
             .XPIPE_PIPE_CH14_POWERDOWN        (q1q2_xpipe_pipe_ch14_powerdown_m),
             .XPIPE_PIPE_CH14_RXPOLARITY       (q1q2_xpipe_pipe_ch14_rxpolarity_m),
             .XPIPE_PIPE_CH14_RXTERMINATION    (q1q2_xpipe_pipe_ch14_rxtermination_m),
             .XPIPE_PIPE_CH14_TXCHARISK        (q1q2_xpipe_pipe_ch14_txcharisk_m),
             .XPIPE_PIPE_CH14_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch14_txcompliance_m),
             .XPIPE_PIPE_CH14_TXDATA           (q1q2_xpipe_pipe_ch14_txdata_m),
             .XPIPE_PIPE_CH14_TXDATAVALID      (q1q2_xpipe_pipe_ch14_txdatavalid_m),
             .XPIPE_PIPE_CH14_TXDEEMPH         (q1q2_xpipe_pipe_ch14_txdeemph_m),
             .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch14_txdetectrxloopback_m),
             .XPIPE_PIPE_CH14_TXELECIDLE       (q1q2_xpipe_pipe_ch14_txelecidle_m),
             .XPIPE_PIPE_CH14_TXMAINCURSOR     (q1q2_xpipe_pipe_ch14_txmaincursor_m),
             .XPIPE_PIPE_CH14_TXMARGIN         (q1q2_xpipe_pipe_ch14_txmargin_m),
             .XPIPE_PIPE_CH14_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch14_txpostcursor_m),
             .XPIPE_PIPE_CH14_TXPRECURSOR      (q1q2_xpipe_pipe_ch14_txprecursor_m),
             .XPIPE_PIPE_CH14_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch14_txstartblock_m),
             .XPIPE_PIPE_CH14_TXSWING          (q1q2_xpipe_pipe_ch14_txswing_m),
             .XPIPE_PIPE_CH14_TXSYNCHEADER     (q1q2_xpipe_pipe_ch14_txsyncheader_m),

             .XPIPE_PIPE_CH14_POWERDOWN_M      (q2q3_xpipe_pipe_ch14_powerdown_m),
             .XPIPE_PIPE_CH14_RXPOLARITY_M     (q2q3_xpipe_pipe_ch14_rxpolarity_m),
             .XPIPE_PIPE_CH14_RXTERMINATION_M  (q2q3_xpipe_pipe_ch14_rxtermination_m),
             .XPIPE_PIPE_CH14_TXCHARISK_M      (q2q3_xpipe_pipe_ch14_txcharisk_m),
             .XPIPE_PIPE_CH14_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch14_txcompliance_m),
             .XPIPE_PIPE_CH14_TXDATAVALID_M    (q2q3_xpipe_pipe_ch14_txdatavalid_m),
             .XPIPE_PIPE_CH14_TXDATA_M         (q2q3_xpipe_pipe_ch14_txdata_m),
             .XPIPE_PIPE_CH14_TXDEEMPH_M       (q2q3_xpipe_pipe_ch14_txdeemph_m),
             .XPIPE_PIPE_CH14_TXELECIDLE_M     (q2q3_xpipe_pipe_ch14_txelecidle_m),
             .XPIPE_PIPE_CH14_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch14_txmaincursor_m),
             .XPIPE_PIPE_CH14_TXMARGIN_M       (q2q3_xpipe_pipe_ch14_txmargin_m),
             .XPIPE_PIPE_CH14_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch14_txpostcursor_m),
             .XPIPE_PIPE_CH14_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch14_txprecursor_m),
             .XPIPE_PIPE_CH14_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch14_txstartblock_m),
             .XPIPE_PIPE_CH14_TXSWING_M        (q2q3_xpipe_pipe_ch14_txswing_m),
             .XPIPE_PIPE_CH14_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch14_txsyncheader_m),
             .XPIPE_PIPE_CH14_PHYSTATUS_M      (q2q3_xpipe_pipe_ch14_phystatus_m),             
             .XPIPE_PIPE_CH14_RXCHARISK_M      (q2q3_xpipe_pipe_ch14_rxcharisk_m),
             .XPIPE_PIPE_CH14_RXDATAVALID_M    (q2q3_xpipe_pipe_ch14_rxdatavalid_m),
             .XPIPE_PIPE_CH14_RXDATA_M         (q2q3_xpipe_pipe_ch14_rxdata_m),
             .XPIPE_PIPE_CH14_RXELECIDLE_M     (q2q3_xpipe_pipe_ch14_rxelecidle_m),             
             .XPIPE_PIPE_CH14_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch14_rxstartblock_m),
             .XPIPE_PIPE_CH14_RXSTATUS_M       (q2q3_xpipe_pipe_ch14_rxstatus_m),
             .XPIPE_PIPE_CH14_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch14_rxsyncheader_m),
             .XPIPE_PIPE_CH14_RXVALID_M        (q2q3_xpipe_pipe_ch14_rxvalid_m),
             .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch14_txdetectrxloopback_m),

             .XPIPE_PIPE_CH15_PHYSTATUS        (q1q2_xpipe_pipe_ch15_phystatus_m),
             .XPIPE_PIPE_CH15_RXCHARISK        (q1q2_xpipe_pipe_ch15_rxcharisk_m),
             .XPIPE_PIPE_CH15_RXDATA           (q1q2_xpipe_pipe_ch15_rxdata_m), //ifcpmxpipechannel15xpiperxdata
             .XPIPE_PIPE_CH15_RXDATAVALID      (q1q2_xpipe_pipe_ch15_rxdatavalid_m),
             .XPIPE_PIPE_CH15_RXELECIDLE       (q1q2_xpipe_pipe_ch15_rxelecidle_m),
             .XPIPE_PIPE_CH15_RXSTARTBLOCK     (q1q2_xpipe_pipe_ch15_rxstartblock_m),
             .XPIPE_PIPE_CH15_RXSTATUS         (q1q2_xpipe_pipe_ch15_rxstatus_m),
             .XPIPE_PIPE_CH15_RXSYNCHEADER     (q1q2_xpipe_pipe_ch15_rxsyncheader_m),
             .XPIPE_PIPE_CH15_RXVALID          (q1q2_xpipe_pipe_ch15_rxvalid_m),
             .XPIPE_PIPE_CH15_POWERDOWN        (q1q2_xpipe_pipe_ch15_powerdown_m),
             .XPIPE_PIPE_CH15_RXPOLARITY       (q1q2_xpipe_pipe_ch15_rxpolarity_m),
             .XPIPE_PIPE_CH15_RXTERMINATION    (q1q2_xpipe_pipe_ch15_rxtermination_m),
             .XPIPE_PIPE_CH15_TXCHARISK        (q1q2_xpipe_pipe_ch15_txcharisk_m),
             .XPIPE_PIPE_CH15_TXCOMPLIANCE     (q1q2_xpipe_pipe_ch15_txcompliance_m),
             .XPIPE_PIPE_CH15_TXDATA           (q1q2_xpipe_pipe_ch15_txdata_m),
             .XPIPE_PIPE_CH15_TXDATAVALID      (q1q2_xpipe_pipe_ch15_txdatavalid_m),
             .XPIPE_PIPE_CH15_TXDEEMPH         (q1q2_xpipe_pipe_ch15_txdeemph_m),
             .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK     (q1q2_xpipe_pipe_ch15_txdetectrxloopback_m),
             .XPIPE_PIPE_CH15_TXELECIDLE       (q1q2_xpipe_pipe_ch15_txelecidle_m),
             .XPIPE_PIPE_CH15_TXMAINCURSOR     (q1q2_xpipe_pipe_ch15_txmaincursor_m),
             .XPIPE_PIPE_CH15_TXMARGIN         (q1q2_xpipe_pipe_ch15_txmargin_m),
             .XPIPE_PIPE_CH15_TXPOSTCURSOR     (q1q2_xpipe_pipe_ch15_txpostcursor_m),
             .XPIPE_PIPE_CH15_TXPRECURSOR      (q1q2_xpipe_pipe_ch15_txprecursor_m),
             .XPIPE_PIPE_CH15_TXSTARTBLOCK     (q1q2_xpipe_pipe_ch15_txstartblock_m),
             .XPIPE_PIPE_CH15_TXSWING          (q1q2_xpipe_pipe_ch15_txswing_m),
             .XPIPE_PIPE_CH15_TXSYNCHEADER     (q1q2_xpipe_pipe_ch15_txsyncheader_m),

             .XPIPE_PIPE_CH15_POWERDOWN_M      (q2q3_xpipe_pipe_ch15_powerdown_m),
             .XPIPE_PIPE_CH15_RXPOLARITY_M     (q2q3_xpipe_pipe_ch15_rxpolarity_m),
             .XPIPE_PIPE_CH15_RXTERMINATION_M  (q2q3_xpipe_pipe_ch15_rxtermination_m),
             .XPIPE_PIPE_CH15_TXCHARISK_M      (q2q3_xpipe_pipe_ch15_txcharisk_m),
             .XPIPE_PIPE_CH15_TXCOMPLIANCE_M   (q2q3_xpipe_pipe_ch15_txcompliance_m),
             .XPIPE_PIPE_CH15_TXDATAVALID_M    (q2q3_xpipe_pipe_ch15_txdatavalid_m),
             .XPIPE_PIPE_CH15_TXDATA_M         (q2q3_xpipe_pipe_ch15_txdata_m),
             .XPIPE_PIPE_CH15_TXDEEMPH_M       (q2q3_xpipe_pipe_ch15_txdeemph_m),
             .XPIPE_PIPE_CH15_TXELECIDLE_M     (q2q3_xpipe_pipe_ch15_txelecidle_m),
             .XPIPE_PIPE_CH15_TXMAINCURSOR_M   (q2q3_xpipe_pipe_ch15_txmaincursor_m),
             .XPIPE_PIPE_CH15_TXMARGIN_M       (q2q3_xpipe_pipe_ch15_txmargin_m),
             .XPIPE_PIPE_CH15_TXPOSTCURSOR_M   (q2q3_xpipe_pipe_ch15_txpostcursor_m),
             .XPIPE_PIPE_CH15_TXPRECURSOR_M    (q2q3_xpipe_pipe_ch15_txprecursor_m),
             .XPIPE_PIPE_CH15_TXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch15_txstartblock_m),
             .XPIPE_PIPE_CH15_TXSWING_M        (q2q3_xpipe_pipe_ch15_txswing_m),
             .XPIPE_PIPE_CH15_TXSYNCHEADER_M   (q2q3_xpipe_pipe_ch15_txsyncheader_m),
             .XPIPE_PIPE_CH15_PHYSTATUS_M      (q2q3_xpipe_pipe_ch15_phystatus_m),             
             .XPIPE_PIPE_CH15_RXCHARISK_M      (q2q3_xpipe_pipe_ch15_rxcharisk_m),
             .XPIPE_PIPE_CH15_RXDATAVALID_M    (q2q3_xpipe_pipe_ch15_rxdatavalid_m),
             .XPIPE_PIPE_CH15_RXDATA_M         (q2q3_xpipe_pipe_ch15_rxdata_m),
             .XPIPE_PIPE_CH15_RXELECIDLE_M     (q2q3_xpipe_pipe_ch15_rxelecidle_m),             
             .XPIPE_PIPE_CH15_RXSTARTBLOCK_M   (q2q3_xpipe_pipe_ch15_rxstartblock_m),
             .XPIPE_PIPE_CH15_RXSTATUS_M       (q2q3_xpipe_pipe_ch15_rxstatus_m),
             .XPIPE_PIPE_CH15_RXSYNCHEADER_M   (q2q3_xpipe_pipe_ch15_rxsyncheader_m),
             .XPIPE_PIPE_CH15_RXVALID_M        (q2q3_xpipe_pipe_ch15_rxvalid_m),
             .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK_M     (q2q3_xpipe_pipe_ch15_txdetectrxloopback_m)

           );



      end

      if ((C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE0_CONTROLLER_ENABLE > 0 && C_CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH > 8) || (C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE1_CONTROLLER_ENABLE > 0 && C_CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH > 4)) begin

          XPIPE_QUAD #( .XPIPE_LOC         (C_XPIPE_3_LOC),
                        .XPIPE_MODE        (C_XPIPE_3_MODE),
                        .XPIPE_LINK0_CFG   (C_XPIPE_3_LINK0_CFG),
                        .XPIPE_LINK1_CFG   (C_XPIPE_3_LINK1_CFG),
                        .XPIPE_CLK_CFG     (C_XPIPE_3_CLK_CFG),
                        .XPIPE_CLKDLY_CFG  (C_XPIPE_3_CLKDLY_CFG),
                        .XPIPE_REG_CFG     (C_XPIPE_3_REG_CFG)) 

          XPIPE_QUAD3_inst (
             .XPIPE_GT_OUTCLK(q2q3_xpipe_gt_outclk_m),                             
             .XPIPE_GT_OUTCLK_1(q2q3_xpipe_gt_outclk_m_1),                
             .XPIPE_GT_RXOUTCLK(q2q3_xpipe_gt_rxoutclk_m),           
             .XPIPE_GT_RXUSRCLK(q2q3_xpipe_gt_rxusrclk_m),
             .XPIPE_GT_PIPECLK(q2q3_xpipe_gt_pipeclk_m),                
             .XPIPE_GT_PIPECLK_1(q2q3_xpipe_gt_pipeclk_m_1),              

             .XPIPE_PHYESMADAPTSAVE(q2q3_xpipe_phyesmadaptsave_m),
             .XPIPE_PHYESMADAPTSAVE_1(q2q3_xpipe_phyesmadaptsave_m_1),
             .XPIPE_PHYESMADAPTSAVE_M(q3q4_xpipe_phyesmadaptsave_m),
             .XPIPE_PHYESMADAPTSAVE_M_1(q3q4_xpipe_phyesmadaptsave_m_1),

             .XPIPE_BUFGTCE(q2q3_xpipe_bufgtce_m),
             .XPIPE_BUFGTCE_1(q2q3_xpipe_bufgtce_m_1),
             .XPIPE_BUFGTCE_MASK(q2q3_xpipe_bufgtce_mask_m),
             .XPIPE_BUFGTCE_MASK_1(q2q3_xpipe_bufgtce_mask_m_1),
             .XPIPE_BUFGTDIV(q2q3_xpipe_bufgtdiv_m),
             .XPIPE_BUFGTDIV_1(q2q3_xpipe_bufgtdiv_m_1),
             .XPIPE_BUFGTRST(q2q3_xpipe_bufgtrst_m),
             .XPIPE_BUFGTRST_1(q2q3_xpipe_bufgtrst_m_1),
             .XPIPE_BUFGTRST_MASK(q2q3_xpipe_bufgtrst_mask_m),
             .XPIPE_BUFGTRST_MASK_1(q2q3_xpipe_bufgtrst_mask_m_1),
             
             .XPIPE_PCIE_PERST_N     (q2q3_xpipe_pcie_perst_n_m),
             .XPIPE_PCIE_PERST_N_1   (q2q3_xpipe_pcie_perst_n_m_1),
             .XPIPE_PCIE_PERST_N_M   (q3q4_xpipe_pcie_perst_n_m),
             .XPIPE_PCIE_PERST_N_M_1 (q3q4_xpipe_pcie_perst_n_m_1),
             .XPIPE_PCIE_RATE        (q2q3_xpipe_pcie_rate_m),
             .XPIPE_PCIE_RATE_1      (q2q3_xpipe_pcie_rate_m_1),
             .XPIPE_PCIE_RATE_M      (q3q4_xpipe_pcie_rate_m),
             .XPIPE_PCIE_RATE_M_1    (q3q4_xpipe_pcie_rate_m_1),

             .XPIPE_GT_OUTCLK_M(q3q4_xpipe_gt_outclk_m),
             .XPIPE_GT_OUTCLK_M_1(q3q4_xpipe_gt_outclk_m_1),
             .XPIPE_GT_RXOUTCLK_M(q3q4_xpipe_gt_rxoutclk_m),
             .XPIPE_GT_RXUSRCLK_M(q3q4_xpipe_gt_rxusrclk_m),
             .XPIPE_GT_PIPECLK_M(q3q4_xpipe_gt_pipeclk_m),
             .XPIPE_GT_PIPECLK_M_1(q3q4_xpipe_gt_pipeclk_m_1),
             .XPIPE_BUFGTCE_M(q3q4_xpipe_bufgtce_m),
             .XPIPE_BUFGTCE_MASK_M(q3q4_xpipe_bufgtce_mask_m),
             .XPIPE_BUFGTCE_MASK_M_1(q3q4_xpipe_bufgtce_mask_m_1),
             .XPIPE_BUFGTCE_M_1(q3q4_xpipe_bufgtce_m_1),
             .XPIPE_BUFGTDIV_M(q3q4_xpipe_bufgtdiv_m),
             .XPIPE_BUFGTDIV_M_1(q3q4_xpipe_bufgtdiv_m_1),
             .XPIPE_BUFGTRST_M(q3q4_xpipe_bufgtrst_m),
             .XPIPE_BUFGTRST_MASK_M(q3q4_xpipe_bufgtrst_mask_m),
             .XPIPE_BUFGTRST_MASK_M_1(q3q4_xpipe_bufgtrst_mask_m_1),
             .XPIPE_BUFGTRST_M_1(q3q4_xpipe_bufgtrst_m_1),

             .XPIPE_PHYREADY_FR_BOT_M(q3q4_xpipe_phyready_fr_bot_m),
             .XPIPE_PHYREADY_TO_BOT(q2q3_xpipe_phyready_to_bot_m),
             .XPIPE_PHY_READY(q2q3_xpipe_phy_ready_m),
             .XPIPE_PHY_READY_1(q2q3_xpipe_phy_ready_m_1),
             .XPIPE_PHYREADY_FR_BOT(q2q3_xpipe_phyready_fr_bot_m),
             .XPIPE_PHYREADY_TO_BOT_M(q3q4_xpipe_phyready_to_bot_m),
             .XPIPE_PHY_READY_M(q3q4_xpipe_phy_ready_m),
             .XPIPE_PHY_READY_M_1(q3q4_xpipe_phy_ready_m_1),

             .ALTCLK_M                      (q3_altclk_m),                                                             
             .APB3PADDR_M                   (q3_apb3paddr_m),
             .APB3CLK_M                    (q3_apb3clk_m),
             .AXISCLK_M                     (q3_axisclk_m),
             .APB3PENABLE_M                 (q3_apb3penable_m),
             .APB3PRESETN_M                 (q3_apb3presetn_m),
             .APB3PSEL_M                    (q3_apb3psel_m),
             .APB3PWDATA_M                  (q3_apb3pwdata_m),
             .APB3PWRITE_M                  (q3_apb3pwrite_m),
             .BGBYPASSB_M                   (q3_bgbypassb_m),
             .BGMONITORENB_M                (q3_bgmonitorenb_m),
             .BGPDB_M                       (q3_bgpdb_m),
             .BGRCALOVRDENB_M               (q3_bgrcalovrdenb_m),
             .BGRCALOVRD_M                  (q3_bgrcalovrd_m),
             .CH0_CDRBMCDRREQ_M             (ch12_cdrbmcdrreq_m),
             .CH0_RXUSRCLK_M                (ch12_rxusrclk_m),                                    
             .CH0_RXOUTCLK_M                (ch12_rxoutclk_m),    
             .CH0_CDRFREQOS_M               (ch12_cdrfreqos_m),
             .CH0_CDRINCPCTRL_M             (ch12_cdrincpctrl_m),
             .CH0_CDRSTEPDIR_M              (ch12_cdrstepdir_m),
             .CH0_CDRSTEPSQ_M               (ch12_cdrstepsq_m),
             .CH0_CDRSTEPSX_M               (ch12_cdrstepsx_m),
//             .CH0_CFOKOVWRFINISH_M          (ch12_cfokovwrfinish_m),
//             .CH0_CFOKOVWRPULSE_M           (ch12_cfokovwrpulse_m),
//             .CH0_CFOKOVWRSTART_M           (ch12_cfokovwrstart_m),
             .CH0_CLKRSVD0_M                (ch12_clkrsvd0_m),
             .CH0_CLKRSVD1_M                (ch12_clkrsvd1_m),
             .CH0_DMONFIFORESET_M           (ch12_dmonfiforeset_m),
             .CH0_DMONITORCLK_M             (ch12_dmonitorclk_m),
             .CH0_EYESCANRESET_M            (ch12_eyescanreset_m),
             .CH0_EYESCANTRIGGER_M          (ch12_eyescantrigger_m),
             .CH0_GTRSVD_M                  (ch12_gtrsvd_m),
             .CH0_GTRXRESET_M               (ch12_gtrxreset_m),
             .CH0_GTTXRESET_M               (ch12_gttxreset_m),
             .CH0_HSDPPCSRESET_M            (ch12_hsdppcsreset_m),
             .CH0_ILORESETMASK_M            (ch12_iloresetmask_m),
             .CH0_ILORESET_M                (ch12_iloreset_m),
             .CH0_LOOPBACK_M                (ch12_loopback_m),
             .CH0_PCIERSTB_M                (ch12_pcierstb_m),
             .CH0_PCSRSVDIN_M               (ch12_pcsrsvdin_m),
             .CH0_PHYESMADAPTSAVE_M         (ch12_phyesmadaptsave_m),
             .CH0_RXCDRHOLD_M               (ch12_rxcdrhold_m),
             .CH0_RXCDROVRDEN_M             (ch12_rxcdrovrden_m),
             .CH0_RXCDRRESET_M              (ch12_rxcdrreset_m),
             .CH0_RXCHBONDI_M               (ch12_rxchbondi_m),
             .CH0_RXDAPICODEOVRDEN_M        (ch12_rxdapicodeovrden_m),
             .CH0_RXDAPICODERESET_M         (ch12_rxdapicodereset_m),
             .CH0_RXDLYALIGNREQ_M           (ch12_rxdlyalignreq_m),
             .CH0_RXEQTRAINING_M            (ch12_rxeqtraining_m),
             .CH0_RXGEARBOXSLIP_M           (ch12_rxgearboxslip_m),
             .CH0_RXLATCLK_M                (ch12_rxlatclk_m),
             .CH0_RXLPMEN_M                 (ch12_rxlpmen_m),
             .CH0_RXMLDCHAINDONE_M          (ch12_rxmldchaindone_m),
             .CH0_RXMLDCHAINREQ_M           (ch12_rxmldchainreq_m),
             .CH0_RXMLFINEALIGNREQ_M        (ch12_rxmlfinealignreq_m),
             .CH0_RXOOBRESET_M              (ch12_rxoobreset_m),
             .CH0_RXPCSRESETMASK_M          (ch12_rxpcsresetmask_m),
             .CH0_RXPD_M                    (ch12_rxpd_m),
             .CH0_RXPHALIGNREQ_M            (ch12_rxphalignreq_m),
             .CH0_RXPHALIGNRESETMASK_M      (ch12_rxphalignresetmask_m),
             .CH0_RXPHDLYPD_M               (ch12_rxphdlypd_m),
             .CH0_RXPHDLYRESET_M            (ch12_rxphdlyreset_m),
             .CH0_RXPHSETINITREQ_M          (ch12_rxphsetinitreq_m),
             .CH0_RXPHSHIFT180_M            (ch12_rxphshift180_m),
             .CH0_RXPMARESETMASK_M          (ch12_rxpmaresetmask_m),
             .CH0_RXPOLARITY_M              (ch12_rxpolarity_m),
             .CH0_RXPRBSCNTRESET_M          (ch12_rxprbscntreset_m),
             .CH0_RXPRBSSEL_M               (ch12_rxprbssel_m),
             .CH0_RXPROGDIVRESET_M          (ch12_rxprogdivreset_m),
             .CH0_RXRATE_M                  (ch12_rxrate_m),
             .CH0_RXRESETMODE_M             (ch12_rxresetmode_m),
             .CH0_RXSLIDE_M                 (ch12_rxslide_m),
             .CH0_RXSYNCALLIN_M             (ch12_rxsyncallin_m),
             .CH0_RXTERMINATION_M           (ch12_rxtermination_m),
             .CH0_RXUSERRDY_M               (ch12_rxuserrdy_m),
             .CH0_TSTIN_M                   (ch12_tstin_m),
             .CH0_TXCOMINIT_M               (ch12_txcominit_m),
             .CH0_TXCOMSAS_M                (ch12_txcomsas_m),
             .CH0_TXCOMWAKE_M               (ch12_txcomwake_m),
             .CH0_TXCTRL0_M                 (ch12_txctrl0_m),
             .CH0_TXCTRL1_M                 (ch12_txctrl1_m),
             .CH0_TXCTRL2_M                 (ch12_txctrl2_m),
             .CH0_TXDAPICODEOVRDEN_M        (ch12_txdapicodeovrden_m),
             .CH0_TXDAPICODERESET_M         (ch12_txdapicodereset_m),
             .CH0_TXDATAEXTENDRSVD_M        (ch12_txdataextendrsvd_m),
             .CH0_TXDATA_M                  (ch12_txdata_m),
             .CH0_TXDEEMPH_M                (ch12_txdeemph_m),
             .CH0_TXDETECTRX_M              (ch12_txdetectrx_m),
             .CH0_TXDIFFCTRL_M              (ch12_txdiffctrl_m),
             .CH0_TXDLYALIGNREQ_M           (ch12_txdlyalignreq_m),
             .CH0_TXELECIDLE_M              (ch12_txelecidle_m),
             .CH0_TXHEADER_M                (ch12_txheader_m),
             .CH0_TXINHIBIT_M               (ch12_txinhibit_m),
             .CH0_TXLATCLK_M                (ch12_txlatclk_m),
             .CH0_TXMAINCURSOR_M            (ch12_txmaincursor_m),
             .CH0_TXMARGIN_M                (ch12_txmargin_m),
             .CH0_TXMLDCHAINDONE_M          (ch12_txmldchaindone_m),
             .CH0_TXMLDCHAINREQ_M           (ch12_txmldchainreq_m),
             .CH0_TXONESZEROS_M             (ch12_txoneszeros_m),
             .CH0_TXPAUSEDELAYALIGN_M       (ch12_txpausedelayalign_m),
             .CH0_TXPCSRESETMASK_M          (ch12_txpcsresetmask_m),
             .CH0_TXPD_M                    (ch12_txpd_m),
             .CH0_TXPHALIGNREQ_M            (ch12_txphalignreq_m),
             .CH0_TXPHALIGNRESETMASK_M      (ch12_txphalignresetmask_m),
             .CH0_TXPHDLYPD_M               (ch12_txphdlypd_m),
             .CH0_TXPHDLYRESET_M            (ch12_txphdlyreset_m),
             .CH0_TXPHDLYTSTCLK_M           (ch12_txphdlytstclk_m),
             .CH0_TXPHSETINITREQ_M          (ch12_txphsetinitreq_m),
             .CH0_TXPHSHIFT180_M            (ch12_txphshift180_m),
             .CH0_TXPICODEOVRDEN_M          (ch12_txpicodeovrden_m),
             .CH0_TXPICODERESET_M           (ch12_txpicodereset_m),
             .CH0_TXPIPPMEN_M               (ch12_txpippmen_m),
             .CH0_TXPIPPMSTEPSIZE_M         (ch12_txpippmstepsize_m),
             .CH0_TXPISOPD_M                (ch12_txpisopd_m),
             .CH0_TXPMARESETMASK_M          (ch12_txpmaresetmask_m),
             .CH0_TXPOLARITY_M              (ch12_txpolarity_m),
             .CH0_TXPOSTCURSOR_M            (ch12_txpostcursor_m),
             .CH0_TXPRBSFORCEERR_M          (ch12_txprbsforceerr_m),
             .CH0_TXPRBSSEL_M               (ch12_txprbssel_m),
             .CH0_TXPRECURSOR_M             (ch12_txprecursor_m),
             .CH0_TXPROGDIVRESET_M          (ch12_txprogdivreset_m),
             .CH0_TXRATE_M                  (ch12_txrate_m),
             .CH0_TXRESETMODE_M             (ch12_txresetmode_m),
             .CH0_TXSEQUENCE_M              (ch12_txsequence_m),
             .CH0_TXSWING_M                 (ch12_txswing_m),
             .CH0_TXSYNCALLIN_M             (ch12_txsyncallin_m),
             .CH0_TXUSERRDY_M               (ch12_txuserrdy_m),
             .CH0_TXUSRCLK_M                (ch12_txusrclk_m),
             .CH1_CDRBMCDRREQ_M             (ch13_cdrbmcdrreq_m),
             .CH1_CDRFREQOS_M               (ch13_cdrfreqos_m),
             .CH1_CDRINCPCTRL_M             (ch13_cdrincpctrl_m),
             .CH1_CDRSTEPDIR_M              (ch13_cdrstepdir_m),
             .CH1_CDRSTEPSQ_M               (ch13_cdrstepsq_m),
             .CH1_CDRSTEPSX_M               (ch13_cdrstepsx_m),
//             .CH1_CFOKOVWRFINISH_M          (ch13_cfokovwrfinish_m),
//             .CH1_CFOKOVWRPULSE_M           (ch13_cfokovwrpulse_m),
//             .CH1_CFOKOVWRSTART_M           (ch13_cfokovwrstart_m),
             .CH1_CLKRSVD0_M                (ch13_clkrsvd0_m),
             .CH1_CLKRSVD1_M                (ch13_clkrsvd1_m),
             .CH1_DMONFIFORESET_M           (ch13_dmonfiforeset_m),
             .CH1_DMONITORCLK_M             (ch13_dmonitorclk_m),
             .CH1_EYESCANRESET_M            (ch13_eyescanreset_m),
             .CH1_EYESCANTRIGGER_M          (ch13_eyescantrigger_m),
             .CH1_GTRSVD_M                  (ch13_gtrsvd_m),
             .CH1_GTRXRESET_M               (ch13_gtrxreset_m),
             .CH1_GTTXRESET_M               (ch13_gttxreset_m),
             .CH1_HSDPPCSRESET_M            (ch13_hsdppcsreset_m),
             .CH1_ILORESETMASK_M            (ch13_iloresetmask_m),
             .CH1_ILORESET_M                (ch13_iloreset_m),
             .CH1_LOOPBACK_M                (ch13_loopback_m),
             .CH1_PCIERSTB_M                (ch13_pcierstb_m),
             .CH1_PCSRSVDIN_M               (ch13_pcsrsvdin_m),
             .CH1_PHYESMADAPTSAVE_M         (ch13_phyesmadaptsave_m),
             .CH1_RXCDRHOLD_M               (ch13_rxcdrhold_m),
             .CH1_RXCDROVRDEN_M             (ch13_rxcdrovrden_m),
             .CH1_RXCDRRESET_M              (ch13_rxcdrreset_m),
             .CH1_RXCHBONDI_M               (ch13_rxchbondi_m),
             .CH1_RXDAPICODEOVRDEN_M        (ch13_rxdapicodeovrden_m),
             .CH1_RXDAPICODERESET_M         (ch13_rxdapicodereset_m),
             .CH1_RXDLYALIGNREQ_M           (ch13_rxdlyalignreq_m),
             .CH1_RXEQTRAINING_M            (ch13_rxeqtraining_m),
             .CH1_RXGEARBOXSLIP_M           (ch13_rxgearboxslip_m),
             .CH1_RXLATCLK_M                (ch13_rxlatclk_m),
             .CH1_RXLPMEN_M                 (ch13_rxlpmen_m),
             .CH1_RXMLDCHAINDONE_M          (ch13_rxmldchaindone_m),
             .CH1_RXMLDCHAINREQ_M           (ch13_rxmldchainreq_m),
             .CH1_RXMLFINEALIGNREQ_M        (ch13_rxmlfinealignreq_m),
             .CH1_RXOOBRESET_M              (ch13_rxoobreset_m),
             .CH1_RXPCSRESETMASK_M          (ch13_rxpcsresetmask_m),
             .CH1_RXPD_M                    (ch13_rxpd_m),
             .CH1_RXPHALIGNREQ_M            (ch13_rxphalignreq_m),
             .CH1_RXPHALIGNRESETMASK_M      (ch13_rxphalignresetmask_m),
             .CH1_RXPHDLYPD_M               (ch13_rxphdlypd_m),
             .CH1_RXPHDLYRESET_M            (ch13_rxphdlyreset_m),
             .CH1_RXPHSETINITREQ_M          (ch13_rxphsetinitreq_m),
             .CH1_RXPHSHIFT180_M            (ch13_rxphshift180_m),
             .CH1_RXPMARESETMASK_M          (ch13_rxpmaresetmask_m),
             .CH1_RXPOLARITY_M              (ch13_rxpolarity_m),
             .CH1_RXPRBSCNTRESET_M          (ch13_rxprbscntreset_m),
             .CH1_RXPRBSSEL_M               (ch13_rxprbssel_m),
             .CH1_RXPROGDIVRESET_M          (ch13_rxprogdivreset_m),
             .CH1_RXRATE_M                  (ch13_rxrate_m),
             .CH1_RXRESETMODE_M             (ch13_rxresetmode_m),
             .CH1_RXSLIDE_M                 (ch13_rxslide_m),
             .CH1_RXSYNCALLIN_M             (ch13_rxsyncallin_m),
             .CH1_RXTERMINATION_M           (ch13_rxtermination_m),
             .CH1_RXUSERRDY_M               (ch13_rxuserrdy_m),
             .CH1_RXUSRCLK_M                (ch13_rxusrclk_m),
             .CH1_TSTIN_M                   (ch13_tstin_m),
             .CH1_TXCOMINIT_M               (ch13_txcominit_m),
             .CH1_TXCOMSAS_M                (ch13_txcomsas_m),
             .CH1_TXCOMWAKE_M               (ch13_txcomwake_m),
             .CH1_TXCTRL0_M                 (ch13_txctrl0_m),
             .CH1_TXCTRL1_M                 (ch13_txctrl1_m),
             .CH1_TXCTRL2_M                 (ch13_txctrl2_m),
             .CH1_TXDAPICODEOVRDEN_M        (ch13_txdapicodeovrden_m),
             .CH1_TXDAPICODERESET_M         (ch13_txdapicodereset_m),
             .CH1_TXDATAEXTENDRSVD_M        (ch13_txdataextendrsvd_m),
             .CH1_TXDATA_M                  (ch13_txdata_m),
             .CH1_TXDEEMPH_M                (ch13_txdeemph_m),
             .CH1_TXDETECTRX_M              (ch13_txdetectrx_m),
             .CH1_TXDIFFCTRL_M              (ch13_txdiffctrl_m),
             .CH1_TXDLYALIGNREQ_M           (ch13_txdlyalignreq_m),
             .CH1_TXELECIDLE_M              (ch13_txelecidle_m),
             .CH1_TXHEADER_M                (ch13_txheader_m),
             .CH1_TXINHIBIT_M               (ch13_txinhibit_m),
             .CH1_TXLATCLK_M                (ch13_txlatclk_m),
             .CH1_TXMAINCURSOR_M            (ch13_txmaincursor_m),
             .CH1_TXMARGIN_M                (ch13_txmargin_m),
             .CH1_TXMLDCHAINDONE_M          (ch13_txmldchaindone_m),
             .CH1_TXMLDCHAINREQ_M           (ch13_txmldchainreq_m),
             .CH1_TXONESZEROS_M             (ch13_txoneszeros_m),
             .CH1_TXPAUSEDELAYALIGN_M       (ch13_txpausedelayalign_m),
             .CH1_TXPCSRESETMASK_M          (ch13_txpcsresetmask_m),
             .CH1_TXPD_M                    (ch13_txpd_m),
             .CH1_TXPHALIGNREQ_M            (ch13_txphalignreq_m),
             .CH1_TXPHALIGNRESETMASK_M      (ch13_txphalignresetmask_m),
             .CH1_TXPHDLYPD_M               (ch13_txphdlypd_m),
             .CH1_TXPHDLYRESET_M            (ch13_txphdlyreset_m),
             .CH1_TXPHDLYTSTCLK_M           (ch13_txphdlytstclk_m),
             .CH1_TXPHSETINITREQ_M          (ch13_txphsetinitreq_m),
             .CH1_TXPHSHIFT180_M            (ch13_txphshift180_m),
             .CH1_TXPICODEOVRDEN_M          (ch13_txpicodeovrden_m),
             .CH1_TXPICODERESET_M           (ch13_txpicodereset_m),
             .CH1_TXPIPPMEN_M               (ch13_txpippmen_m),
             .CH1_TXPIPPMSTEPSIZE_M         (ch13_txpippmstepsize_m),
             .CH1_TXPISOPD_M                (ch13_txpisopd_m),
             .CH1_TXPMARESETMASK_M          (ch13_txpmaresetmask_m),
             .CH1_TXPOLARITY_M              (ch13_txpolarity_m),
             .CH1_TXPOSTCURSOR_M            (ch13_txpostcursor_m),
             .CH1_TXPRBSFORCEERR_M          (ch13_txprbsforceerr_m),
             .CH1_TXPRBSSEL_M               (ch13_txprbssel_m),
             .CH1_TXPRECURSOR_M             (ch13_txprecursor_m),
             .CH1_TXPROGDIVRESET_M          (ch13_txprogdivreset_m),
             .CH1_TXRATE_M                  (ch13_txrate_m),
             .CH1_TXRESETMODE_M             (ch13_txresetmode_m),
             .CH1_TXSEQUENCE_M              (ch13_txsequence_m),
             .CH1_TXSWING_M                 (ch13_txswing_m),
             .CH1_TXSYNCALLIN_M             (ch13_txsyncallin_m),
             .CH1_TXUSERRDY_M               (ch13_txuserrdy_m),
             .CH1_TXUSRCLK_M                (ch13_txusrclk_m),
             .CH2_CDRBMCDRREQ_M             (ch14_cdrbmcdrreq_m),
             .CH2_CDRFREQOS_M               (ch14_cdrfreqos_m),
             .CH2_CDRINCPCTRL_M             (ch14_cdrincpctrl_m),
             .CH2_CDRSTEPDIR_M              (ch14_cdrstepdir_m),
             .CH2_CDRSTEPSQ_M               (ch14_cdrstepsq_m),
             .CH2_CDRSTEPSX_M               (ch14_cdrstepsx_m),
//             .CH2_CFOKOVWRFINISH_M          (ch14_cfokovwrfinish_m),
//             .CH2_CFOKOVWRPULSE_M           (ch14_cfokovwrpulse_m),
//             .CH2_CFOKOVWRSTART_M           (ch14_cfokovwrstart_m),
             .CH2_CLKRSVD0_M                (ch14_clkrsvd0_m),
             .CH2_CLKRSVD1_M                (ch14_clkrsvd1_m),
             .CH2_DMONFIFORESET_M           (ch14_dmonfiforeset_m),
             .CH2_DMONITORCLK_M             (ch14_dmonitorclk_m),
             .CH2_EYESCANRESET_M            (ch14_eyescanreset_m),
             .CH2_EYESCANTRIGGER_M          (ch14_eyescantrigger_m),
             .CH2_GTRSVD_M                  (ch14_gtrsvd_m),
             .CH2_GTRXRESET_M               (ch14_gtrxreset_m),
             .CH2_GTTXRESET_M               (ch14_gttxreset_m),
             .CH2_HSDPPCSRESET_M            (ch14_hsdppcsreset_m),
             .CH2_ILORESETMASK_M            (ch14_iloresetmask_m),
             .CH2_ILORESET_M                (ch14_iloreset_m),
             .CH2_LOOPBACK_M                (ch14_loopback_m),
             .CH2_PCIERSTB_M                (ch14_pcierstb_m),
             .CH2_PCSRSVDIN_M               (ch14_pcsrsvdin_m),
             .CH2_PHYESMADAPTSAVE_M         (ch14_phyesmadaptsave_m),
             .CH2_RXCDRHOLD_M               (ch14_rxcdrhold_m),
             .CH2_RXCDROVRDEN_M             (ch14_rxcdrovrden_m),
             .CH2_RXCDRRESET_M              (ch14_rxcdrreset_m),
             .CH2_RXCHBONDI_M               (ch14_rxchbondi_m),
             .CH2_RXDAPICODEOVRDEN_M        (ch14_rxdapicodeovrden_m),
             .CH2_RXDAPICODERESET_M         (ch14_rxdapicodereset_m),
             .CH2_RXDLYALIGNREQ_M           (ch14_rxdlyalignreq_m),
             .CH2_RXEQTRAINING_M            (ch14_rxeqtraining_m),
             .CH2_RXGEARBOXSLIP_M           (ch14_rxgearboxslip_m),
             .CH2_RXLATCLK_M                (ch14_rxlatclk_m),
             .CH2_RXLPMEN_M                 (ch14_rxlpmen_m),
             .CH2_RXMLDCHAINDONE_M          (ch14_rxmldchaindone_m),
             .CH2_RXMLDCHAINREQ_M           (ch14_rxmldchainreq_m),
             .CH2_RXMLFINEALIGNREQ_M        (ch14_rxmlfinealignreq_m),
             .CH2_RXOOBRESET_M              (ch14_rxoobreset_m),
             .CH2_RXPCSRESETMASK_M          (ch14_rxpcsresetmask_m),
             .CH2_RXPD_M                    (ch14_rxpd_m),
             .CH2_RXPHALIGNREQ_M            (ch14_rxphalignreq_m),
             .CH2_RXPHALIGNRESETMASK_M      (ch14_rxphalignresetmask_m),
             .CH2_RXPHDLYPD_M               (ch14_rxphdlypd_m),
             .CH2_RXPHDLYRESET_M            (ch14_rxphdlyreset_m),
             .CH2_RXPHSETINITREQ_M          (ch14_rxphsetinitreq_m),
             .CH2_RXPHSHIFT180_M            (ch14_rxphshift180_m),
             .CH2_RXPMARESETMASK_M          (ch14_rxpmaresetmask_m),
             .CH2_RXPOLARITY_M              (ch14_rxpolarity_m),
             .CH2_RXPRBSCNTRESET_M          (ch14_rxprbscntreset_m),
             .CH2_RXPRBSSEL_M               (ch14_rxprbssel_m),
             .CH2_RXPROGDIVRESET_M          (ch14_rxprogdivreset_m),
             .CH2_RXRATE_M                  (ch14_rxrate_m),
             .CH2_RXRESETMODE_M             (ch14_rxresetmode_m),
             .CH2_RXSLIDE_M                 (ch14_rxslide_m),
             .CH2_RXSYNCALLIN_M             (ch14_rxsyncallin_m),
             .CH2_RXTERMINATION_M           (ch14_rxtermination_m),
             .CH2_RXUSERRDY_M               (ch14_rxuserrdy_m),
             .CH2_RXUSRCLK_M                (ch14_rxusrclk_m),
             .CH2_TSTIN_M                   (ch14_tstin_m),
             .CH2_TXCOMINIT_M               (ch14_txcominit_m),
             .CH2_TXCOMSAS_M                (ch14_txcomsas_m),
             .CH2_TXCOMWAKE_M               (ch14_txcomwake_m),
             .CH2_TXCTRL0_M                 (ch14_txctrl0_m),
             .CH2_TXCTRL1_M                 (ch14_txctrl1_m),
             .CH2_TXCTRL2_M                 (ch14_txctrl2_m),
             .CH2_TXDAPICODEOVRDEN_M        (ch14_txdapicodeovrden_m),
             .CH2_TXDAPICODERESET_M         (ch14_txdapicodereset_m),
             .CH2_TXDATAEXTENDRSVD_M        (ch14_txdataextendrsvd_m),
             .CH2_TXDATA_M                  (ch14_txdata_m),
             .CH2_TXDEEMPH_M                (ch14_txdeemph_m),
             .CH2_TXDETECTRX_M              (ch14_txdetectrx_m),
             .CH2_TXDIFFCTRL_M              (ch14_txdiffctrl_m),
             .CH2_TXDLYALIGNREQ_M           (ch14_txdlyalignreq_m),
             .CH2_TXELECIDLE_M              (ch14_txelecidle_m),
             .CH2_TXHEADER_M                (ch14_txheader_m),
             .CH2_TXINHIBIT_M               (ch14_txinhibit_m),
             .CH2_TXLATCLK_M                (ch14_txlatclk_m),
             .CH2_TXMAINCURSOR_M            (ch14_txmaincursor_m),
             .CH2_TXMARGIN_M                (ch14_txmargin_m),
             .CH2_TXMLDCHAINDONE_M          (ch14_txmldchaindone_m),
             .CH2_TXMLDCHAINREQ_M           (ch14_txmldchainreq_m),
             .CH2_TXONESZEROS_M             (ch14_txoneszeros_m),
             .CH2_TXPAUSEDELAYALIGN_M       (ch14_txpausedelayalign_m),
             .CH2_TXPCSRESETMASK_M          (ch14_txpcsresetmask_m),
             .CH2_TXPD_M                    (ch14_txpd_m),
             .CH2_TXPHALIGNREQ_M            (ch14_txphalignreq_m),
             .CH2_TXPHALIGNRESETMASK_M      (ch14_txphalignresetmask_m),
             .CH2_TXPHDLYPD_M               (ch14_txphdlypd_m),
             .CH2_TXPHDLYRESET_M            (ch14_txphdlyreset_m),
             .CH2_TXPHDLYTSTCLK_M           (ch14_txphdlytstclk_m),
             .CH2_TXPHSETINITREQ_M          (ch14_txphsetinitreq_m),
             .CH2_TXPHSHIFT180_M            (ch14_txphshift180_m),
             .CH2_TXPICODEOVRDEN_M          (ch14_txpicodeovrden_m),
             .CH2_TXPICODERESET_M           (ch14_txpicodereset_m),
             .CH2_TXPIPPMEN_M               (ch14_txpippmen_m),
             .CH2_TXPIPPMSTEPSIZE_M         (ch14_txpippmstepsize_m),
             .CH2_TXPISOPD_M                (ch14_txpisopd_m),
             .CH2_TXPMARESETMASK_M          (ch14_txpmaresetmask_m),
             .CH2_TXPOLARITY_M              (ch14_txpolarity_m),
             .CH2_TXPOSTCURSOR_M            (ch14_txpostcursor_m),
             .CH2_TXPRBSFORCEERR_M          (ch14_txprbsforceerr_m),
             .CH2_TXPRBSSEL_M               (ch14_txprbssel_m),
             .CH2_TXPRECURSOR_M             (ch14_txprecursor_m),
             .CH2_TXPROGDIVRESET_M          (ch14_txprogdivreset_m),
             .CH2_TXRATE_M                  (ch14_txrate_m),
             .CH2_TXRESETMODE_M             (ch14_txresetmode_m),
             .CH2_TXSEQUENCE_M              (ch14_txsequence_m),
             .CH2_TXSWING_M                 (ch14_txswing_m),
             .CH2_TXSYNCALLIN_M             (ch14_txsyncallin_m),
             .CH2_TXUSERRDY_M               (ch14_txuserrdy_m),
             .CH2_TXUSRCLK_M                (ch14_txusrclk_m),
             .CH3_CDRBMCDRREQ_M             (ch15_cdrbmcdrreq_m),
             .CH3_CDRFREQOS_M               (ch15_cdrfreqos_m),
             .CH3_CDRINCPCTRL_M             (ch15_cdrincpctrl_m),
             .CH3_CDRSTEPDIR_M              (ch15_cdrstepdir_m),
             .CH3_CDRSTEPSQ_M               (ch15_cdrstepsq_m),
             .CH3_CDRSTEPSX_M               (ch15_cdrstepsx_m),
//             .CH3_CFOKOVWRFINISH_M          (ch15_cfokovwrfinish_m),
//             .CH3_CFOKOVWRPULSE_M           (ch15_cfokovwrpulse_m),
//             .CH3_CFOKOVWRSTART_M           (ch15_cfokovwrstart_m),
             .CH3_CLKRSVD0_M                (ch15_clkrsvd0_m),
             .CH3_CLKRSVD1_M                (ch15_clkrsvd1_m),
             .CH3_DMONFIFORESET_M           (ch15_dmonfiforeset_m),
             .CH3_DMONITORCLK_M             (ch15_dmonitorclk_m),
             .CH3_EYESCANRESET_M            (ch15_eyescanreset_m),
             .CH3_EYESCANTRIGGER_M          (ch15_eyescantrigger_m),
             .CH3_GTRSVD_M                  (ch15_gtrsvd_m),
             .CH3_GTRXRESET_M               (ch15_gtrxreset_m),
             .CH3_GTTXRESET_M               (ch15_gttxreset_m),
             .CH3_HSDPPCSRESET_M            (ch15_hsdppcsreset_m),
             .CH3_ILORESETMASK_M            (ch15_iloresetmask_m),
             .CH3_ILORESET_M                (ch15_iloreset_m),
             .CH3_LOOPBACK_M                (ch15_loopback_m),
             .CH3_PCIERSTB_M                (ch15_pcierstb_m),
             .CH3_PCSRSVDIN_M               (ch15_pcsrsvdin_m),
             .CH3_PHYESMADAPTSAVE_M         (ch15_phyesmadaptsave_m),
             .CH3_RXCDRHOLD_M               (ch15_rxcdrhold_m),
             .CH3_RXCDROVRDEN_M             (ch15_rxcdrovrden_m),
             .CH3_RXCDRRESET_M              (ch15_rxcdrreset_m),
             .CH3_RXCHBONDI_M               (ch15_rxchbondi_m),
             .CH3_RXDAPICODEOVRDEN_M        (ch15_rxdapicodeovrden_m),
             .CH3_RXDAPICODERESET_M         (ch15_rxdapicodereset_m),
             .CH3_RXDLYALIGNREQ_M           (ch15_rxdlyalignreq_m),
             .CH3_RXEQTRAINING_M            (ch15_rxeqtraining_m),
             .CH3_RXGEARBOXSLIP_M           (ch15_rxgearboxslip_m),
             .CH3_RXLATCLK_M                (ch15_rxlatclk_m),
             .CH3_RXLPMEN_M                 (ch15_rxlpmen_m),
             .CH3_RXMLDCHAINDONE_M          (ch15_rxmldchaindone_m),
             .CH3_RXMLDCHAINREQ_M           (ch15_rxmldchainreq_m),
             .CH3_RXMLFINEALIGNREQ_M        (ch15_rxmlfinealignreq_m),
             .CH3_RXOOBRESET_M              (ch15_rxoobreset_m),
             .CH3_RXPCSRESETMASK_M          (ch15_rxpcsresetmask_m),
             .CH3_RXPD_M                    (ch15_rxpd_m),
             .CH3_RXPHALIGNREQ_M            (ch15_rxphalignreq_m),
             .CH3_RXPHALIGNRESETMASK_M      (ch15_rxphalignresetmask_m),
             .CH3_RXPHDLYPD_M               (ch15_rxphdlypd_m),
             .CH3_RXPHDLYRESET_M            (ch15_rxphdlyreset_m),
             .CH3_RXPHSETINITREQ_M          (ch15_rxphsetinitreq_m),
             .CH3_RXPHSHIFT180_M            (ch15_rxphshift180_m),
             .CH3_RXPMARESETMASK_M          (ch15_rxpmaresetmask_m),
             .CH3_RXPOLARITY_M              (ch15_rxpolarity_m),
             .CH3_RXPRBSCNTRESET_M          (ch15_rxprbscntreset_m),
             .CH3_RXPRBSSEL_M               (ch15_rxprbssel_m),
             .CH3_RXPROGDIVRESET_M          (ch15_rxprogdivreset_m),
             .CH3_RXRATE_M                  (ch15_rxrate_m),
             .CH3_RXRESETMODE_M             (ch15_rxresetmode_m),
             .CH3_RXSLIDE_M                 (ch15_rxslide_m),
             .CH3_RXSYNCALLIN_M             (ch15_rxsyncallin_m),
             .CH3_RXTERMINATION_M           (ch15_rxtermination_m),
             .CH3_RXUSERRDY_M               (ch15_rxuserrdy_m),
             .CH3_RXUSRCLK_M                (ch15_rxusrclk_m),
             .CH3_TSTIN_M                   (ch15_tstin_m),
             .CH3_TXCOMINIT_M               (ch15_txcominit_m),
             .CH3_TXCOMSAS_M                (ch15_txcomsas_m),
             .CH3_TXCOMWAKE_M               (ch15_txcomwake_m),
             .CH3_TXCTRL0_M                 (ch15_txctrl0_m),
             .CH3_TXCTRL1_M                 (ch15_txctrl1_m),
             .CH3_TXCTRL2_M                 (ch15_txctrl2_m),
             .CH3_TXDAPICODEOVRDEN_M        (ch15_txdapicodeovrden_m),
             .CH3_TXDAPICODERESET_M         (ch15_txdapicodereset_m),
             .CH3_TXDATAEXTENDRSVD_M        (ch15_txdataextendrsvd_m),
             .CH3_TXDATA_M                  (ch15_txdata_m),
             .CH3_TXDEEMPH_M                (ch15_txdeemph_m),
             .CH3_TXDETECTRX_M              (ch15_txdetectrx_m),
             .CH3_TXDIFFCTRL_M              (ch15_txdiffctrl_m),
             .CH3_TXDLYALIGNREQ_M           (ch15_txdlyalignreq_m),
             .CH3_TXELECIDLE_M              (ch15_txelecidle_m),
             .CH3_TXHEADER_M                (ch15_txheader_m),
             .CH3_TXINHIBIT_M               (ch15_txinhibit_m),
             .CH3_TXLATCLK_M                (ch15_txlatclk_m),
             .CH3_TXMAINCURSOR_M            (ch15_txmaincursor_m),
             .CH3_TXMARGIN_M                (ch15_txmargin_m),
             .CH3_TXMLDCHAINDONE_M          (ch15_txmldchaindone_m),
             .CH3_TXMLDCHAINREQ_M           (ch15_txmldchainreq_m),
             .CH3_TXONESZEROS_M             (ch15_txoneszeros_m),
             .CH3_TXPAUSEDELAYALIGN_M       (ch15_txpausedelayalign_m),
             .CH3_TXPCSRESETMASK_M          (ch15_txpcsresetmask_m),
             .CH3_TXPD_M                    (ch15_txpd_m),
             .CH3_TXPHALIGNREQ_M            (ch15_txphalignreq_m),
             .CH3_TXPHALIGNRESETMASK_M      (ch15_txphalignresetmask_m),
             .CH3_TXPHDLYPD_M               (ch15_txphdlypd_m),
             .CH3_TXPHDLYRESET_M            (ch15_txphdlyreset_m),
             .CH3_TXPHDLYTSTCLK_M           (ch15_txphdlytstclk_m),
             .CH3_TXPHSETINITREQ_M          (ch15_txphsetinitreq_m),
             .CH3_TXPHSHIFT180_M            (ch15_txphshift180_m),
             .CH3_TXPICODEOVRDEN_M          (ch15_txpicodeovrden_m),
             .CH3_TXPICODERESET_M           (ch15_txpicodereset_m),
             .CH3_TXPIPPMEN_M               (ch15_txpippmen_m),
             .CH3_TXPIPPMSTEPSIZE_M         (ch15_txpippmstepsize_m),
             .CH3_TXPISOPD_M                (ch15_txpisopd_m),
             .CH3_TXPMARESETMASK_M          (ch15_txpmaresetmask_m),
             .CH3_TXPOLARITY_M              (ch15_txpolarity_m),
             .CH3_TXPOSTCURSOR_M            (ch15_txpostcursor_m),
             .CH3_TXPRBSFORCEERR_M          (ch15_txprbsforceerr_m),
             .CH3_TXPRBSSEL_M               (ch15_txprbssel_m),
             .CH3_TXPRECURSOR_M             (ch15_txprecursor_m),
             .CH3_TXPROGDIVRESET_M          (ch15_txprogdivreset_m),
             .CH3_TXRATE_M                  (ch15_txrate_m),
             .CH3_TXRESETMODE_M             (ch15_txresetmode_m),
             .CH3_TXSEQUENCE_M              (ch15_txsequence_m),
             .CH3_TXSWING_M                 (ch15_txswing_m),
             .CH3_TXSYNCALLIN_M             (ch15_txsyncallin_m),
             .CH3_TXUSERRDY_M               (ch15_txuserrdy_m),
             .CH3_TXUSRCLK_M                (ch15_txusrclk_m),

             .CTRLRSVDIN0_M                  (q3_ctrlrsvdin0_m),
             .CTRLRSVDIN1_M                  (q3_ctrlrsvdin1_m),
             
             .DEBUGTRACECLK_M               (q3_debugtraceclk_m),
             .DEBUGTRACEREADY_M            (q3_debugtracetready_m),
             .GPI_M                         (q3_gpi_m),
//             .HSCLK0_GTGREFCLK2LCPLL_M      (q3_hsclk0_gtgrefclk2lcpll_m),
//             .HSCLK0_GTGREFCLK2RPLL_M       (q3_hsclk0_gtgrefclk2rpll_m),
             .HSCLK0_LCPLLCLKRSVD0_M        (q3_hsclk0_lcpllclkrsvd0_m),
             .HSCLK0_LCPLLCLKRSVD1_M        (q3_hsclk0_lcpllclkrsvd1_m),
             .HSCLK0_LCPLLFBDIV_M           (q3_hsclk0_lcpllfbdiv_m),
             .HSCLK0_LCPLLPD_M              (q3_hsclk0_lcpllpd_m),
             .HSCLK0_LCPLLREFCLKSEL_M       (q3_hsclk0_lcpllrefclksel_m),
             .HSCLK0_LCPLLRESETBYPASSMODE_M (q3_hsclk0_lcpllresetbypassmode_m),
             .HSCLK0_LCPLLRESETMASK_M       (q3_hsclk0_lcpllresetmask_m),
             .HSCLK0_LCPLLRESET_M           (q3_hsclk0_lcpllreset_m),
             .HSCLK0_LCPLLRSVD0_M           (q3_hsclk0_lcpllrsvd0_m),
             .HSCLK0_LCPLLRSVD1_M           (q3_hsclk0_lcpllrsvd1_m),
             .HSCLK0_LCPLLSDMDATA_M         (q3_hsclk0_lcpllsdmdata_m),
             .HSCLK0_LCPLLSDMTOGGLE_M       (q3_hsclk0_lcpllsdmtoggle_m),
             .HSCLK0_RPLLCLKRSVD0_M         (q3_hsclk0_rpllclkrsvd0_m),
             .HSCLK0_RPLLCLKRSVD1_M         (q3_hsclk0_rpllclkrsvd1_m),
             .HSCLK0_RPLLFBDIV_M            (q3_hsclk0_rpllfbdiv_m),
             .HSCLK0_RPLLPD_M               (q3_hsclk0_rpllpd_m),
             .HSCLK0_RPLLREFCLKSEL_M        (q3_hsclk0_rpllrefclksel_m),
             .HSCLK0_RPLLRESETBYPASSMODE_M  (q3_hsclk0_rpllresetbypassmode_m),
             .HSCLK0_RPLLRESETMASK_M        (q3_hsclk0_rpllresetmask_m),
             .HSCLK0_RPLLRESET_M            (q3_hsclk0_rpllreset_m),
             .HSCLK0_RPLLRSVD0_M            (q3_hsclk0_rpllrsvd0_m),
             .HSCLK0_RPLLRSVD1_M            (q3_hsclk0_rpllrsvd1_m),
             .HSCLK0_RPLLSDMDATA_M          (q3_hsclk0_rpllsdmdata_m),
             .HSCLK0_RPLLSDMTOGGLE_M        (q3_hsclk0_rpllsdmtoggle_m),
//             .HSCLK1_GTGREFCLK2LCPLL_M      (q3_hsclk1_gtgrefclk2lcpll_m),
//             .HSCLK1_GTGREFCLK2RPLL_M       (q3_hsclk1_gtgrefclk2rpll_m),
             .HSCLK1_LCPLLCLKRSVD0_M        (q3_hsclk1_lcpllclkrsvd0_m),
             .HSCLK1_LCPLLCLKRSVD1_M        (q3_hsclk1_lcpllclkrsvd1_m),
             .HSCLK1_LCPLLFBDIV_M           (q3_hsclk1_lcpllfbdiv_m),
             .HSCLK1_LCPLLPD_M              (q3_hsclk1_lcpllpd_m),
             .HSCLK1_LCPLLREFCLKSEL_M       (q3_hsclk1_lcpllrefclksel_m),
             .HSCLK1_LCPLLRESETBYPASSMODE_M (q3_hsclk1_lcpllresetbypassmode_m),
             .HSCLK1_LCPLLRESETMASK_M       (q3_hsclk1_lcpllresetmask_m),
             .HSCLK1_LCPLLRESET_M           (q3_hsclk1_lcpllreset_m),
             .HSCLK1_LCPLLRSVD0_M           (q3_hsclk1_lcpllrsvd0_m),
             .HSCLK1_LCPLLRSVD1_M           (q3_hsclk1_lcpllrsvd1_m),
             .HSCLK1_LCPLLSDMDATA_M         (q3_hsclk1_lcpllsdmdata_m),
             .HSCLK1_LCPLLSDMTOGGLE_M       (q3_hsclk1_lcpllsdmtoggle_m),
             .HSCLK1_RPLLCLKRSVD0_M         (q3_hsclk1_rpllclkrsvd0_m),
             .HSCLK1_RPLLCLKRSVD1_M         (q3_hsclk1_rpllclkrsvd1_m),
             .HSCLK1_RPLLFBDIV_M            (q3_hsclk1_rpllfbdiv_m),
             .HSCLK1_RPLLPD_M               (q3_hsclk1_rpllpd_m),
             .HSCLK1_RPLLREFCLKSEL_M        (q3_hsclk1_rpllrefclksel_m),
             .HSCLK1_RPLLRESETBYPASSMODE_M  (q3_hsclk1_rpllresetbypassmode_m),
             .HSCLK1_RPLLRESETMASK_M        (q3_hsclk1_rpllresetmask_m),
             .HSCLK1_RPLLRESET_M            (q3_hsclk1_rpllreset_m),
             .HSCLK1_RPLLRSVD0_M            (q3_hsclk1_rpllrsvd0_m),
             .HSCLK1_RPLLRSVD1_M            (q3_hsclk1_rpllrsvd1_m),
             .HSCLK1_RPLLSDMDATA_M          (q3_hsclk1_rpllsdmdata_m),
             .HSCLK1_RPLLSDMTOGGLE_M        (q3_hsclk1_rpllsdmtoggle_m),
             .M0_AXIS_TREADY_M              (s9_axis_tready_m),
             .M1_AXIS_TREADY_M              (s10_axis_tready_m),
             .M2_AXIS_TREADY_M              (s11_axis_tready_m),
             .MSTRXRESET_M                  ({ch15_mstrxreset_m,ch14_mstrxreset_m,ch13_mstrxreset_m,ch12_mstrxreset_m}),
             .MSTTXRESET_M                  ({ch15_msttxreset_m,ch14_msttxreset_m,ch13_msttxreset_m,ch12_msttxreset_m}),
             .MSTRXRESETDONE_M              ({ch15_mstrxresetdone_m,ch14_mstrxresetdone_m,ch13_mstrxresetdone_m,ch12_mstrxresetdone_m}),
             .MSTTXRESETDONE_M              ({ch15_msttxresetdone_m,ch14_msttxresetdone_m,ch13_msttxresetdone_m,ch12_msttxresetdone_m}),  
             .CH0_RXPROGDIVRESETDONE_M      (ch12_rxprogdivresetdone_m),             
             .CH1_RXPROGDIVRESETDONE_M      (ch13_rxprogdivresetdone_m),             
             .CH2_RXPROGDIVRESETDONE_M      (ch14_rxprogdivresetdone_m),             
             .CH3_RXPROGDIVRESETDONE_M      (ch15_rxprogdivresetdone_m),  
             .CH0_TXPROGDIVRESETDONE_M      (ch12_txprogdivresetdone_m),             
             .CH1_TXPROGDIVRESETDONE_M      (ch13_txprogdivresetdone_m),             
             .CH2_TXPROGDIVRESETDONE_M      (ch14_txprogdivresetdone_m),             
             .CH3_TXPROGDIVRESETDONE_M      (ch15_txprogdivresetdone_m),
             .PCIELINKREACHTARGET_M         (q3_pcielinkreachtarget_m),
             .PCIELTSSM_M                   (q3_pcieltssm_m),
             .RCALENB_M                     (q3_rcalenb_m),
//             .REFCLK0_CEB_M                 (q3_refclk0_ceb_m),
             .REFCLK0_CLKTESTSIG_M          (q3_refclk0_clktestsig_m),
             .REFCLK0_GTREFCLKPD_M          (q3_refclk0_gtrefclkpd_m),
//             .REFCLK1_CEB_M                 (q3_refclk1_ceb_m),
             .REFCLK1_CLKTESTSIG_M          (q3_refclk1_clktestsig_m),
             .REFCLK1_GTREFCLKPD_M          (q3_refclk1_gtrefclkpd_m),
             .RXMARGINREQCMD_M              (q3_rxmarginreqcmd_m),
             .RXMARGINREQLANENUM_M          (q3_rxmarginreqlanenum_m),
             .RXMARGINREQPAYLD_M            (q3_rxmarginreqpayld_m),
             .RXMARGINREQREQ_M              (q3_rxmarginreqreq_m),
             .RXMARGINRESACK_M              (q3_rxmarginresack_m),
             .S0_AXIS_TDATA_M               (m9_axis_tdata_m),
             .S0_AXIS_TLAST_M               (m9_axis_tlast_m),
             .S0_AXIS_TVALID_M              (m9_axis_tvalid_m),
             .S1_AXIS_TDATA_M               (m10_axis_tdata_m),
             .S1_AXIS_TLAST_M               (m10_axis_tlast_m),
             .S1_AXIS_TVALID_M              (m10_axis_tvalid_m),
             .S2_AXIS_TDATA_M               (m11_axis_tdata_m),
             .S2_AXIS_TLAST_M               (m11_axis_tlast_m),
             .S2_AXIS_TVALID_M              (m11_axis_tvalid_m),
             .TRIGACKOUT0_M                 (q3_trigackout0_m),
             .TRIGIN0_M                     (q3_trigin0_m),
             .UBENABLE_M                    (q3_ubenable_m),
             .UBINTR_M                      (q3_ubintr_m),
             .UBIOLMBRST_M                  (q3_ubiolmbrst_m),
             .UBMBRST_M                     (q3_ubmbrst_m),
             .UBRXUART_M                    (q3_ubrxuart_m),
             .APB3PRDATA_M                  (q3_apb3prdata_m),
             .APB3PREADY_M                  (q3_apb3pready_m),
             .APB3PSLVERR_M                 (q3_apb3pslverr_m),
             .CH0_BUFGTCEMASK_M             (ch12_bufgtcemask_m),
             .CH0_BUFGTCE_M                 (ch12_bufgtce_m),
             .CH0_BUFGTDIV_M                (ch12_bufgtdiv_m),
             .CH0_BUFGTRSTMASK_M            (ch12_bufgtrstmask_m),
             .CH0_BUFGTRST_M                (ch12_bufgtrst_m),
//             .CH0_CFOKOVWRRDY0_M            (ch12_cfokovwrrdy0_m),
//             .CH0_CFOKOVWRRDY1_M            (ch12_cfokovwrrdy1_m),
             .CH0_DMONITOROUT_M             (ch12_dmonitorout_m),
             .CH0_EYESCANDATAERROR_M        (ch12_eyescandataerror_m),
             .CH0_ILORESETDONE_M            (ch12_iloresetdone_m),
             .CH0_PCSRSVDOUT_M              (ch12_pcsrsvdout_m),
             .CH0_PINRSVDAS_M               (ch12_pinrsvdas_m),
             .CH0_PHYREADY_M                (ch12_phyready_m),
             .CH0_PHYSTATUS_M               (ch12_phystatus_m),
//             .CH0_PINRSRVDAS_M              (ch12_pinrsrvdas_m),
             .CH0_RESETEXCEPTION_M          (ch12_resetexception_m),
             .CH0_RX10GSTAT_M               (ch12_rx10gstat_m),
             .CH0_RXBUFSTATUS_M             (ch12_rxbufstatus_m),
             .CH0_RXBYTEISALIGNED_M         (ch12_rxbyteisaligned_m),
             .CH0_RXBYTEREALIGN_M           (ch12_rxbyterealign_m),
             .CH0_RXCDRLOCK_M               (ch12_rxcdrlock_m),
             .CH0_RXCDRPHDONE_M             (ch12_rxcdrphdone_m),
             .CH0_RXCHANBONDSEQ_M           (ch12_rxchanbondseq_m),
             .CH0_RXCHANISALIGNED_M         (ch12_rxchanisaligned_m),
             .CH0_RXCHANREALIGN_M           (ch12_rxchanrealign_m),
             .CH0_RXCHBONDO_M               (ch12_rxchbondo_m),
             .CH0_RXCLKCORCNT_M             (ch12_rxclkcorcnt_m),
             .CH0_RXCOMINITDET_M            (ch12_rxcominitdet_m),
             .CH0_RXCOMMADET_M              (ch12_rxcommadet_m),
             .CH0_RXCOMSASDET_M             (ch12_rxcomsasdet_m),
             .CH0_RXCOMWAKEDET_M            (ch12_rxcomwakedet_m),
             .CH0_RXCTRL0_M                 (ch12_rxctrl0_m),
             .CH0_RXCTRL1_M                 (ch12_rxctrl1_m),
             .CH0_RXCTRL2_M                 (ch12_rxctrl2_m),
             .CH0_RXCTRL3_M                 (ch12_rxctrl3_m),
             .CH0_RXDATAEXTENDRSVD_M        (ch12_rxdataextendrsvd_m),
             .CH0_RXDATAVALID_M             (ch12_rxdatavalid_m),
             .CH0_RXDATA_M                  (ch12_rxdata_m),
             .CH0_RXDCCDONE_M               (ch12_rxdccdone_m),
             .CH0_RXDLYALIGNERR_M           (ch12_rxdlyalignerr_m),
             .CH0_RXDLYALIGNPROG_M          (ch12_rxdlyalignprog_m),
             .CH0_RXELECIDLE_M              (ch12_rxelecidle_m),
             .CH0_RXFINEALIGNDONE_M         (ch12_rxfinealigndone_m),
             .CH0_RXHEADERVALID_M           (ch12_rxheadervalid_m),
             .CH0_RXHEADER_M                (ch12_rxheader_m),
             .CH0_RXOSINTDONE_M             (ch12_rxosintdone_m),
             .CH0_RXOSINTSTARTED_M          (ch12_rxosintstarted_m),
             .CH0_RXOSINTSTROBEDONE_M       (ch12_rxosintstrobedone_m),
             .CH0_RXOSINTSTROBESTARTED_M    (ch12_rxosintstrobestarted_m),
             .CH0_RXPHALIGNDONE_M           (ch12_rxphaligndone_m),
             .CH0_RXPHALIGNERR_M            (ch12_rxphalignerr_m),
             .CH0_RXPHDLYRESETDONE_M        (ch12_rxphdlyresetdone_m),
             .CH0_RXPHSETINITDONE_M         (ch12_rxphsetinitdone_m),
             .CH0_RXPHSHIFT180DONE_M        (ch12_rxphshift180done_m),
             .CH0_RXPMARESETDONE_M          (ch12_rxpmaresetdone_m),
             .CH0_RXPRBSERR_M               (ch12_rxprbserr_m),
             .CH0_RXPRBSLOCKED_M            (ch12_rxprbslocked_m),
//             .CH0_RXPRGDIVRESETDONE_M       (ch12_rxprgdivresetdone_m),
             .CH0_RXRESETDONE_M             (ch12_rxresetdone_m),
             .CH0_RXSLIDERDY_M              (ch12_rxsliderdy_m),
             .CH0_RXSTARTOFSEQ_M            (ch12_rxstartofseq_m),
             .CH0_RXSTATUS_M                (ch12_rxstatus_m),
             .CH0_RXSYNCDONE_M              (ch12_rxsyncdone_m),
             .CH0_RXVALID_M                 (ch12_rxvalid_m),
             .CH0_TX10GSTAT_M               (ch12_tx10gstat_m),
             .CH0_TXBUFSTATUS_M             (ch12_txbufstatus_m),
             .CH0_TXCOMFINISH_M             (ch12_txcomfinish_m),
             .CH0_TXDCCDONE_M               (ch12_txdccdone_m),
             .CH0_TXDLYALIGNERR_M           (ch12_txdlyalignerr_m),
             .CH0_TXDLYALIGNPROG_M          (ch12_txdlyalignprog_m),
             .CH0_TXOUTCLK_M                (ch12_txoutclk_m),
             .CH0_TXPHALIGNDONE_M           (ch12_txphaligndone_m),
             .CH0_TXPHALIGNERR_M            (ch12_txphalignerr_m),
             .CH0_TXPHALIGNOUTRSVD_M        (ch12_txphalignoutrsvd_m),
             .CH0_TXPHDLYRESETDONE_M        (ch12_txphdlyresetdone_m),
             .CH0_TXPHSETINITDONE_M         (ch12_txphsetinitdone_m),
             .CH0_CFOKOVRDFINISH_M          (ch12_cfokovrdfinish_m),
             .CH1_CFOKOVRDFINISH_M          (ch13_cfokovrdfinish_m),
             .CH2_CFOKOVRDFINISH_M          (ch14_cfokovrdfinish_m),
             .CH3_CFOKOVRDFINISH_M          (ch15_cfokovrdfinish_m),
             .CH0_CFOKOVRDSTART_M           (ch12_cfokovrdstart_m),
             .CH1_CFOKOVRDSTART_M           (ch13_cfokovrdstart_m),
             .CH2_CFOKOVRDSTART_M           (ch14_cfokovrdstart_m),
             .CH3_CFOKOVRDSTART_M           (ch15_cfokovrdstart_m),             
             .CH0_CFOKOVRDPULSE_M           (ch12_cfokovrdpulse_m),
             .CH1_CFOKOVRDPULSE_M           (ch13_cfokovrdpulse_m),
             .CH2_CFOKOVRDPULSE_M           (ch14_cfokovrdpulse_m),
             .CH3_CFOKOVRDPULSE_M           (ch15_cfokovrdpulse_m),
             .CH0_CFOKOVRDRDY0_M            (ch12_cfokovrdrdy0_m),
             .CH0_CFOKOVRDRDY1_M            (ch12_cfokovrdrdy1_m),
             .CH1_CFOKOVRDRDY0_M            (ch13_cfokovrdrdy0_m),
             .CH1_CFOKOVRDRDY1_M            (ch13_cfokovrdrdy1_m),
             .CH2_CFOKOVRDRDY0_M            (ch14_cfokovrdrdy0_m),
             .CH2_CFOKOVRDRDY1_M            (ch14_cfokovrdrdy1_m),
             .CH3_CFOKOVRDRDY0_M            (ch15_cfokovrdrdy0_m),
             .CH3_CFOKOVRDRDY1_M            (ch15_cfokovrdrdy1_m),
             .CH0_TXPHSHIFT180DONE_M        (ch12_txphshift180done_m),
             .CH0_TXPMARESETDONE_M          (ch12_txpmaresetdone_m),
//             .CH0_TXPRGDIVRESETDONE_M       (ch12_txprgdivresetdone_m),
             .CH0_TXRESETDONE_M             (ch12_txresetdone_m),
             .CH0_TXSYNCDONE_M              (ch12_txsyncdone_m),
             .CH1_BUFGTCEMASK_M             (ch13_bufgtcemask_m),
             .CH1_BUFGTCE_M                 (ch13_bufgtce_m),
             .CH1_BUFGTDIV_M                (ch13_bufgtdiv_m),
             .CH1_BUFGTRSTMASK_M            (ch13_bufgtrstmask_m),
             .CH1_BUFGTRST_M                (ch13_bufgtrst_m),
//             .CH1_CFOKOVWRRDY0_M            (ch13_cfokovwrrdy0_m),
//             .CH1_CFOKOVWRRDY1_M            (ch13_cfokovwrrdy1_m),
             .CH1_DMONITOROUT_M             (ch13_dmonitorout_m),
             .CH1_EYESCANDATAERROR_M        (ch13_eyescandataerror_m),
             .CH1_ILORESETDONE_M            (ch13_iloresetdone_m),
             .CH1_PCSRSVDOUT_M              (ch13_pcsrsvdout_m),
             .CH1_PINRSVDAS_M               (ch13_pinrsvdas_m),
             .CH1_PHYREADY_M                (ch13_phyready_m),
             .CH1_PHYSTATUS_M               (ch13_phystatus_m),
//             .CH1_PINRSRVDAS_M              (ch13_pinrsrvdas_m),
             .CH1_RESETEXCEPTION_M          (ch13_resetexception_m),
             .CH1_RX10GSTAT_M               (ch13_rx10gstat_m),
             .CH1_RXBUFSTATUS_M             (ch13_rxbufstatus_m),
             .CH1_RXBYTEISALIGNED_M         (ch13_rxbyteisaligned_m),
             .CH1_RXBYTEREALIGN_M           (ch13_rxbyterealign_m),
             .CH1_RXCDRLOCK_M               (ch13_rxcdrlock_m),
             .CH1_RXCDRPHDONE_M             (ch13_rxcdrphdone_m),
             .CH1_RXCHANBONDSEQ_M           (ch13_rxchanbondseq_m),
             .CH1_RXCHANISALIGNED_M         (ch13_rxchanisaligned_m),
             .CH1_RXCHANREALIGN_M           (ch13_rxchanrealign_m),
             .CH1_RXCHBONDO_M               (ch13_rxchbondo_m),
             .CH1_RXCLKCORCNT_M             (ch13_rxclkcorcnt_m),
             .CH1_RXCOMINITDET_M            (ch13_rxcominitdet_m),
             .CH1_RXCOMMADET_M              (ch13_rxcommadet_m),
             .CH1_RXCOMSASDET_M             (ch13_rxcomsasdet_m),
             .CH1_RXCOMWAKEDET_M            (ch13_rxcomwakedet_m),
             .CH1_RXCTRL0_M                 (ch13_rxctrl0_m),
             .CH1_RXCTRL1_M                 (ch13_rxctrl1_m),
             .CH1_RXCTRL2_M                 (ch13_rxctrl2_m),
             .CH1_RXCTRL3_M                 (ch13_rxctrl3_m),
             .CH1_RXDATAEXTENDRSVD_M        (ch13_rxdataextendrsvd_m),
             .CH1_RXDATAVALID_M             (ch13_rxdatavalid_m),
             .CH1_RXDATA_M                  (ch13_rxdata_m),
             .CH1_RXDCCDONE_M               (ch13_rxdccdone_m),
             .CH1_RXDLYALIGNERR_M           (ch13_rxdlyalignerr_m),
             .CH1_RXDLYALIGNPROG_M          (ch13_rxdlyalignprog_m),
             .CH1_RXELECIDLE_M              (ch13_rxelecidle_m),
             .CH1_RXFINEALIGNDONE_M         (ch13_rxfinealigndone_m),
             .CH1_RXHEADERVALID_M           (ch13_rxheadervalid_m),
             .CH1_RXHEADER_M                (ch13_rxheader_m),
             .CH1_RXOSINTDONE_M             (ch13_rxosintdone_m),
             .CH1_RXOSINTSTARTED_M          (ch13_rxosintstarted_m),
             .CH1_RXOSINTSTROBEDONE_M       (ch13_rxosintstrobedone_m),
             .CH1_RXOSINTSTROBESTARTED_M    (ch13_rxosintstrobestarted_m),
             .CH1_RXPHALIGNDONE_M           (ch13_rxphaligndone_m),
             .CH1_RXPHALIGNERR_M            (ch13_rxphalignerr_m),
             .CH1_RXPHDLYRESETDONE_M        (ch13_rxphdlyresetdone_m),
             .CH1_RXPHSETINITDONE_M         (ch13_rxphsetinitdone_m),
             .CH1_RXPHSHIFT180DONE_M        (ch13_rxphshift180done_m),
             .CH1_RXPMARESETDONE_M          (ch13_rxpmaresetdone_m),
             .CH1_RXPRBSERR_M               (ch13_rxprbserr_m),
             .CH1_RXPRBSLOCKED_M            (ch13_rxprbslocked_m),
//             .CH1_RXPRGDIVRESETDONE_M       (ch13_rxprgdivresetdone_m),
             .CH1_RXRESETDONE_M             (ch13_rxresetdone_m),
             .CH1_RXSLIDERDY_M              (ch13_rxsliderdy_m),
             .CH1_RXSTARTOFSEQ_M            (ch13_rxstartofseq_m),
             .CH1_RXSTATUS_M                (ch13_rxstatus_m),
             .CH1_RXSYNCDONE_M              (ch13_rxsyncdone_m),
             .CH1_RXVALID_M                 (ch13_rxvalid_m),
             .CH1_TX10GSTAT_M               (ch13_tx10gstat_m),
             .CH1_TXBUFSTATUS_M             (ch13_txbufstatus_m),
             .CH1_TXCOMFINISH_M             (ch13_txcomfinish_m),
             .CH1_TXDCCDONE_M               (ch13_txdccdone_m),
             .CH1_TXDLYALIGNERR_M           (ch13_txdlyalignerr_m),
             .CH1_TXDLYALIGNPROG_M          (ch13_txdlyalignprog_m),
             .CH1_TXPHALIGNDONE_M           (ch13_txphaligndone_m),
             .CH1_TXPHALIGNERR_M            (ch13_txphalignerr_m),
             .CH1_TXPHALIGNOUTRSVD_M        (ch13_txphalignoutrsvd_m),
             .CH1_TXPHDLYRESETDONE_M        (ch13_txphdlyresetdone_m),
             .CH1_TXPHSETINITDONE_M         (ch13_txphsetinitdone_m),
             .CH1_TXPHSHIFT180DONE_M        (ch13_txphshift180done_m),
             .CH1_TXPMARESETDONE_M          (ch13_txpmaresetdone_m),
//             .CH1_TXPRGDIVRESETDONE_M       (ch13_txprgdivresetdone_m),
             .CH1_TXRESETDONE_M             (ch13_txresetdone_m),
             .CH1_TXSYNCDONE_M              (ch13_txsyncdone_m),
             .CH2_BUFGTCEMASK_M             (ch14_bufgtcemask_m),
             .CH2_BUFGTCE_M                 (ch14_bufgtce_m),
             .CH2_BUFGTDIV_M                (ch14_bufgtdiv_m),
             .CH2_BUFGTRSTMASK_M            (ch14_bufgtrstmask_m),
             .CH2_BUFGTRST_M                (ch14_bufgtrst_m),
//             .CH2_CFOKOVWRRDY0_M            (ch14_cfokovwrrdy0_m),
//             .CH2_CFOKOVWRRDY1_M            (ch14_cfokovwrrdy1_m),
             .CH2_DMONITOROUT_M             (ch14_dmonitorout_m),
             .CH2_EYESCANDATAERROR_M        (ch14_eyescandataerror_m),
             .CH2_ILORESETDONE_M            (ch14_iloresetdone_m),
             .CH2_PCSRSVDOUT_M              (ch14_pcsrsvdout_m),
             .CH2_PINRSVDAS_M               (ch14_pinrsvdas_m),
             .CH2_PHYREADY_M                (ch14_phyready_m),
             .CH2_PHYSTATUS_M               (ch14_phystatus_m),
//             .CH2_PINRSRVDAS_M              (ch14_pinrsrvdas_m),
             .CH2_RESETEXCEPTION_M          (ch14_resetexception_m),
             .CH2_RX10GSTAT_M               (ch14_rx10gstat_m),
             .CH2_RXBUFSTATUS_M             (ch14_rxbufstatus_m),
             .CH2_RXBYTEISALIGNED_M         (ch14_rxbyteisaligned_m),
             .CH2_RXBYTEREALIGN_M           (ch14_rxbyterealign_m),
             .CH2_RXCDRLOCK_M               (ch14_rxcdrlock_m),
             .CH2_RXCDRPHDONE_M             (ch14_rxcdrphdone_m),
             .CH2_RXCHANBONDSEQ_M           (ch14_rxchanbondseq_m),
             .CH2_RXCHANISALIGNED_M         (ch14_rxchanisaligned_m),
             .CH2_RXCHANREALIGN_M           (ch14_rxchanrealign_m),
             .CH2_RXCHBONDO_M               (ch14_rxchbondo_m),
             .CH2_RXCLKCORCNT_M             (ch14_rxclkcorcnt_m),
             .CH2_RXCOMINITDET_M            (ch14_rxcominitdet_m),
             .CH2_RXCOMMADET_M              (ch14_rxcommadet_m),
             .CH2_RXCOMSASDET_M             (ch14_rxcomsasdet_m),
             .CH2_RXCOMWAKEDET_M            (ch14_rxcomwakedet_m),
             .CH2_RXCTRL0_M                 (ch14_rxctrl0_m),
             .CH2_RXCTRL1_M                 (ch14_rxctrl1_m),
             .CH2_RXCTRL2_M                 (ch14_rxctrl2_m),
             .CH2_RXCTRL3_M                 (ch14_rxctrl3_m),
             .CH2_RXDATAEXTENDRSVD_M        (ch14_rxdataextendrsvd_m),
             .CH2_RXDATAVALID_M             (ch14_rxdatavalid_m),
             .CH2_RXDATA_M                  (ch14_rxdata_m),
             .CH2_RXDCCDONE_M               (ch14_rxdccdone_m),
             .CH2_RXDLYALIGNERR_M           (ch14_rxdlyalignerr_m),
             .CH2_RXDLYALIGNPROG_M          (ch14_rxdlyalignprog_m),
             .CH2_RXELECIDLE_M              (ch14_rxelecidle_m),
             .CH2_RXFINEALIGNDONE_M         (ch14_rxfinealigndone_m),
             .CH2_RXHEADERVALID_M           (ch14_rxheadervalid_m),
             .CH2_RXHEADER_M                (ch14_rxheader_m),
             .CH2_RXOSINTDONE_M             (ch14_rxosintdone_m),
             .CH2_RXOSINTSTARTED_M          (ch14_rxosintstarted_m),
             .CH2_RXOSINTSTROBEDONE_M       (ch14_rxosintstrobedone_m),
             .CH2_RXOSINTSTROBESTARTED_M    (ch14_rxosintstrobestarted_m),
             .CH2_RXPHALIGNDONE_M           (ch14_rxphaligndone_m),
             .CH2_RXPHALIGNERR_M            (ch14_rxphalignerr_m),
             .CH2_RXPHDLYRESETDONE_M        (ch14_rxphdlyresetdone_m),
             .CH2_RXPHSETINITDONE_M         (ch14_rxphsetinitdone_m),
             .CH2_RXPHSHIFT180DONE_M        (ch14_rxphshift180done_m),
             .CH2_RXPMARESETDONE_M          (ch14_rxpmaresetdone_m),
             .CH2_RXPRBSERR_M               (ch14_rxprbserr_m),
             .CH2_RXPRBSLOCKED_M            (ch14_rxprbslocked_m),
//             .CH2_RXPRGDIVRESETDONE_M       (ch14_rxprgdivresetdone_m),
             .CH2_RXRESETDONE_M             (ch14_rxresetdone_m),
             .CH2_RXSLIDERDY_M              (ch14_rxsliderdy_m),
             .CH2_RXSTARTOFSEQ_M            (ch14_rxstartofseq_m),
             .CH2_RXSTATUS_M                (ch14_rxstatus_m),
             .CH2_RXSYNCDONE_M              (ch14_rxsyncdone_m),
             .CH2_RXVALID_M                 (ch14_rxvalid_m),
             .CH2_TX10GSTAT_M               (ch14_tx10gstat_m),
             .CH2_TXBUFSTATUS_M             (ch14_txbufstatus_m),
             .CH2_TXCOMFINISH_M             (ch14_txcomfinish_m),
             .CH2_TXDCCDONE_M               (ch14_txdccdone_m),
             .CH2_TXDLYALIGNERR_M           (ch14_txdlyalignerr_m),
             .CH2_TXDLYALIGNPROG_M          (ch14_txdlyalignprog_m),
             .CH2_TXPHALIGNDONE_M           (ch14_txphaligndone_m),
             .CH2_TXPHALIGNERR_M            (ch14_txphalignerr_m),
             .CH2_TXPHALIGNOUTRSVD_M        (ch14_txphalignoutrsvd_m),
             .CH2_TXPHDLYRESETDONE_M        (ch14_txphdlyresetdone_m),
             .CH2_TXPHSETINITDONE_M         (ch14_txphsetinitdone_m),
             .CH2_TXPHSHIFT180DONE_M        (ch14_txphshift180done_m),
             .CH2_TXPMARESETDONE_M          (ch14_txpmaresetdone_m),
//             .CH2_TXPRGDIVRESETDONE_M       (ch14_txprgdivresetdone_m),
             .CH2_TXRESETDONE_M             (ch14_txresetdone_m),
             .CH2_TXSYNCDONE_M              (ch14_txsyncdone_m),
             .CH3_BUFGTCEMASK_M             (ch15_bufgtcemask_m),
             .CH3_BUFGTCE_M                 (ch15_bufgtce_m),
             .CH3_BUFGTDIV_M                (ch15_bufgtdiv_m),
             .CH3_BUFGTRSTMASK_M            (ch15_bufgtrstmask_m),
             .CH3_BUFGTRST_M                (ch15_bufgtrst_m),
//             .CH3_CFOKOVWRRDY0_M            (ch15_cfokovwrrdy0_m),
//             .CH3_CFOKOVWRRDY1_M            (ch15_cfokovwrrdy1_m),
             .CH3_DMONITOROUT_M             (ch15_dmonitorout_m),
             .CH3_EYESCANDATAERROR_M        (ch15_eyescandataerror_m),
             .CH3_ILORESETDONE_M            (ch15_iloresetdone_m),
             .CH3_PCSRSVDOUT_M              (ch15_pcsrsvdout_m),
             .CH3_PINRSVDAS_M               (ch15_pinrsvdas_m),
             .CH3_PHYREADY_M                (ch15_phyready_m),
             .CH3_PHYSTATUS_M               (ch15_phystatus_m),
//             .CH3_PINRSRVDAS_M              (ch15_pinrsrvdas_m),
             .CH3_RESETEXCEPTION_M          (ch15_resetexception_m),
             .CH3_RX10GSTAT_M               (ch15_rx10gstat_m),
             .CH3_RXBUFSTATUS_M             (ch15_rxbufstatus_m),
             .CH3_RXBYTEISALIGNED_M         (ch15_rxbyteisaligned_m),
             .CH3_RXBYTEREALIGN_M           (ch15_rxbyterealign_m),
             .CH3_RXCDRLOCK_M               (ch15_rxcdrlock_m),
             .CH3_RXCDRPHDONE_M             (ch15_rxcdrphdone_m),
             .CH3_RXCHANBONDSEQ_M           (ch15_rxchanbondseq_m),
             .CH3_RXCHANISALIGNED_M         (ch15_rxchanisaligned_m),
             .CH3_RXCHANREALIGN_M           (ch15_rxchanrealign_m),
             .CH3_RXCHBONDO_M               (ch15_rxchbondo_m),
             .CH3_RXCLKCORCNT_M             (ch15_rxclkcorcnt_m),
             .CH3_RXCOMINITDET_M            (ch15_rxcominitdet_m),
             .CH3_RXCOMMADET_M              (ch15_rxcommadet_m),
             .CH3_RXCOMSASDET_M             (ch15_rxcomsasdet_m),
             .CH3_RXCOMWAKEDET_M            (ch15_rxcomwakedet_m),
             .CH3_RXCTRL0_M                 (ch15_rxctrl0_m),
             .CH3_RXCTRL1_M                 (ch15_rxctrl1_m),
             .CH3_RXCTRL2_M                 (ch15_rxctrl2_m),
             .CH3_RXCTRL3_M                 (ch15_rxctrl3_m),
             .CH3_RXDATAEXTENDRSVD_M        (ch15_rxdataextendrsvd_m),
             .CH3_RXDATAVALID_M             (ch15_rxdatavalid_m),
             .CH3_RXDATA_M                  (ch15_rxdata_m),
             .CH3_RXDCCDONE_M               (ch15_rxdccdone_m),
             .CH3_RXDLYALIGNERR_M           (ch15_rxdlyalignerr_m),
             .CH3_RXDLYALIGNPROG_M          (ch15_rxdlyalignprog_m),
             .CH3_RXELECIDLE_M              (ch15_rxelecidle_m),
             .CH3_RXFINEALIGNDONE_M         (ch15_rxfinealigndone_m),
             .CH3_RXHEADERVALID_M           (ch15_rxheadervalid_m),
             .CH3_RXHEADER_M                (ch15_rxheader_m),
             .CH3_RXOSINTDONE_M             (ch15_rxosintdone_m),
             .CH3_RXOSINTSTARTED_M          (ch15_rxosintstarted_m),
             .CH3_RXOSINTSTROBEDONE_M       (ch15_rxosintstrobedone_m),
             .CH3_RXOSINTSTROBESTARTED_M    (ch15_rxosintstrobestarted_m),
             .CH3_RXPHALIGNDONE_M           (ch15_rxphaligndone_m),
             .CH3_RXPHALIGNERR_M            (ch15_rxphalignerr_m),
             .CH3_RXPHDLYRESETDONE_M        (ch15_rxphdlyresetdone_m),
             .CH3_RXPHSETINITDONE_M         (ch15_rxphsetinitdone_m),
             .CH3_RXPHSHIFT180DONE_M        (ch15_rxphshift180done_m),
             .CH3_RXPMARESETDONE_M          (ch15_rxpmaresetdone_m),
             .CH3_RXPRBSERR_M               (ch15_rxprbserr_m),
             .CH3_RXPRBSLOCKED_M            (ch15_rxprbslocked_m),
//             .CH3_RXPRGDIVRESETDONE_M       (ch15_rxprgdivresetdone_m),
             .CH3_RXRESETDONE_M             (ch15_rxresetdone_m),
             .CH3_RXSLIDERDY_M              (ch15_rxsliderdy_m),
             .CH3_RXSTARTOFSEQ_M            (ch15_rxstartofseq_m),
             .CH3_RXSTATUS_M                (ch15_rxstatus_m),
             .CH3_RXSYNCDONE_M              (ch15_rxsyncdone_m),
             .CH3_RXVALID_M                 (ch15_rxvalid_m),
             .CH3_TX10GSTAT_M               (ch15_tx10gstat_m),
             .CH3_TXBUFSTATUS_M             (ch15_txbufstatus_m),
             .CH3_TXCOMFINISH_M             (ch15_txcomfinish_m),
             .CH3_TXDCCDONE_M               (ch15_txdccdone_m),
             .CH3_TXDLYALIGNERR_M           (ch15_txdlyalignerr_m),
             .CH3_TXDLYALIGNPROG_M          (ch15_txdlyalignprog_m),
             .CH3_TXPHALIGNDONE_M           (ch15_txphaligndone_m),
             .CH3_TXPHALIGNERR_M            (ch15_txphalignerr_m),
             .CH3_TXPHALIGNOUTRSVD_M        (ch15_txphalignoutrsvd_m),
             .CH3_TXPHDLYRESETDONE_M        (ch15_txphdlyresetdone_m),
             .CH3_TXPHSETINITDONE_M         (ch15_txphsetinitdone_m),
             .CH3_TXPHSHIFT180DONE_M        (ch15_txphshift180done_m),
             .CH3_TXPMARESETDONE_M          (ch15_txpmaresetdone_m),
//             .CH3_TXPRGDIVRESETDONE_M       (ch15_txprgdivresetdone_m),
             .CH3_TXRESETDONE_M             (ch15_txresetdone_m),
             .CH3_TXSYNCDONE_M              (ch15_txsyncdone_m),
             .CORRECTERR_M                  (q3_correcterr_m),
             .CTRLRSVDOUT_M                 (q3_ctrlrsvdout_m),
             .DEBUGTRACETDATA_M             (q3_debugtracetdata_m),
             .DEBUGTRACETVALID_M            (q3_debugtracetvalid_m),
             .GPO_M                         (q3_gpo_m),
             .GTPOWERGOOD_M                 (q3_gtpowergood_m),
             .HSCLK0_LCPLLFBCLKLOST_M       (q3_hsclk0_lcpllfbclklost_m),
             .HSCLK0_LCPLLLOCK_M            (q3_hsclk0_lcplllock_m),
             .HSCLK0_LCPLLREFCLKLOST_M      (q3_hsclk0_lcpllrefclklost_m),
             .HSCLK0_LCPLLREFCLKMONITOR_M   (q3_hsclk0_lcpllrefclkmonitor_m),
             .HSCLK0_LCPLLRSVDOUT_M         (q3_hsclk0_lcpllrsvdout_m),
             .HSCLK0_RPLLFBCLKLOST_M        (q3_hsclk0_rpllfbclklost_m),
             .HSCLK0_RPLLLOCK_M             (q3_hsclk0_rplllock_m),
             .HSCLK0_RPLLREFCLKLOST_M       (q3_hsclk0_rpllrefclklost_m),
             .HSCLK0_RPLLREFCLKMONITOR_M    (q3_hsclk0_rpllrefclkmonitor_m),
             .HSCLK0_RPLLRSVDOUT_M          (q3_hsclk0_rpllrsvdout_m),
             .HSCLK1_LCPLLFBCLKLOST_M       (q3_hsclk1_lcpllfbclklost_m),
             .HSCLK1_LCPLLLOCK_M            (q3_hsclk1_lcplllock_m),
             .HSCLK1_LCPLLREFCLKLOST_M      (q3_hsclk1_lcpllrefclklost_m),
             .HSCLK1_LCPLLREFCLKMONITOR_M   (q3_hsclk1_lcpllrefclkmonitor_m),
             .HSCLK1_LCPLLRSVDOUT_M         (q3_hsclk1_lcpllrsvdout_m),
             .HSCLK1_RPLLFBCLKLOST_M        (q3_hsclk1_rpllfbclklost_m),
             .HSCLK1_RPLLLOCK_M             (q3_hsclk1_rplllock_m),
             .HSCLK1_RPLLREFCLKLOST_M       (q3_hsclk1_rpllrefclklost_m),
             .HSCLK1_RPLLREFCLKMONITOR_M    (q3_hsclk1_rpllrefclkmonitor_m),
             .HSCLK1_RPLLRSVDOUT_M          (q3_hsclk1_rpllrsvdout_m),
             .M0_AXIS_TDATA_M               (s9_axis_tdata_m),
             .M0_AXIS_TLAST_M               (s9_axis_tlast_m),
             .M0_AXIS_TVALID_M              (s9_axis_tvalid_m),
             .M1_AXIS_TDATA_M               (s10_axis_tdata_m),
             .M1_AXIS_TLAST_M               (s10_axis_tlast_m),
             .M1_AXIS_TVALID_M              (s10_axis_tvalid_m),
             .M2_AXIS_TDATA_M               (s11_axis_tdata_m),
             .M2_AXIS_TLAST_M               (s11_axis_tlast_m),
             .M2_AXIS_TVALID_M              (s11_axis_tvalid_m),
             .RXMARGINREQACK_M              (q3_rxmarginreqack_m),
             .RXMARGINRESCMD_M              (q3_rxmarginrescmd_m),
             .RXMARGINRESLANENUM_M          (q3_rxmarginreslanenum_m),
             .RXMARGINRESPAYLD_M            (q3_rxmarginrespayld_m),
             .RXMARGINRESREQ_M              (q3_rxmarginresreq_m),
             .S0_AXIS_TREADY_M              (m9_axis_tready_m),
             .S1_AXIS_TREADY_M              (m10_axis_tready_m),
             .S2_AXIS_TREADY_M              (m11_axis_tready_m),
             .TRIGACKIN0_M                  (q3_trigackin0_m),
             .TRIGOUT0_M                    (q3_trigout0_m),
             .UBINTERRUPT_M                 (q3_ubinterrupt_m),
             .UBTXUART_M                    (q3_ubtxuart_m),
             .UNCORRECTERR_M                (q3_uncorrecterr_m),            
             .RXMARGINCLK_M                 (q3_rxmarginclk_m),          

             .XPIPE_HSDP_RXGEARBOXSLIP        (q2q3_xpipe_hsdp_rxgearboxslip), //IFCPMXPIPEHSDPCHANNEL0XPIPERXGEARBOXSLIP
             .XPIPE_HSDP_RXPCSRESET           (q2q3_xpipe_hsdp_rxpcsreset),
             .XPIPE_HSDP_TXHEADER             (q2q3_xpipe_hsdp_txheader),
             .XPIPE_HSDP_TXSEQUENCE           (q2q3_xpipe_hsdp_txsequence),
             .XPIPE_HSDP_RXDATAVALID          (q2q3_xpipe_hsdp_rxdatavalid),
             .XPIPE_HSDP_RXHEADER             (q2q3_xpipe_hsdp_rxheader),
             .XPIPE_HSDP_RXRESETDONE          (q2q3_xpipe_hsdp_rxresetdone),
             .XPIPE_HSDP_TXRESETDONE          (q2q3_xpipe_hsdp_txresetdone),
             .XPIPE_HSDP_RXHEADERVALID        (q2q3_xpipe_hsdp_rxheadervalid),

             .XPIPE_HSDP_RXGEARBOXSLIP_1      (q2q3_xpipe_hsdp_rxgearboxslip_1),
             .XPIPE_HSDP_RXPCSRESET_1         (q2q3_xpipe_hsdp_rxpcsreset_1),
             .XPIPE_HSDP_TXHEADER_1           (q2q3_xpipe_hsdp_txheader_1),
             .XPIPE_HSDP_TXSEQUENCE_1         (q2q3_xpipe_hsdp_txsequence_1),
             .XPIPE_HSDP_RXDATAVALID_1        (q2q3_xpipe_hsdp_rxdatavalid_1),
             .XPIPE_HSDP_RXHEADER_1           (q2q3_xpipe_hsdp_rxheader_1),
             .XPIPE_HSDP_RXRESETDONE_1        (q2q3_xpipe_hsdp_rxresetdone_1),
             .XPIPE_HSDP_TXRESETDONE_1        (q2q3_xpipe_hsdp_txresetdone_1),
             .XPIPE_HSDP_RXHEADERVALID_1      (q2q3_xpipe_hsdp_rxheadervalid_1),

             .XPIPE_HSDP_RXGEARBOXSLIP_2      (q2q3_xpipe_hsdp_rxgearboxslip_2),
             .XPIPE_HSDP_RXPCSRESET_2         (q2q3_xpipe_hsdp_rxpcsreset_2),
             .XPIPE_HSDP_TXHEADER_2           (q2q3_xpipe_hsdp_txheader_2),
             .XPIPE_HSDP_TXSEQUENCE_2         (q2q3_xpipe_hsdp_txsequence_2),
             .XPIPE_HSDP_RXDATAVALID_2        (q2q3_xpipe_hsdp_rxdatavalid_2),
             .XPIPE_HSDP_RXHEADER_2           (q2q3_xpipe_hsdp_rxheader_2),
             .XPIPE_HSDP_RXRESETDONE_2        (q2q3_xpipe_hsdp_rxresetdone_2),
             .XPIPE_HSDP_TXRESETDONE_2        (q2q3_xpipe_hsdp_txresetdone_2),
             .XPIPE_HSDP_RXHEADERVALID_2      (q2q3_xpipe_hsdp_rxheadervalid_2),

             .XPIPE_HSDP_RXGEARBOXSLIP_M      (q3q4_xpipe_hsdp_rxgearboxslip), 
             .XPIPE_HSDP_RXPCSRESET_M         (q3q4_xpipe_hsdp_rxpcsreset),
             .XPIPE_HSDP_TXHEADER_M           (q3q4_xpipe_hsdp_txheader),
             .XPIPE_HSDP_TXSEQUENCE_M         (q3q4_xpipe_hsdp_txsequence),
             .XPIPE_HSDP_RXDATAVALID_M        (q3q4_xpipe_hsdp_rxdatavalid),
             .XPIPE_HSDP_RXHEADER_M           (q3q4_xpipe_hsdp_rxheader),
             .XPIPE_HSDP_RXRESETDONE_M        (q3q4_xpipe_hsdp_rxresetdone),
             .XPIPE_HSDP_TXRESETDONE_M        (q3q4_xpipe_hsdp_txresetdone),
             .XPIPE_HSDP_RXHEADERVALID_M      (q3q4_xpipe_hsdp_rxheadervalid),

             .XPIPE_HSDP_RXGEARBOXSLIP_M_1    (q3q4_xpipe_hsdp_rxgearboxslip_1),
             .XPIPE_HSDP_RXPCSRESET_M_1       (q3q4_xpipe_hsdp_rxpcsreset_1),
             .XPIPE_HSDP_TXHEADER_M_1         (q3q4_xpipe_hsdp_txheader_1),
             .XPIPE_HSDP_TXSEQUENCE_M_1       (q3q4_xpipe_hsdp_txsequence_1),
             .XPIPE_HSDP_RXDATAVALID_M_1      (q3q4_xpipe_hsdp_rxdatavalid_1),
             .XPIPE_HSDP_RXHEADER_M_1         (q3q4_xpipe_hsdp_rxheader_1),
             .XPIPE_HSDP_RXRESETDONE_M_1      (q3q4_xpipe_hsdp_rxresetdone_1),
             .XPIPE_HSDP_TXRESETDONE_M_1      (q3q4_xpipe_hsdp_txresetdone_1),
             .XPIPE_HSDP_RXHEADERVALID_M_1    (q3q4_xpipe_hsdp_rxheadervalid_1),

             .XPIPE_HSDP_RXGEARBOXSLIP_M_2    (q3q4_xpipe_hsdp_rxgearboxslip_2),
             .XPIPE_HSDP_RXPCSRESET_M_2       (q3q4_xpipe_hsdp_rxpcsreset_2),
             .XPIPE_HSDP_TXHEADER_M_2         (q3q4_xpipe_hsdp_txheader_2),
             .XPIPE_HSDP_TXSEQUENCE_M_2       (q3q4_xpipe_hsdp_txsequence_2),
             .XPIPE_HSDP_RXDATAVALID_M_2      (q3q4_xpipe_hsdp_rxdatavalid_2),
             .XPIPE_HSDP_RXHEADER_M_2         (q3q4_xpipe_hsdp_rxheader_2),
             .XPIPE_HSDP_RXRESETDONE_M_2      (q3q4_xpipe_hsdp_rxresetdone_2),
             .XPIPE_HSDP_TXRESETDONE_M_2      (q3q4_xpipe_hsdp_txresetdone_2),
             .XPIPE_HSDP_RXHEADERVALID_M_2    (q3q4_xpipe_hsdp_rxheadervalid_2), 

             .XPIPE_PCIELINKREACHTARGET       (q2q3_xpipe_pcielinkreachtarget_m),
             .XPIPE_PCIELTSSMSTATE            (q2q3_xpipe_pcieltssmstate_m),
             .XPIPE_PCIELINKREACHTARGET_1     (q2q3_xpipe_pcielinkreachtarget_m_1),
             .XPIPE_PCIELTSSMSTATE_1          (q2q3_xpipe_pcieltssmstate_m_1),
             .XPIPE_RXMARGINREQCMD            (q2q3_xpipe_rxmarginreqcmd_m),
             .XPIPE_RXMARGINREQLANENUM        (q2q3_xpipe_rxmarginreqlanenum_m),
             .XPIPE_RXMARGINREQPAYLOAD        (q2q3_xpipe_rxmarginreqpayload_m),
             .XPIPE_RXMARGINREQREQ            (q2q3_xpipe_rxmarginreqreq_m),
             .XPIPE_RXMARGINRESACK            (q2q3_xpipe_rxmarginresack_m),
             .XPIPE_RXMARGINREQCMD_1          (q2q3_xpipe_rxmarginreqcmd_m_1),
             .XPIPE_RXMARGINREQLANENUM_1      (q2q3_xpipe_rxmarginreqlanenum_m_1),
             .XPIPE_RXMARGINREQPAYLOAD_1      (q2q3_xpipe_rxmarginreqpayload_m_1),
             .XPIPE_RXMARGINREQREQ_1          (q2q3_xpipe_rxmarginreqreq_m_1),
             .XPIPE_RXMARGINRESACK_1          (q2q3_xpipe_rxmarginresack_m_1),
             .XPIPE_RXMARGINREQCMD_2          (q2q3_xpipe_rxmarginreqcmd_m_2),
             .XPIPE_RXMARGINREQLANENUM_2      (q2q3_xpipe_rxmarginreqlanenum_m_2),
             .XPIPE_RXMARGINREQPAYLOAD_2      (q2q3_xpipe_rxmarginreqpayload_m_2),
             .XPIPE_RXMARGINREQREQ_2          (q2q3_xpipe_rxmarginreqreq_m_2),
             .XPIPE_RXMARGINRESACK_2          (q2q3_xpipe_rxmarginresack_m_2),
             .XPIPE_RXMARGINREQCMD_3          (q2q3_xpipe_rxmarginreqcmd_m_3),
             .XPIPE_RXMARGINREQLANENUM_3      (q2q3_xpipe_rxmarginreqlanenum_m_3),
             .XPIPE_RXMARGINREQPAYLOAD_3      (q2q3_xpipe_rxmarginreqpayload_m_3),
             .XPIPE_RXMARGINREQREQ_3          (q2q3_xpipe_rxmarginreqreq_m_3),
             .XPIPE_RXMARGINRESACK_3          (q2q3_xpipe_rxmarginresack_m_3),
             .XPIPE_RXMARGINREQACK            (q2q3_xpipe_rxmarginreqack_m),
             .XPIPE_RXMARGINREQACK_1          (q2q3_xpipe_rxmarginreqack_m_1),
             .XPIPE_RXMARGINREQACK_2          (q2q3_xpipe_rxmarginreqack_m_2),
             .XPIPE_RXMARGINREQACK_3          (q2q3_xpipe_rxmarginreqack_m_3),
             .XPIPE_RXMARGINRESCMD            (q2q3_xpipe_rxmarginrescmd_m),
             .XPIPE_RXMARGINRESCMD_1          (q2q3_xpipe_rxmarginrescmd_m_1),
             .XPIPE_RXMARGINRESCMD_2          (q2q3_xpipe_rxmarginrescmd_m_2),
             .XPIPE_RXMARGINRESCMD_3          (q2q3_xpipe_rxmarginrescmd_m_3),
             .XPIPE_RXMARGINRESLANENUM        (q2q3_xpipe_rxmarginreslanenum_m),
             .XPIPE_RXMARGINRESLANENUM_1      (q2q3_xpipe_rxmarginreslanenum_m_1),
             .XPIPE_RXMARGINRESLANENUM_2      (q2q3_xpipe_rxmarginreslanenum_m_2),
             .XPIPE_RXMARGINRESLANENUM_3      (q2q3_xpipe_rxmarginreslanenum_m_3),
             .XPIPE_RXMARGINRESPAYLOAD        (q2q3_xpipe_rxmarginrespayload_m),
             .XPIPE_RXMARGINRESPAYLOAD_1      (q2q3_xpipe_rxmarginrespayload_m_1),
             .XPIPE_RXMARGINRESPAYLOAD_2      (q2q3_xpipe_rxmarginrespayload_m_2),
             .XPIPE_RXMARGINRESPAYLOAD_3      (q2q3_xpipe_rxmarginrespayload_m_3),
             .XPIPE_RXMARGINRESREQ            (q2q3_xpipe_rxmarginresreq_m),
             .XPIPE_RXMARGINRESREQ_1          (q2q3_xpipe_rxmarginresreq_m_1),
             .XPIPE_RXMARGINRESREQ_2          (q2q3_xpipe_rxmarginresreq_m_2),
             .XPIPE_RXMARGINRESREQ_3          (q2q3_xpipe_rxmarginresreq_m_3),   


             .XPIPE_PCIELINKREACHTARGET_M(q3q4_xpipe_pcielinkreachtarget_m),
             .XPIPE_PCIELINKREACHTARGET_M_1(q3q4_xpipe_pcielinkreachtarget_m_1),
             .XPIPE_PCIELTSSMSTATE_M(q3q4_xpipe_pcieltssmstate_m),
             .XPIPE_PCIELTSSMSTATE_M_1(q3q4_xpipe_pcieltssmstate_m_1),
             .XPIPE_RXMARGINREQCMD_M(q3q4_xpipe_rxmarginreqcmd_m),
             .XPIPE_RXMARGINREQCMD_M_1(q3q4_xpipe_rxmarginreqcmd_m_1),
             .XPIPE_RXMARGINREQCMD_M_2(q3q4_xpipe_rxmarginreqcmd_m_2),
             .XPIPE_RXMARGINREQCMD_M_3(q3q4_xpipe_rxmarginreqcmd_m_3),
             .XPIPE_RXMARGINREQLANENUM_M(q3q4_xpipe_rxmarginreqlanenum_m),
             .XPIPE_RXMARGINREQLANENUM_M_1(q3q4_xpipe_rxmarginreqlanenum_m_1),
             .XPIPE_RXMARGINREQLANENUM_M_2(q3q4_xpipe_rxmarginreqlanenum_m_2),
             .XPIPE_RXMARGINREQLANENUM_M_3(q3q4_xpipe_rxmarginreqlanenum_m_3),
             .XPIPE_RXMARGINREQPAYLOAD_M(q3q4_xpipe_rxmarginreqpayload_m),
             .XPIPE_RXMARGINREQPAYLOAD_M_1(q3q4_xpipe_rxmarginreqpayload_m_1),
             .XPIPE_RXMARGINREQPAYLOAD_M_2(q3q4_xpipe_rxmarginreqpayload_m_2),
             .XPIPE_RXMARGINREQPAYLOAD_M_3(q3q4_xpipe_rxmarginreqpayload_m_3),
             .XPIPE_RXMARGINREQREQ_M(q3q4_xpipe_rxmarginreqreq_m),
             .XPIPE_RXMARGINREQREQ_M_1(q3q4_xpipe_rxmarginreqreq_m_1),
             .XPIPE_RXMARGINREQREQ_M_2(q3q4_xpipe_rxmarginreqreq_m_2),
             .XPIPE_RXMARGINREQREQ_M_3(q3q4_xpipe_rxmarginreqreq_m_3),
             .XPIPE_RXMARGINRESACK_M(q3q4_xpipe_rxmarginresack_m),
             .XPIPE_RXMARGINRESACK_M_1(q3q4_xpipe_rxmarginresack_m_1),
             .XPIPE_RXMARGINRESACK_M_2(q3q4_xpipe_rxmarginresack_m_2),
             .XPIPE_RXMARGINRESACK_M_3(q3q4_xpipe_rxmarginresack_m_3),
             .XPIPE_RXMARGINREQACK_M(q3q4_xpipe_rxmarginreqack_m),
             .XPIPE_RXMARGINREQACK_M_1(q3q4_xpipe_rxmarginreqack_m_1),
             .XPIPE_RXMARGINREQACK_M_2(q3q4_xpipe_rxmarginreqack_m_2),
             .XPIPE_RXMARGINREQACK_M_3(q3q4_xpipe_rxmarginreqack_m_3),
             .XPIPE_RXMARGINRESCMD_M(q3q4_xpipe_rxmarginrescmd_m),
             .XPIPE_RXMARGINRESCMD_M_1(q3q4_xpipe_rxmarginrescmd_m_1),
             .XPIPE_RXMARGINRESCMD_M_2(q3q4_xpipe_rxmarginrescmd_m_2),
             .XPIPE_RXMARGINRESCMD_M_3(q3q4_xpipe_rxmarginrescmd_m_3),
             .XPIPE_RXMARGINRESLANENUM_M(q3q4_xpipe_rxmarginreslanenum_m),
             .XPIPE_RXMARGINRESLANENUM_M_1(q3q4_xpipe_rxmarginreslanenum_m_1),
             .XPIPE_RXMARGINRESLANENUM_M_2(q3q4_xpipe_rxmarginreslanenum_m_2),
             .XPIPE_RXMARGINRESLANENUM_M_3(q3q4_xpipe_rxmarginreslanenum_m_3),
             .XPIPE_RXMARGINRESPAYLOAD_M(q3q4_xpipe_rxmarginrespayload_m),
             .XPIPE_RXMARGINRESPAYLOAD_M_1(q3q4_xpipe_rxmarginrespayload_m_1),
             .XPIPE_RXMARGINRESPAYLOAD_M_2(q3q4_xpipe_rxmarginrespayload_m_2),
             .XPIPE_RXMARGINRESPAYLOAD_M_3(q3q4_xpipe_rxmarginrespayload_m_3),
             .XPIPE_RXMARGINRESREQ_M(q3q4_xpipe_rxmarginresreq_m),
             .XPIPE_RXMARGINRESREQ_M_1(q3q4_xpipe_rxmarginresreq_m_1),
             .XPIPE_RXMARGINRESREQ_M_2(q3q4_xpipe_rxmarginresreq_m_2),
             .XPIPE_RXMARGINRESREQ_M_3(q3q4_xpipe_rxmarginresreq_m_3),

             .XPIPE_PIPE_CH0_PHYSTATUS        (q2q3_xpipe_pipe_ch0_phystatus_m),
             .XPIPE_PIPE_CH0_RXCHARISK        (q2q3_xpipe_pipe_ch0_rxcharisk_m),
             .XPIPE_PIPE_CH0_RXDATA           (q2q3_xpipe_pipe_ch0_rxdata_m), //ifcpmxpipechannel0xpiperxdata
             .XPIPE_PIPE_CH0_RXDATAVALID      (q2q3_xpipe_pipe_ch0_rxdatavalid_m),
             .XPIPE_PIPE_CH0_RXELECIDLE       (q2q3_xpipe_pipe_ch0_rxelecidle_m),
             .XPIPE_PIPE_CH0_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch0_rxstartblock_m),
             .XPIPE_PIPE_CH0_RXSTATUS         (q2q3_xpipe_pipe_ch0_rxstatus_m),
             .XPIPE_PIPE_CH0_RXSYNCHEADER     (q2q3_xpipe_pipe_ch0_rxsyncheader_m),
             .XPIPE_PIPE_CH0_RXVALID          (q2q3_xpipe_pipe_ch0_rxvalid_m),
             .XPIPE_PIPE_CH0_POWERDOWN        (q2q3_xpipe_pipe_ch0_powerdown_m),
             .XPIPE_PIPE_CH0_RXPOLARITY       (q2q3_xpipe_pipe_ch0_rxpolarity_m),
             .XPIPE_PIPE_CH0_RXTERMINATION    (q2q3_xpipe_pipe_ch0_rxtermination_m),
             .XPIPE_PIPE_CH0_TXCHARISK        (q2q3_xpipe_pipe_ch0_txcharisk_m),
             .XPIPE_PIPE_CH0_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch0_txcompliance_m),
             .XPIPE_PIPE_CH0_TXDATA           (q2q3_xpipe_pipe_ch0_txdata_m),
             .XPIPE_PIPE_CH0_TXDATAVALID      (q2q3_xpipe_pipe_ch0_txdatavalid_m),
             .XPIPE_PIPE_CH0_TXDEEMPH         (q2q3_xpipe_pipe_ch0_txdeemph_m),
             .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch0_txdetectrxloopback_m),
             .XPIPE_PIPE_CH0_TXELECIDLE       (q2q3_xpipe_pipe_ch0_txelecidle_m),
             .XPIPE_PIPE_CH0_TXMAINCURSOR     (q2q3_xpipe_pipe_ch0_txmaincursor_m),
             .XPIPE_PIPE_CH0_TXMARGIN         (q2q3_xpipe_pipe_ch0_txmargin_m),
             .XPIPE_PIPE_CH0_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch0_txpostcursor_m),
             .XPIPE_PIPE_CH0_TXPRECURSOR      (q2q3_xpipe_pipe_ch0_txprecursor_m),
             .XPIPE_PIPE_CH0_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch0_txstartblock_m),
             .XPIPE_PIPE_CH0_TXSWING          (q2q3_xpipe_pipe_ch0_txswing_m),
             .XPIPE_PIPE_CH0_TXSYNCHEADER     (q2q3_xpipe_pipe_ch0_txsyncheader_m),

             .XPIPE_PIPE_CH0_POWERDOWN_M      (q3q4_xpipe_pipe_ch0_powerdown_m),
             .XPIPE_PIPE_CH0_RXPOLARITY_M     (q3q4_xpipe_pipe_ch0_rxpolarity_m),
             .XPIPE_PIPE_CH0_RXTERMINATION_M  (q3q4_xpipe_pipe_ch0_rxtermination_m),
             .XPIPE_PIPE_CH0_TXCHARISK_M      (q3q4_xpipe_pipe_ch0_txcharisk_m),
             .XPIPE_PIPE_CH0_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch0_txcompliance_m),
             .XPIPE_PIPE_CH0_TXDATAVALID_M    (q3q4_xpipe_pipe_ch0_txdatavalid_m),
             .XPIPE_PIPE_CH0_TXDATA_M         (q3q4_xpipe_pipe_ch0_txdata_m),
             .XPIPE_PIPE_CH0_TXDEEMPH_M       (q3q4_xpipe_pipe_ch0_txdeemph_m),
             .XPIPE_PIPE_CH0_TXELECIDLE_M     (q3q4_xpipe_pipe_ch0_txelecidle_m),
             .XPIPE_PIPE_CH0_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch0_txmaincursor_m),
             .XPIPE_PIPE_CH0_TXMARGIN_M       (q3q4_xpipe_pipe_ch0_txmargin_m),
             .XPIPE_PIPE_CH0_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch0_txpostcursor_m),
             .XPIPE_PIPE_CH0_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch0_txprecursor_m),
             .XPIPE_PIPE_CH0_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch0_txstartblock_m),
             .XPIPE_PIPE_CH0_TXSWING_M        (q3q4_xpipe_pipe_ch0_txswing_m),
             .XPIPE_PIPE_CH0_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch0_txsyncheader_m),
             .XPIPE_PIPE_CH0_PHYSTATUS_M      (q3q4_xpipe_pipe_ch0_phystatus_m),             
             .XPIPE_PIPE_CH0_RXCHARISK_M      (q3q4_xpipe_pipe_ch0_rxcharisk_m),
             .XPIPE_PIPE_CH0_RXDATAVALID_M    (q3q4_xpipe_pipe_ch0_rxdatavalid_m),
             .XPIPE_PIPE_CH0_RXDATA_M         (q3q4_xpipe_pipe_ch0_rxdata_m),
             .XPIPE_PIPE_CH0_RXELECIDLE_M     (q3q4_xpipe_pipe_ch0_rxelecidle_m),             
             .XPIPE_PIPE_CH0_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch0_rxstartblock_m),
             .XPIPE_PIPE_CH0_RXSTATUS_M       (q3q4_xpipe_pipe_ch0_rxstatus_m),
             .XPIPE_PIPE_CH0_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch0_rxsyncheader_m),
             .XPIPE_PIPE_CH0_RXVALID_M        (q3q4_xpipe_pipe_ch0_rxvalid_m),
             .XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch0_txdetectrxloopback_m),


             .XPIPE_PIPE_CH1_PHYSTATUS        (q2q3_xpipe_pipe_ch1_phystatus_m),
             .XPIPE_PIPE_CH1_RXCHARISK        (q2q3_xpipe_pipe_ch1_rxcharisk_m),
             .XPIPE_PIPE_CH1_RXDATA           (q2q3_xpipe_pipe_ch1_rxdata_m), //ifcpmxpipechannel1xpiperxdata
             .XPIPE_PIPE_CH1_RXDATAVALID      (q2q3_xpipe_pipe_ch1_rxdatavalid_m),
             .XPIPE_PIPE_CH1_RXELECIDLE       (q2q3_xpipe_pipe_ch1_rxelecidle_m),
             .XPIPE_PIPE_CH1_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch1_rxstartblock_m),
             .XPIPE_PIPE_CH1_RXSTATUS         (q2q3_xpipe_pipe_ch1_rxstatus_m),
             .XPIPE_PIPE_CH1_RXSYNCHEADER     (q2q3_xpipe_pipe_ch1_rxsyncheader_m),
             .XPIPE_PIPE_CH1_RXVALID          (q2q3_xpipe_pipe_ch1_rxvalid_m),
             .XPIPE_PIPE_CH1_POWERDOWN        (q2q3_xpipe_pipe_ch1_powerdown_m),
             .XPIPE_PIPE_CH1_RXPOLARITY       (q2q3_xpipe_pipe_ch1_rxpolarity_m),
             .XPIPE_PIPE_CH1_RXTERMINATION    (q2q3_xpipe_pipe_ch1_rxtermination_m),
             .XPIPE_PIPE_CH1_TXCHARISK        (q2q3_xpipe_pipe_ch1_txcharisk_m),
             .XPIPE_PIPE_CH1_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch1_txcompliance_m),
             .XPIPE_PIPE_CH1_TXDATA           (q2q3_xpipe_pipe_ch1_txdata_m),
             .XPIPE_PIPE_CH1_TXDATAVALID      (q2q3_xpipe_pipe_ch1_txdatavalid_m),
             .XPIPE_PIPE_CH1_TXDEEMPH         (q2q3_xpipe_pipe_ch1_txdeemph_m),
             .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch1_txdetectrxloopback_m),
             .XPIPE_PIPE_CH1_TXELECIDLE       (q2q3_xpipe_pipe_ch1_txelecidle_m),
             .XPIPE_PIPE_CH1_TXMAINCURSOR     (q2q3_xpipe_pipe_ch1_txmaincursor_m),
             .XPIPE_PIPE_CH1_TXMARGIN         (q2q3_xpipe_pipe_ch1_txmargin_m),
             .XPIPE_PIPE_CH1_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch1_txpostcursor_m),
             .XPIPE_PIPE_CH1_TXPRECURSOR      (q2q3_xpipe_pipe_ch1_txprecursor_m),
             .XPIPE_PIPE_CH1_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch1_txstartblock_m),
             .XPIPE_PIPE_CH1_TXSWING          (q2q3_xpipe_pipe_ch1_txswing_m),
             .XPIPE_PIPE_CH1_TXSYNCHEADER     (q2q3_xpipe_pipe_ch1_txsyncheader_m),

             .XPIPE_PIPE_CH1_POWERDOWN_M      (q3q4_xpipe_pipe_ch1_powerdown_m),
             .XPIPE_PIPE_CH1_RXPOLARITY_M     (q3q4_xpipe_pipe_ch1_rxpolarity_m),
             .XPIPE_PIPE_CH1_RXTERMINATION_M  (q3q4_xpipe_pipe_ch1_rxtermination_m),
             .XPIPE_PIPE_CH1_TXCHARISK_M      (q3q4_xpipe_pipe_ch1_txcharisk_m),
             .XPIPE_PIPE_CH1_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch1_txcompliance_m),
             .XPIPE_PIPE_CH1_TXDATAVALID_M    (q3q4_xpipe_pipe_ch1_txdatavalid_m),
             .XPIPE_PIPE_CH1_TXDATA_M         (q3q4_xpipe_pipe_ch1_txdata_m),
             .XPIPE_PIPE_CH1_TXDEEMPH_M       (q3q4_xpipe_pipe_ch1_txdeemph_m),
             .XPIPE_PIPE_CH1_TXELECIDLE_M     (q3q4_xpipe_pipe_ch1_txelecidle_m),
             .XPIPE_PIPE_CH1_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch1_txmaincursor_m),
             .XPIPE_PIPE_CH1_TXMARGIN_M       (q3q4_xpipe_pipe_ch1_txmargin_m),
             .XPIPE_PIPE_CH1_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch1_txpostcursor_m),
             .XPIPE_PIPE_CH1_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch1_txprecursor_m),
             .XPIPE_PIPE_CH1_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch1_txstartblock_m),
             .XPIPE_PIPE_CH1_TXSWING_M        (q3q4_xpipe_pipe_ch1_txswing_m),
             .XPIPE_PIPE_CH1_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch1_txsyncheader_m),
             .XPIPE_PIPE_CH1_PHYSTATUS_M      (q3q4_xpipe_pipe_ch1_phystatus_m),             
             .XPIPE_PIPE_CH1_RXCHARISK_M      (q3q4_xpipe_pipe_ch1_rxcharisk_m),
             .XPIPE_PIPE_CH1_RXDATAVALID_M    (q3q4_xpipe_pipe_ch1_rxdatavalid_m),
             .XPIPE_PIPE_CH1_RXDATA_M         (q3q4_xpipe_pipe_ch1_rxdata_m),
             .XPIPE_PIPE_CH1_RXELECIDLE_M     (q3q4_xpipe_pipe_ch1_rxelecidle_m),             
             .XPIPE_PIPE_CH1_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch1_rxstartblock_m),
             .XPIPE_PIPE_CH1_RXSTATUS_M       (q3q4_xpipe_pipe_ch1_rxstatus_m),
             .XPIPE_PIPE_CH1_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch1_rxsyncheader_m),
             .XPIPE_PIPE_CH1_RXVALID_M        (q3q4_xpipe_pipe_ch1_rxvalid_m),
             .XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch1_txdetectrxloopback_m),

             .XPIPE_PIPE_CH2_PHYSTATUS        (q2q3_xpipe_pipe_ch2_phystatus_m),
             .XPIPE_PIPE_CH2_RXCHARISK        (q2q3_xpipe_pipe_ch2_rxcharisk_m),
             .XPIPE_PIPE_CH2_RXDATA           (q2q3_xpipe_pipe_ch2_rxdata_m), //ifcpmxpipechannel2xpiperxdata
             .XPIPE_PIPE_CH2_RXDATAVALID      (q2q3_xpipe_pipe_ch2_rxdatavalid_m),
             .XPIPE_PIPE_CH2_RXELECIDLE       (q2q3_xpipe_pipe_ch2_rxelecidle_m),
             .XPIPE_PIPE_CH2_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch2_rxstartblock_m),
             .XPIPE_PIPE_CH2_RXSTATUS         (q2q3_xpipe_pipe_ch2_rxstatus_m),
             .XPIPE_PIPE_CH2_RXSYNCHEADER     (q2q3_xpipe_pipe_ch2_rxsyncheader_m),
             .XPIPE_PIPE_CH2_RXVALID          (q2q3_xpipe_pipe_ch2_rxvalid_m),
             .XPIPE_PIPE_CH2_POWERDOWN        (q2q3_xpipe_pipe_ch2_powerdown_m),
             .XPIPE_PIPE_CH2_RXPOLARITY       (q2q3_xpipe_pipe_ch2_rxpolarity_m),
             .XPIPE_PIPE_CH2_RXTERMINATION    (q2q3_xpipe_pipe_ch2_rxtermination_m),
             .XPIPE_PIPE_CH2_TXCHARISK        (q2q3_xpipe_pipe_ch2_txcharisk_m),
             .XPIPE_PIPE_CH2_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch2_txcompliance_m),
             .XPIPE_PIPE_CH2_TXDATA           (q2q3_xpipe_pipe_ch2_txdata_m),
             .XPIPE_PIPE_CH2_TXDATAVALID      (q2q3_xpipe_pipe_ch2_txdatavalid_m),
             .XPIPE_PIPE_CH2_TXDEEMPH         (q2q3_xpipe_pipe_ch2_txdeemph_m),
             .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch2_txdetectrxloopback_m),
             .XPIPE_PIPE_CH2_TXELECIDLE       (q2q3_xpipe_pipe_ch2_txelecidle_m),
             .XPIPE_PIPE_CH2_TXMAINCURSOR     (q2q3_xpipe_pipe_ch2_txmaincursor_m),
             .XPIPE_PIPE_CH2_TXMARGIN         (q2q3_xpipe_pipe_ch2_txmargin_m),
             .XPIPE_PIPE_CH2_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch2_txpostcursor_m),
             .XPIPE_PIPE_CH2_TXPRECURSOR      (q2q3_xpipe_pipe_ch2_txprecursor_m),
             .XPIPE_PIPE_CH2_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch2_txstartblock_m),
             .XPIPE_PIPE_CH2_TXSWING          (q2q3_xpipe_pipe_ch2_txswing_m),
             .XPIPE_PIPE_CH2_TXSYNCHEADER     (q2q3_xpipe_pipe_ch2_txsyncheader_m),

             .XPIPE_PIPE_CH2_POWERDOWN_M      (q3q4_xpipe_pipe_ch2_powerdown_m),
             .XPIPE_PIPE_CH2_RXPOLARITY_M     (q3q4_xpipe_pipe_ch2_rxpolarity_m),
             .XPIPE_PIPE_CH2_RXTERMINATION_M  (q3q4_xpipe_pipe_ch2_rxtermination_m),
             .XPIPE_PIPE_CH2_TXCHARISK_M      (q3q4_xpipe_pipe_ch2_txcharisk_m),
             .XPIPE_PIPE_CH2_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch2_txcompliance_m),
             .XPIPE_PIPE_CH2_TXDATAVALID_M    (q3q4_xpipe_pipe_ch2_txdatavalid_m),
             .XPIPE_PIPE_CH2_TXDATA_M         (q3q4_xpipe_pipe_ch2_txdata_m),
             .XPIPE_PIPE_CH2_TXDEEMPH_M       (q3q4_xpipe_pipe_ch2_txdeemph_m),
             .XPIPE_PIPE_CH2_TXELECIDLE_M     (q3q4_xpipe_pipe_ch2_txelecidle_m),
             .XPIPE_PIPE_CH2_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch2_txmaincursor_m),
             .XPIPE_PIPE_CH2_TXMARGIN_M       (q3q4_xpipe_pipe_ch2_txmargin_m),
             .XPIPE_PIPE_CH2_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch2_txpostcursor_m),
             .XPIPE_PIPE_CH2_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch2_txprecursor_m),
             .XPIPE_PIPE_CH2_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch2_txstartblock_m),
             .XPIPE_PIPE_CH2_TXSWING_M        (q3q4_xpipe_pipe_ch2_txswing_m),
             .XPIPE_PIPE_CH2_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch2_txsyncheader_m),
             .XPIPE_PIPE_CH2_PHYSTATUS_M      (q3q4_xpipe_pipe_ch2_phystatus_m),             
             .XPIPE_PIPE_CH2_RXCHARISK_M      (q3q4_xpipe_pipe_ch2_rxcharisk_m),
             .XPIPE_PIPE_CH2_RXDATAVALID_M    (q3q4_xpipe_pipe_ch2_rxdatavalid_m),
             .XPIPE_PIPE_CH2_RXDATA_M         (q3q4_xpipe_pipe_ch2_rxdata_m),
             .XPIPE_PIPE_CH2_RXELECIDLE_M     (q3q4_xpipe_pipe_ch2_rxelecidle_m),             
             .XPIPE_PIPE_CH2_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch2_rxstartblock_m),
             .XPIPE_PIPE_CH2_RXSTATUS_M       (q3q4_xpipe_pipe_ch2_rxstatus_m),
             .XPIPE_PIPE_CH2_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch2_rxsyncheader_m),
             .XPIPE_PIPE_CH2_RXVALID_M        (q3q4_xpipe_pipe_ch2_rxvalid_m),
             .XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch2_txdetectrxloopback_m),

             .XPIPE_PIPE_CH3_PHYSTATUS        (q2q3_xpipe_pipe_ch3_phystatus_m),
             .XPIPE_PIPE_CH3_RXCHARISK        (q2q3_xpipe_pipe_ch3_rxcharisk_m),
             .XPIPE_PIPE_CH3_RXDATA           (q2q3_xpipe_pipe_ch3_rxdata_m), //ifcpmxpipechannel3xpiperxdata
             .XPIPE_PIPE_CH3_RXDATAVALID      (q2q3_xpipe_pipe_ch3_rxdatavalid_m),
             .XPIPE_PIPE_CH3_RXELECIDLE       (q2q3_xpipe_pipe_ch3_rxelecidle_m),
             .XPIPE_PIPE_CH3_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch3_rxstartblock_m),
             .XPIPE_PIPE_CH3_RXSTATUS         (q2q3_xpipe_pipe_ch3_rxstatus_m),
             .XPIPE_PIPE_CH3_RXSYNCHEADER     (q2q3_xpipe_pipe_ch3_rxsyncheader_m),
             .XPIPE_PIPE_CH3_RXVALID          (q2q3_xpipe_pipe_ch3_rxvalid_m),
             .XPIPE_PIPE_CH3_POWERDOWN        (q2q3_xpipe_pipe_ch3_powerdown_m),
             .XPIPE_PIPE_CH3_RXPOLARITY       (q2q3_xpipe_pipe_ch3_rxpolarity_m),
             .XPIPE_PIPE_CH3_RXTERMINATION    (q2q3_xpipe_pipe_ch3_rxtermination_m),
             .XPIPE_PIPE_CH3_TXCHARISK        (q2q3_xpipe_pipe_ch3_txcharisk_m),
             .XPIPE_PIPE_CH3_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch3_txcompliance_m),
             .XPIPE_PIPE_CH3_TXDATA           (q2q3_xpipe_pipe_ch3_txdata_m),
             .XPIPE_PIPE_CH3_TXDATAVALID      (q2q3_xpipe_pipe_ch3_txdatavalid_m),
             .XPIPE_PIPE_CH3_TXDEEMPH         (q2q3_xpipe_pipe_ch3_txdeemph_m),
             .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch3_txdetectrxloopback_m),
             .XPIPE_PIPE_CH3_TXELECIDLE       (q2q3_xpipe_pipe_ch3_txelecidle_m),
             .XPIPE_PIPE_CH3_TXMAINCURSOR     (q2q3_xpipe_pipe_ch3_txmaincursor_m),
             .XPIPE_PIPE_CH3_TXMARGIN         (q2q3_xpipe_pipe_ch3_txmargin_m),
             .XPIPE_PIPE_CH3_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch3_txpostcursor_m),
             .XPIPE_PIPE_CH3_TXPRECURSOR      (q2q3_xpipe_pipe_ch3_txprecursor_m),
             .XPIPE_PIPE_CH3_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch3_txstartblock_m),
             .XPIPE_PIPE_CH3_TXSWING          (q2q3_xpipe_pipe_ch3_txswing_m),
             .XPIPE_PIPE_CH3_TXSYNCHEADER     (q2q3_xpipe_pipe_ch3_txsyncheader_m),

             .XPIPE_PIPE_CH3_POWERDOWN_M      (q3q4_xpipe_pipe_ch3_powerdown_m),
             .XPIPE_PIPE_CH3_RXPOLARITY_M     (q3q4_xpipe_pipe_ch3_rxpolarity_m),
             .XPIPE_PIPE_CH3_RXTERMINATION_M  (q3q4_xpipe_pipe_ch3_rxtermination_m),
             .XPIPE_PIPE_CH3_TXCHARISK_M      (q3q4_xpipe_pipe_ch3_txcharisk_m),
             .XPIPE_PIPE_CH3_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch3_txcompliance_m),
             .XPIPE_PIPE_CH3_TXDATAVALID_M    (q3q4_xpipe_pipe_ch3_txdatavalid_m),
             .XPIPE_PIPE_CH3_TXDATA_M         (q3q4_xpipe_pipe_ch3_txdata_m),
             .XPIPE_PIPE_CH3_TXDEEMPH_M       (q3q4_xpipe_pipe_ch3_txdeemph_m),
             .XPIPE_PIPE_CH3_TXELECIDLE_M     (q3q4_xpipe_pipe_ch3_txelecidle_m),
             .XPIPE_PIPE_CH3_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch3_txmaincursor_m),
             .XPIPE_PIPE_CH3_TXMARGIN_M       (q3q4_xpipe_pipe_ch3_txmargin_m),
             .XPIPE_PIPE_CH3_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch3_txpostcursor_m),
             .XPIPE_PIPE_CH3_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch3_txprecursor_m),
             .XPIPE_PIPE_CH3_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch3_txstartblock_m),
             .XPIPE_PIPE_CH3_TXSWING_M        (q3q4_xpipe_pipe_ch3_txswing_m),
             .XPIPE_PIPE_CH3_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch3_txsyncheader_m),
             .XPIPE_PIPE_CH3_PHYSTATUS_M      (q3q4_xpipe_pipe_ch3_phystatus_m),             
             .XPIPE_PIPE_CH3_RXCHARISK_M      (q3q4_xpipe_pipe_ch3_rxcharisk_m),
             .XPIPE_PIPE_CH3_RXDATAVALID_M    (q3q4_xpipe_pipe_ch3_rxdatavalid_m),
             .XPIPE_PIPE_CH3_RXDATA_M         (q3q4_xpipe_pipe_ch3_rxdata_m),
             .XPIPE_PIPE_CH3_RXELECIDLE_M     (q3q4_xpipe_pipe_ch3_rxelecidle_m),             
             .XPIPE_PIPE_CH3_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch3_rxstartblock_m),
             .XPIPE_PIPE_CH3_RXSTATUS_M       (q3q4_xpipe_pipe_ch3_rxstatus_m),
             .XPIPE_PIPE_CH3_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch3_rxsyncheader_m),
             .XPIPE_PIPE_CH3_RXVALID_M        (q3q4_xpipe_pipe_ch3_rxvalid_m),
             .XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch3_txdetectrxloopback_m),

             .XPIPE_PIPE_CH4_PHYSTATUS        (q2q3_xpipe_pipe_ch4_phystatus_m),
             .XPIPE_PIPE_CH4_RXCHARISK        (q2q3_xpipe_pipe_ch4_rxcharisk_m),
             .XPIPE_PIPE_CH4_RXDATA           (q2q3_xpipe_pipe_ch4_rxdata_m), //ifcpmxpipechannel4xpiperxdata
             .XPIPE_PIPE_CH4_RXDATAVALID      (q2q3_xpipe_pipe_ch4_rxdatavalid_m),
             .XPIPE_PIPE_CH4_RXELECIDLE       (q2q3_xpipe_pipe_ch4_rxelecidle_m),
             .XPIPE_PIPE_CH4_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch4_rxstartblock_m),
             .XPIPE_PIPE_CH4_RXSTATUS         (q2q3_xpipe_pipe_ch4_rxstatus_m),
             .XPIPE_PIPE_CH4_RXSYNCHEADER     (q2q3_xpipe_pipe_ch4_rxsyncheader_m),
             .XPIPE_PIPE_CH4_RXVALID          (q2q3_xpipe_pipe_ch4_rxvalid_m),
             .XPIPE_PIPE_CH4_POWERDOWN        (q2q3_xpipe_pipe_ch4_powerdown_m),
             .XPIPE_PIPE_CH4_RXPOLARITY       (q2q3_xpipe_pipe_ch4_rxpolarity_m),
             .XPIPE_PIPE_CH4_RXTERMINATION    (q2q3_xpipe_pipe_ch4_rxtermination_m),
             .XPIPE_PIPE_CH4_TXCHARISK        (q2q3_xpipe_pipe_ch4_txcharisk_m),
             .XPIPE_PIPE_CH4_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch4_txcompliance_m),
             .XPIPE_PIPE_CH4_TXDATA           (q2q3_xpipe_pipe_ch4_txdata_m),
             .XPIPE_PIPE_CH4_TXDATAVALID      (q2q3_xpipe_pipe_ch4_txdatavalid_m),
             .XPIPE_PIPE_CH4_TXDEEMPH         (q2q3_xpipe_pipe_ch4_txdeemph_m),
             .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch4_txdetectrxloopback_m),
             .XPIPE_PIPE_CH4_TXELECIDLE       (q2q3_xpipe_pipe_ch4_txelecidle_m),
             .XPIPE_PIPE_CH4_TXMAINCURSOR     (q2q3_xpipe_pipe_ch4_txmaincursor_m),
             .XPIPE_PIPE_CH4_TXMARGIN         (q2q3_xpipe_pipe_ch4_txmargin_m),
             .XPIPE_PIPE_CH4_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch4_txpostcursor_m),
             .XPIPE_PIPE_CH4_TXPRECURSOR      (q2q3_xpipe_pipe_ch4_txprecursor_m),
             .XPIPE_PIPE_CH4_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch4_txstartblock_m),
             .XPIPE_PIPE_CH4_TXSWING          (q2q3_xpipe_pipe_ch4_txswing_m),
             .XPIPE_PIPE_CH4_TXSYNCHEADER     (q2q3_xpipe_pipe_ch4_txsyncheader_m),

             .XPIPE_PIPE_CH4_POWERDOWN_M      (q3q4_xpipe_pipe_ch4_powerdown_m),
             .XPIPE_PIPE_CH4_RXPOLARITY_M     (q3q4_xpipe_pipe_ch4_rxpolarity_m),
             .XPIPE_PIPE_CH4_RXTERMINATION_M  (q3q4_xpipe_pipe_ch4_rxtermination_m),
             .XPIPE_PIPE_CH4_TXCHARISK_M      (q3q4_xpipe_pipe_ch4_txcharisk_m),
             .XPIPE_PIPE_CH4_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch4_txcompliance_m),
             .XPIPE_PIPE_CH4_TXDATAVALID_M    (q3q4_xpipe_pipe_ch4_txdatavalid_m),
             .XPIPE_PIPE_CH4_TXDATA_M         (q3q4_xpipe_pipe_ch4_txdata_m),
             .XPIPE_PIPE_CH4_TXDEEMPH_M       (q3q4_xpipe_pipe_ch4_txdeemph_m),
             .XPIPE_PIPE_CH4_TXELECIDLE_M     (q3q4_xpipe_pipe_ch4_txelecidle_m),
             .XPIPE_PIPE_CH4_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch4_txmaincursor_m),
             .XPIPE_PIPE_CH4_TXMARGIN_M       (q3q4_xpipe_pipe_ch4_txmargin_m),
             .XPIPE_PIPE_CH4_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch4_txpostcursor_m),
             .XPIPE_PIPE_CH4_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch4_txprecursor_m),
             .XPIPE_PIPE_CH4_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch4_txstartblock_m),
             .XPIPE_PIPE_CH4_TXSWING_M        (q3q4_xpipe_pipe_ch4_txswing_m),
             .XPIPE_PIPE_CH4_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch4_txsyncheader_m),
             .XPIPE_PIPE_CH4_PHYSTATUS_M      (q3q4_xpipe_pipe_ch4_phystatus_m),             
             .XPIPE_PIPE_CH4_RXCHARISK_M      (q3q4_xpipe_pipe_ch4_rxcharisk_m),
             .XPIPE_PIPE_CH4_RXDATAVALID_M    (q3q4_xpipe_pipe_ch4_rxdatavalid_m),
             .XPIPE_PIPE_CH4_RXDATA_M         (q3q4_xpipe_pipe_ch4_rxdata_m),
             .XPIPE_PIPE_CH4_RXELECIDLE_M     (q3q4_xpipe_pipe_ch4_rxelecidle_m),             
             .XPIPE_PIPE_CH4_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch4_rxstartblock_m),
             .XPIPE_PIPE_CH4_RXSTATUS_M       (q3q4_xpipe_pipe_ch4_rxstatus_m),
             .XPIPE_PIPE_CH4_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch4_rxsyncheader_m),
             .XPIPE_PIPE_CH4_RXVALID_M        (q3q4_xpipe_pipe_ch4_rxvalid_m),
             .XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch4_txdetectrxloopback_m),

             .XPIPE_PIPE_CH5_PHYSTATUS        (q2q3_xpipe_pipe_ch5_phystatus_m),
             .XPIPE_PIPE_CH5_RXCHARISK        (q2q3_xpipe_pipe_ch5_rxcharisk_m),
             .XPIPE_PIPE_CH5_RXDATA           (q2q3_xpipe_pipe_ch5_rxdata_m), //ifcpmxpipechannel5xpiperxdata
             .XPIPE_PIPE_CH5_RXDATAVALID      (q2q3_xpipe_pipe_ch5_rxdatavalid_m),
             .XPIPE_PIPE_CH5_RXELECIDLE       (q2q3_xpipe_pipe_ch5_rxelecidle_m),
             .XPIPE_PIPE_CH5_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch5_rxstartblock_m),
             .XPIPE_PIPE_CH5_RXSTATUS         (q2q3_xpipe_pipe_ch5_rxstatus_m),
             .XPIPE_PIPE_CH5_RXSYNCHEADER     (q2q3_xpipe_pipe_ch5_rxsyncheader_m),
             .XPIPE_PIPE_CH5_RXVALID          (q2q3_xpipe_pipe_ch5_rxvalid_m),
             .XPIPE_PIPE_CH5_POWERDOWN        (q2q3_xpipe_pipe_ch5_powerdown_m),
             .XPIPE_PIPE_CH5_RXPOLARITY       (q2q3_xpipe_pipe_ch5_rxpolarity_m),
             .XPIPE_PIPE_CH5_RXTERMINATION    (q2q3_xpipe_pipe_ch5_rxtermination_m),
             .XPIPE_PIPE_CH5_TXCHARISK        (q2q3_xpipe_pipe_ch5_txcharisk_m),
             .XPIPE_PIPE_CH5_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch5_txcompliance_m),
             .XPIPE_PIPE_CH5_TXDATA           (q2q3_xpipe_pipe_ch5_txdata_m),
             .XPIPE_PIPE_CH5_TXDATAVALID      (q2q3_xpipe_pipe_ch5_txdatavalid_m),
             .XPIPE_PIPE_CH5_TXDEEMPH         (q2q3_xpipe_pipe_ch5_txdeemph_m),
             .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch5_txdetectrxloopback_m),
             .XPIPE_PIPE_CH5_TXELECIDLE       (q2q3_xpipe_pipe_ch5_txelecidle_m),
             .XPIPE_PIPE_CH5_TXMAINCURSOR     (q2q3_xpipe_pipe_ch5_txmaincursor_m),
             .XPIPE_PIPE_CH5_TXMARGIN         (q2q3_xpipe_pipe_ch5_txmargin_m),
             .XPIPE_PIPE_CH5_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch5_txpostcursor_m),
             .XPIPE_PIPE_CH5_TXPRECURSOR      (q2q3_xpipe_pipe_ch5_txprecursor_m),
             .XPIPE_PIPE_CH5_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch5_txstartblock_m),
             .XPIPE_PIPE_CH5_TXSWING          (q2q3_xpipe_pipe_ch5_txswing_m),
             .XPIPE_PIPE_CH5_TXSYNCHEADER     (q2q3_xpipe_pipe_ch5_txsyncheader_m),

             .XPIPE_PIPE_CH5_POWERDOWN_M      (q3q4_xpipe_pipe_ch5_powerdown_m),
             .XPIPE_PIPE_CH5_RXPOLARITY_M     (q3q4_xpipe_pipe_ch5_rxpolarity_m),
             .XPIPE_PIPE_CH5_RXTERMINATION_M  (q3q4_xpipe_pipe_ch5_rxtermination_m),
             .XPIPE_PIPE_CH5_TXCHARISK_M      (q3q4_xpipe_pipe_ch5_txcharisk_m),
             .XPIPE_PIPE_CH5_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch5_txcompliance_m),
             .XPIPE_PIPE_CH5_TXDATAVALID_M    (q3q4_xpipe_pipe_ch5_txdatavalid_m),
             .XPIPE_PIPE_CH5_TXDATA_M         (q3q4_xpipe_pipe_ch5_txdata_m),
             .XPIPE_PIPE_CH5_TXDEEMPH_M       (q3q4_xpipe_pipe_ch5_txdeemph_m),
             .XPIPE_PIPE_CH5_TXELECIDLE_M     (q3q4_xpipe_pipe_ch5_txelecidle_m),
             .XPIPE_PIPE_CH5_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch5_txmaincursor_m),
             .XPIPE_PIPE_CH5_TXMARGIN_M       (q3q4_xpipe_pipe_ch5_txmargin_m),
             .XPIPE_PIPE_CH5_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch5_txpostcursor_m),
             .XPIPE_PIPE_CH5_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch5_txprecursor_m),
             .XPIPE_PIPE_CH5_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch5_txstartblock_m),
             .XPIPE_PIPE_CH5_TXSWING_M        (q3q4_xpipe_pipe_ch5_txswing_m),
             .XPIPE_PIPE_CH5_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch5_txsyncheader_m),
             .XPIPE_PIPE_CH5_PHYSTATUS_M      (q3q4_xpipe_pipe_ch5_phystatus_m),             
             .XPIPE_PIPE_CH5_RXCHARISK_M      (q3q4_xpipe_pipe_ch5_rxcharisk_m),
             .XPIPE_PIPE_CH5_RXDATAVALID_M    (q3q4_xpipe_pipe_ch5_rxdatavalid_m),
             .XPIPE_PIPE_CH5_RXDATA_M         (q3q4_xpipe_pipe_ch5_rxdata_m),
             .XPIPE_PIPE_CH5_RXELECIDLE_M     (q3q4_xpipe_pipe_ch5_rxelecidle_m),             
             .XPIPE_PIPE_CH5_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch5_rxstartblock_m),
             .XPIPE_PIPE_CH5_RXSTATUS_M       (q3q4_xpipe_pipe_ch5_rxstatus_m),
             .XPIPE_PIPE_CH5_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch5_rxsyncheader_m),
             .XPIPE_PIPE_CH5_RXVALID_M        (q3q4_xpipe_pipe_ch5_rxvalid_m),
             .XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch5_txdetectrxloopback_m),

             .XPIPE_PIPE_CH6_PHYSTATUS        (q2q3_xpipe_pipe_ch6_phystatus_m),
             .XPIPE_PIPE_CH6_RXCHARISK        (q2q3_xpipe_pipe_ch6_rxcharisk_m),
             .XPIPE_PIPE_CH6_RXDATA           (q2q3_xpipe_pipe_ch6_rxdata_m), //ifcpmxpipechannel6xpiperxdata
             .XPIPE_PIPE_CH6_RXDATAVALID      (q2q3_xpipe_pipe_ch6_rxdatavalid_m),
             .XPIPE_PIPE_CH6_RXELECIDLE       (q2q3_xpipe_pipe_ch6_rxelecidle_m),
             .XPIPE_PIPE_CH6_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch6_rxstartblock_m),
             .XPIPE_PIPE_CH6_RXSTATUS         (q2q3_xpipe_pipe_ch6_rxstatus_m),
             .XPIPE_PIPE_CH6_RXSYNCHEADER     (q2q3_xpipe_pipe_ch6_rxsyncheader_m),
             .XPIPE_PIPE_CH6_RXVALID          (q2q3_xpipe_pipe_ch6_rxvalid_m),
             .XPIPE_PIPE_CH6_POWERDOWN        (q2q3_xpipe_pipe_ch6_powerdown_m),
             .XPIPE_PIPE_CH6_RXPOLARITY       (q2q3_xpipe_pipe_ch6_rxpolarity_m),
             .XPIPE_PIPE_CH6_RXTERMINATION    (q2q3_xpipe_pipe_ch6_rxtermination_m),
             .XPIPE_PIPE_CH6_TXCHARISK        (q2q3_xpipe_pipe_ch6_txcharisk_m),
             .XPIPE_PIPE_CH6_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch6_txcompliance_m),
             .XPIPE_PIPE_CH6_TXDATA           (q2q3_xpipe_pipe_ch6_txdata_m),
             .XPIPE_PIPE_CH6_TXDATAVALID      (q2q3_xpipe_pipe_ch6_txdatavalid_m),
             .XPIPE_PIPE_CH6_TXDEEMPH         (q2q3_xpipe_pipe_ch6_txdeemph_m),
             .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch6_txdetectrxloopback_m),
             .XPIPE_PIPE_CH6_TXELECIDLE       (q2q3_xpipe_pipe_ch6_txelecidle_m),
             .XPIPE_PIPE_CH6_TXMAINCURSOR     (q2q3_xpipe_pipe_ch6_txmaincursor_m),
             .XPIPE_PIPE_CH6_TXMARGIN         (q2q3_xpipe_pipe_ch6_txmargin_m),
             .XPIPE_PIPE_CH6_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch6_txpostcursor_m),
             .XPIPE_PIPE_CH6_TXPRECURSOR      (q2q3_xpipe_pipe_ch6_txprecursor_m),
             .XPIPE_PIPE_CH6_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch6_txstartblock_m),
             .XPIPE_PIPE_CH6_TXSWING          (q2q3_xpipe_pipe_ch6_txswing_m),
             .XPIPE_PIPE_CH6_TXSYNCHEADER     (q2q3_xpipe_pipe_ch6_txsyncheader_m),

             .XPIPE_PIPE_CH6_POWERDOWN_M      (q3q4_xpipe_pipe_ch6_powerdown_m),
             .XPIPE_PIPE_CH6_RXPOLARITY_M     (q3q4_xpipe_pipe_ch6_rxpolarity_m),
             .XPIPE_PIPE_CH6_RXTERMINATION_M  (q3q4_xpipe_pipe_ch6_rxtermination_m),
             .XPIPE_PIPE_CH6_TXCHARISK_M      (q3q4_xpipe_pipe_ch6_txcharisk_m),
             .XPIPE_PIPE_CH6_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch6_txcompliance_m),
             .XPIPE_PIPE_CH6_TXDATAVALID_M    (q3q4_xpipe_pipe_ch6_txdatavalid_m),
             .XPIPE_PIPE_CH6_TXDATA_M         (q3q4_xpipe_pipe_ch6_txdata_m),
             .XPIPE_PIPE_CH6_TXDEEMPH_M       (q3q4_xpipe_pipe_ch6_txdeemph_m),
             .XPIPE_PIPE_CH6_TXELECIDLE_M     (q3q4_xpipe_pipe_ch6_txelecidle_m),
             .XPIPE_PIPE_CH6_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch6_txmaincursor_m),
             .XPIPE_PIPE_CH6_TXMARGIN_M       (q3q4_xpipe_pipe_ch6_txmargin_m),
             .XPIPE_PIPE_CH6_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch6_txpostcursor_m),
             .XPIPE_PIPE_CH6_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch6_txprecursor_m),
             .XPIPE_PIPE_CH6_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch6_txstartblock_m),
             .XPIPE_PIPE_CH6_TXSWING_M        (q3q4_xpipe_pipe_ch6_txswing_m),
             .XPIPE_PIPE_CH6_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch6_txsyncheader_m),
             .XPIPE_PIPE_CH6_PHYSTATUS_M      (q3q4_xpipe_pipe_ch6_phystatus_m),             
             .XPIPE_PIPE_CH6_RXCHARISK_M      (q3q4_xpipe_pipe_ch6_rxcharisk_m),
             .XPIPE_PIPE_CH6_RXDATAVALID_M    (q3q4_xpipe_pipe_ch6_rxdatavalid_m),
             .XPIPE_PIPE_CH6_RXDATA_M         (q3q4_xpipe_pipe_ch6_rxdata_m),
             .XPIPE_PIPE_CH6_RXELECIDLE_M     (q3q4_xpipe_pipe_ch6_rxelecidle_m),             
             .XPIPE_PIPE_CH6_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch6_rxstartblock_m),
             .XPIPE_PIPE_CH6_RXSTATUS_M       (q3q4_xpipe_pipe_ch6_rxstatus_m),
             .XPIPE_PIPE_CH6_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch6_rxsyncheader_m),
             .XPIPE_PIPE_CH6_RXVALID_M        (q3q4_xpipe_pipe_ch6_rxvalid_m),
             .XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch6_txdetectrxloopback_m),

             .XPIPE_PIPE_CH7_PHYSTATUS        (q2q3_xpipe_pipe_ch7_phystatus_m),
             .XPIPE_PIPE_CH7_RXCHARISK        (q2q3_xpipe_pipe_ch7_rxcharisk_m),
             .XPIPE_PIPE_CH7_RXDATA           (q2q3_xpipe_pipe_ch7_rxdata_m), //ifcpmxpipechannel7xpiperxdata
             .XPIPE_PIPE_CH7_RXDATAVALID      (q2q3_xpipe_pipe_ch7_rxdatavalid_m),
             .XPIPE_PIPE_CH7_RXELECIDLE       (q2q3_xpipe_pipe_ch7_rxelecidle_m),
             .XPIPE_PIPE_CH7_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch7_rxstartblock_m),
             .XPIPE_PIPE_CH7_RXSTATUS         (q2q3_xpipe_pipe_ch7_rxstatus_m),
             .XPIPE_PIPE_CH7_RXSYNCHEADER     (q2q3_xpipe_pipe_ch7_rxsyncheader_m),
             .XPIPE_PIPE_CH7_RXVALID          (q2q3_xpipe_pipe_ch7_rxvalid_m),
             .XPIPE_PIPE_CH7_POWERDOWN        (q2q3_xpipe_pipe_ch7_powerdown_m),
             .XPIPE_PIPE_CH7_RXPOLARITY       (q2q3_xpipe_pipe_ch7_rxpolarity_m),
             .XPIPE_PIPE_CH7_RXTERMINATION    (q2q3_xpipe_pipe_ch7_rxtermination_m),
             .XPIPE_PIPE_CH7_TXCHARISK        (q2q3_xpipe_pipe_ch7_txcharisk_m),
             .XPIPE_PIPE_CH7_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch7_txcompliance_m),
             .XPIPE_PIPE_CH7_TXDATA           (q2q3_xpipe_pipe_ch7_txdata_m),
             .XPIPE_PIPE_CH7_TXDATAVALID      (q2q3_xpipe_pipe_ch7_txdatavalid_m),
             .XPIPE_PIPE_CH7_TXDEEMPH         (q2q3_xpipe_pipe_ch7_txdeemph_m),
             .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch7_txdetectrxloopback_m),
             .XPIPE_PIPE_CH7_TXELECIDLE       (q2q3_xpipe_pipe_ch7_txelecidle_m),
             .XPIPE_PIPE_CH7_TXMAINCURSOR     (q2q3_xpipe_pipe_ch7_txmaincursor_m),
             .XPIPE_PIPE_CH7_TXMARGIN         (q2q3_xpipe_pipe_ch7_txmargin_m),
             .XPIPE_PIPE_CH7_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch7_txpostcursor_m),
             .XPIPE_PIPE_CH7_TXPRECURSOR      (q2q3_xpipe_pipe_ch7_txprecursor_m),
             .XPIPE_PIPE_CH7_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch7_txstartblock_m),
             .XPIPE_PIPE_CH7_TXSWING          (q2q3_xpipe_pipe_ch7_txswing_m),
             .XPIPE_PIPE_CH7_TXSYNCHEADER     (q2q3_xpipe_pipe_ch7_txsyncheader_m),

             .XPIPE_PIPE_CH7_POWERDOWN_M      (q3q4_xpipe_pipe_ch7_powerdown_m),
             .XPIPE_PIPE_CH7_RXPOLARITY_M     (q3q4_xpipe_pipe_ch7_rxpolarity_m),
             .XPIPE_PIPE_CH7_RXTERMINATION_M  (q3q4_xpipe_pipe_ch7_rxtermination_m),
             .XPIPE_PIPE_CH7_TXCHARISK_M      (q3q4_xpipe_pipe_ch7_txcharisk_m),
             .XPIPE_PIPE_CH7_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch7_txcompliance_m),
             .XPIPE_PIPE_CH7_TXDATAVALID_M    (q3q4_xpipe_pipe_ch7_txdatavalid_m),
             .XPIPE_PIPE_CH7_TXDATA_M         (q3q4_xpipe_pipe_ch7_txdata_m),
             .XPIPE_PIPE_CH7_TXDEEMPH_M       (q3q4_xpipe_pipe_ch7_txdeemph_m),
             .XPIPE_PIPE_CH7_TXELECIDLE_M     (q3q4_xpipe_pipe_ch7_txelecidle_m),
             .XPIPE_PIPE_CH7_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch7_txmaincursor_m),
             .XPIPE_PIPE_CH7_TXMARGIN_M       (q3q4_xpipe_pipe_ch7_txmargin_m),
             .XPIPE_PIPE_CH7_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch7_txpostcursor_m),
             .XPIPE_PIPE_CH7_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch7_txprecursor_m),
             .XPIPE_PIPE_CH7_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch7_txstartblock_m),
             .XPIPE_PIPE_CH7_TXSWING_M        (q3q4_xpipe_pipe_ch7_txswing_m),
             .XPIPE_PIPE_CH7_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch7_txsyncheader_m),
             .XPIPE_PIPE_CH7_PHYSTATUS_M      (q3q4_xpipe_pipe_ch7_phystatus_m),             
             .XPIPE_PIPE_CH7_RXCHARISK_M      (q3q4_xpipe_pipe_ch7_rxcharisk_m),
             .XPIPE_PIPE_CH7_RXDATAVALID_M    (q3q4_xpipe_pipe_ch7_rxdatavalid_m),
             .XPIPE_PIPE_CH7_RXDATA_M         (q3q4_xpipe_pipe_ch7_rxdata_m),
             .XPIPE_PIPE_CH7_RXELECIDLE_M     (q3q4_xpipe_pipe_ch7_rxelecidle_m),             
             .XPIPE_PIPE_CH7_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch7_rxstartblock_m),
             .XPIPE_PIPE_CH7_RXSTATUS_M       (q3q4_xpipe_pipe_ch7_rxstatus_m),
             .XPIPE_PIPE_CH7_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch7_rxsyncheader_m),
             .XPIPE_PIPE_CH7_RXVALID_M        (q3q4_xpipe_pipe_ch7_rxvalid_m),
             .XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch7_txdetectrxloopback_m),

             .XPIPE_PIPE_CH8_PHYSTATUS        (q2q3_xpipe_pipe_ch8_phystatus_m),
             .XPIPE_PIPE_CH8_RXCHARISK        (q2q3_xpipe_pipe_ch8_rxcharisk_m),
             .XPIPE_PIPE_CH8_RXDATA           (q2q3_xpipe_pipe_ch8_rxdata_m), //ifcpmxpipechannel8xpiperxdata
             .XPIPE_PIPE_CH8_RXDATAVALID      (q2q3_xpipe_pipe_ch8_rxdatavalid_m),
             .XPIPE_PIPE_CH8_RXELECIDLE       (q2q3_xpipe_pipe_ch8_rxelecidle_m),
             .XPIPE_PIPE_CH8_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch8_rxstartblock_m),
             .XPIPE_PIPE_CH8_RXSTATUS         (q2q3_xpipe_pipe_ch8_rxstatus_m),
             .XPIPE_PIPE_CH8_RXSYNCHEADER     (q2q3_xpipe_pipe_ch8_rxsyncheader_m),
             .XPIPE_PIPE_CH8_RXVALID          (q2q3_xpipe_pipe_ch8_rxvalid_m),
             .XPIPE_PIPE_CH8_POWERDOWN        (q2q3_xpipe_pipe_ch8_powerdown_m),
             .XPIPE_PIPE_CH8_RXPOLARITY       (q2q3_xpipe_pipe_ch8_rxpolarity_m),
             .XPIPE_PIPE_CH8_RXTERMINATION    (q2q3_xpipe_pipe_ch8_rxtermination_m),
             .XPIPE_PIPE_CH8_TXCHARISK        (q2q3_xpipe_pipe_ch8_txcharisk_m),
             .XPIPE_PIPE_CH8_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch8_txcompliance_m),
             .XPIPE_PIPE_CH8_TXDATA           (q2q3_xpipe_pipe_ch8_txdata_m),
             .XPIPE_PIPE_CH8_TXDATAVALID      (q2q3_xpipe_pipe_ch8_txdatavalid_m),
             .XPIPE_PIPE_CH8_TXDEEMPH         (q2q3_xpipe_pipe_ch8_txdeemph_m),
             .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch8_txdetectrxloopback_m),
             .XPIPE_PIPE_CH8_TXELECIDLE       (q2q3_xpipe_pipe_ch8_txelecidle_m),
             .XPIPE_PIPE_CH8_TXMAINCURSOR     (q2q3_xpipe_pipe_ch8_txmaincursor_m),
             .XPIPE_PIPE_CH8_TXMARGIN         (q2q3_xpipe_pipe_ch8_txmargin_m),
             .XPIPE_PIPE_CH8_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch8_txpostcursor_m),
             .XPIPE_PIPE_CH8_TXPRECURSOR      (q2q3_xpipe_pipe_ch8_txprecursor_m),
             .XPIPE_PIPE_CH8_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch8_txstartblock_m),
             .XPIPE_PIPE_CH8_TXSWING          (q2q3_xpipe_pipe_ch8_txswing_m),
             .XPIPE_PIPE_CH8_TXSYNCHEADER     (q2q3_xpipe_pipe_ch8_txsyncheader_m),

             .XPIPE_PIPE_CH8_POWERDOWN_M      (q3q4_xpipe_pipe_ch8_powerdown_m),
             .XPIPE_PIPE_CH8_RXPOLARITY_M     (q3q4_xpipe_pipe_ch8_rxpolarity_m),
             .XPIPE_PIPE_CH8_RXTERMINATION_M  (q3q4_xpipe_pipe_ch8_rxtermination_m),
             .XPIPE_PIPE_CH8_TXCHARISK_M      (q3q4_xpipe_pipe_ch8_txcharisk_m),
             .XPIPE_PIPE_CH8_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch8_txcompliance_m),
             .XPIPE_PIPE_CH8_TXDATAVALID_M    (q3q4_xpipe_pipe_ch8_txdatavalid_m),
             .XPIPE_PIPE_CH8_TXDATA_M         (q3q4_xpipe_pipe_ch8_txdata_m),
             .XPIPE_PIPE_CH8_TXDEEMPH_M       (q3q4_xpipe_pipe_ch8_txdeemph_m),
             .XPIPE_PIPE_CH8_TXELECIDLE_M     (q3q4_xpipe_pipe_ch8_txelecidle_m),
             .XPIPE_PIPE_CH8_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch8_txmaincursor_m),
             .XPIPE_PIPE_CH8_TXMARGIN_M       (q3q4_xpipe_pipe_ch8_txmargin_m),
             .XPIPE_PIPE_CH8_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch8_txpostcursor_m),
             .XPIPE_PIPE_CH8_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch8_txprecursor_m),
             .XPIPE_PIPE_CH8_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch8_txstartblock_m),
             .XPIPE_PIPE_CH8_TXSWING_M        (q3q4_xpipe_pipe_ch8_txswing_m),
             .XPIPE_PIPE_CH8_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch8_txsyncheader_m),
             .XPIPE_PIPE_CH8_PHYSTATUS_M      (q3q4_xpipe_pipe_ch8_phystatus_m),             
             .XPIPE_PIPE_CH8_RXCHARISK_M      (q3q4_xpipe_pipe_ch8_rxcharisk_m),
             .XPIPE_PIPE_CH8_RXDATAVALID_M    (q3q4_xpipe_pipe_ch8_rxdatavalid_m),
             .XPIPE_PIPE_CH8_RXDATA_M         (q3q4_xpipe_pipe_ch8_rxdata_m),
             .XPIPE_PIPE_CH8_RXELECIDLE_M     (q3q4_xpipe_pipe_ch8_rxelecidle_m),             
             .XPIPE_PIPE_CH8_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch8_rxstartblock_m),
             .XPIPE_PIPE_CH8_RXSTATUS_M       (q3q4_xpipe_pipe_ch8_rxstatus_m),
             .XPIPE_PIPE_CH8_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch8_rxsyncheader_m),
             .XPIPE_PIPE_CH8_RXVALID_M        (q3q4_xpipe_pipe_ch8_rxvalid_m),
             .XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch8_txdetectrxloopback_m),

             .XPIPE_PIPE_CH9_PHYSTATUS        (q2q3_xpipe_pipe_ch9_phystatus_m),
             .XPIPE_PIPE_CH9_RXCHARISK        (q2q3_xpipe_pipe_ch9_rxcharisk_m),
             .XPIPE_PIPE_CH9_RXDATA           (q2q3_xpipe_pipe_ch9_rxdata_m), //ifcpmxpipechannel9xpiperxdata
             .XPIPE_PIPE_CH9_RXDATAVALID      (q2q3_xpipe_pipe_ch9_rxdatavalid_m),
             .XPIPE_PIPE_CH9_RXELECIDLE       (q2q3_xpipe_pipe_ch9_rxelecidle_m),
             .XPIPE_PIPE_CH9_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch9_rxstartblock_m),
             .XPIPE_PIPE_CH9_RXSTATUS         (q2q3_xpipe_pipe_ch9_rxstatus_m),
             .XPIPE_PIPE_CH9_RXSYNCHEADER     (q2q3_xpipe_pipe_ch9_rxsyncheader_m),
             .XPIPE_PIPE_CH9_RXVALID          (q2q3_xpipe_pipe_ch9_rxvalid_m),
             .XPIPE_PIPE_CH9_POWERDOWN        (q2q3_xpipe_pipe_ch9_powerdown_m),
             .XPIPE_PIPE_CH9_RXPOLARITY       (q2q3_xpipe_pipe_ch9_rxpolarity_m),
             .XPIPE_PIPE_CH9_RXTERMINATION    (q2q3_xpipe_pipe_ch9_rxtermination_m),
             .XPIPE_PIPE_CH9_TXCHARISK        (q2q3_xpipe_pipe_ch9_txcharisk_m),
             .XPIPE_PIPE_CH9_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch9_txcompliance_m),
             .XPIPE_PIPE_CH9_TXDATA           (q2q3_xpipe_pipe_ch9_txdata_m),
             .XPIPE_PIPE_CH9_TXDATAVALID      (q2q3_xpipe_pipe_ch9_txdatavalid_m),
             .XPIPE_PIPE_CH9_TXDEEMPH         (q2q3_xpipe_pipe_ch9_txdeemph_m),
             .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch9_txdetectrxloopback_m),
             .XPIPE_PIPE_CH9_TXELECIDLE       (q2q3_xpipe_pipe_ch9_txelecidle_m),
             .XPIPE_PIPE_CH9_TXMAINCURSOR     (q2q3_xpipe_pipe_ch9_txmaincursor_m),
             .XPIPE_PIPE_CH9_TXMARGIN         (q2q3_xpipe_pipe_ch9_txmargin_m),
             .XPIPE_PIPE_CH9_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch9_txpostcursor_m),
             .XPIPE_PIPE_CH9_TXPRECURSOR      (q2q3_xpipe_pipe_ch9_txprecursor_m),
             .XPIPE_PIPE_CH9_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch9_txstartblock_m),
             .XPIPE_PIPE_CH9_TXSWING          (q2q3_xpipe_pipe_ch9_txswing_m),
             .XPIPE_PIPE_CH9_TXSYNCHEADER     (q2q3_xpipe_pipe_ch9_txsyncheader_m),

             .XPIPE_PIPE_CH9_POWERDOWN_M      (q3q4_xpipe_pipe_ch9_powerdown_m),
             .XPIPE_PIPE_CH9_RXPOLARITY_M     (q3q4_xpipe_pipe_ch9_rxpolarity_m),
             .XPIPE_PIPE_CH9_RXTERMINATION_M  (q3q4_xpipe_pipe_ch9_rxtermination_m),
             .XPIPE_PIPE_CH9_TXCHARISK_M      (q3q4_xpipe_pipe_ch9_txcharisk_m),
             .XPIPE_PIPE_CH9_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch9_txcompliance_m),
             .XPIPE_PIPE_CH9_TXDATAVALID_M    (q3q4_xpipe_pipe_ch9_txdatavalid_m),
             .XPIPE_PIPE_CH9_TXDATA_M         (q3q4_xpipe_pipe_ch9_txdata_m),
             .XPIPE_PIPE_CH9_TXDEEMPH_M       (q3q4_xpipe_pipe_ch9_txdeemph_m),
             .XPIPE_PIPE_CH9_TXELECIDLE_M     (q3q4_xpipe_pipe_ch9_txelecidle_m),
             .XPIPE_PIPE_CH9_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch9_txmaincursor_m),
             .XPIPE_PIPE_CH9_TXMARGIN_M       (q3q4_xpipe_pipe_ch9_txmargin_m),
             .XPIPE_PIPE_CH9_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch9_txpostcursor_m),
             .XPIPE_PIPE_CH9_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch9_txprecursor_m),
             .XPIPE_PIPE_CH9_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch9_txstartblock_m),
             .XPIPE_PIPE_CH9_TXSWING_M        (q3q4_xpipe_pipe_ch9_txswing_m),
             .XPIPE_PIPE_CH9_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch9_txsyncheader_m),
             .XPIPE_PIPE_CH9_PHYSTATUS_M      (q3q4_xpipe_pipe_ch9_phystatus_m),             
             .XPIPE_PIPE_CH9_RXCHARISK_M      (q3q4_xpipe_pipe_ch9_rxcharisk_m),
             .XPIPE_PIPE_CH9_RXDATAVALID_M    (q3q4_xpipe_pipe_ch9_rxdatavalid_m),
             .XPIPE_PIPE_CH9_RXDATA_M         (q3q4_xpipe_pipe_ch9_rxdata_m),
             .XPIPE_PIPE_CH9_RXELECIDLE_M     (q3q4_xpipe_pipe_ch9_rxelecidle_m),             
             .XPIPE_PIPE_CH9_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch9_rxstartblock_m),
             .XPIPE_PIPE_CH9_RXSTATUS_M       (q3q4_xpipe_pipe_ch9_rxstatus_m),
             .XPIPE_PIPE_CH9_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch9_rxsyncheader_m),
             .XPIPE_PIPE_CH9_RXVALID_M        (q3q4_xpipe_pipe_ch9_rxvalid_m),
             .XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch9_txdetectrxloopback_m),

             .XPIPE_PIPE_CH10_PHYSTATUS        (q2q3_xpipe_pipe_ch10_phystatus_m),
             .XPIPE_PIPE_CH10_RXCHARISK        (q2q3_xpipe_pipe_ch10_rxcharisk_m),
             .XPIPE_PIPE_CH10_RXDATA           (q2q3_xpipe_pipe_ch10_rxdata_m), //ifcpmxpipechannel10xpiperxdata
             .XPIPE_PIPE_CH10_RXDATAVALID      (q2q3_xpipe_pipe_ch10_rxdatavalid_m),
             .XPIPE_PIPE_CH10_RXELECIDLE       (q2q3_xpipe_pipe_ch10_rxelecidle_m),
             .XPIPE_PIPE_CH10_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch10_rxstartblock_m),
             .XPIPE_PIPE_CH10_RXSTATUS         (q2q3_xpipe_pipe_ch10_rxstatus_m),
             .XPIPE_PIPE_CH10_RXSYNCHEADER     (q2q3_xpipe_pipe_ch10_rxsyncheader_m),
             .XPIPE_PIPE_CH10_RXVALID          (q2q3_xpipe_pipe_ch10_rxvalid_m),
             .XPIPE_PIPE_CH10_POWERDOWN        (q2q3_xpipe_pipe_ch10_powerdown_m),
             .XPIPE_PIPE_CH10_RXPOLARITY       (q2q3_xpipe_pipe_ch10_rxpolarity_m),
             .XPIPE_PIPE_CH10_RXTERMINATION    (q2q3_xpipe_pipe_ch10_rxtermination_m),
             .XPIPE_PIPE_CH10_TXCHARISK        (q2q3_xpipe_pipe_ch10_txcharisk_m),
             .XPIPE_PIPE_CH10_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch10_txcompliance_m),
             .XPIPE_PIPE_CH10_TXDATA           (q2q3_xpipe_pipe_ch10_txdata_m),
             .XPIPE_PIPE_CH10_TXDATAVALID      (q2q3_xpipe_pipe_ch10_txdatavalid_m),
             .XPIPE_PIPE_CH10_TXDEEMPH         (q2q3_xpipe_pipe_ch10_txdeemph_m),
             .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch10_txdetectrxloopback_m),
             .XPIPE_PIPE_CH10_TXELECIDLE       (q2q3_xpipe_pipe_ch10_txelecidle_m),
             .XPIPE_PIPE_CH10_TXMAINCURSOR     (q2q3_xpipe_pipe_ch10_txmaincursor_m),
             .XPIPE_PIPE_CH10_TXMARGIN         (q2q3_xpipe_pipe_ch10_txmargin_m),
             .XPIPE_PIPE_CH10_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch10_txpostcursor_m),
             .XPIPE_PIPE_CH10_TXPRECURSOR      (q2q3_xpipe_pipe_ch10_txprecursor_m),
             .XPIPE_PIPE_CH10_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch10_txstartblock_m),
             .XPIPE_PIPE_CH10_TXSWING          (q2q3_xpipe_pipe_ch10_txswing_m),
             .XPIPE_PIPE_CH10_TXSYNCHEADER     (q2q3_xpipe_pipe_ch10_txsyncheader_m),

             .XPIPE_PIPE_CH10_POWERDOWN_M      (q3q4_xpipe_pipe_ch10_powerdown_m),
             .XPIPE_PIPE_CH10_RXPOLARITY_M     (q3q4_xpipe_pipe_ch10_rxpolarity_m),
             .XPIPE_PIPE_CH10_RXTERMINATION_M  (q3q4_xpipe_pipe_ch10_rxtermination_m),
             .XPIPE_PIPE_CH10_TXCHARISK_M      (q3q4_xpipe_pipe_ch10_txcharisk_m),
             .XPIPE_PIPE_CH10_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch10_txcompliance_m),
             .XPIPE_PIPE_CH10_TXDATAVALID_M    (q3q4_xpipe_pipe_ch10_txdatavalid_m),
             .XPIPE_PIPE_CH10_TXDATA_M         (q3q4_xpipe_pipe_ch10_txdata_m),
             .XPIPE_PIPE_CH10_TXDEEMPH_M       (q3q4_xpipe_pipe_ch10_txdeemph_m),
             .XPIPE_PIPE_CH10_TXELECIDLE_M     (q3q4_xpipe_pipe_ch10_txelecidle_m),
             .XPIPE_PIPE_CH10_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch10_txmaincursor_m),
             .XPIPE_PIPE_CH10_TXMARGIN_M       (q3q4_xpipe_pipe_ch10_txmargin_m),
             .XPIPE_PIPE_CH10_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch10_txpostcursor_m),
             .XPIPE_PIPE_CH10_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch10_txprecursor_m),
             .XPIPE_PIPE_CH10_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch10_txstartblock_m),
             .XPIPE_PIPE_CH10_TXSWING_M        (q3q4_xpipe_pipe_ch10_txswing_m),
             .XPIPE_PIPE_CH10_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch10_txsyncheader_m),
             .XPIPE_PIPE_CH10_PHYSTATUS_M      (q3q4_xpipe_pipe_ch10_phystatus_m),             
             .XPIPE_PIPE_CH10_RXCHARISK_M      (q3q4_xpipe_pipe_ch10_rxcharisk_m),
             .XPIPE_PIPE_CH10_RXDATAVALID_M    (q3q4_xpipe_pipe_ch10_rxdatavalid_m),
             .XPIPE_PIPE_CH10_RXDATA_M         (q3q4_xpipe_pipe_ch10_rxdata_m),
             .XPIPE_PIPE_CH10_RXELECIDLE_M     (q3q4_xpipe_pipe_ch10_rxelecidle_m),             
             .XPIPE_PIPE_CH10_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch10_rxstartblock_m),
             .XPIPE_PIPE_CH10_RXSTATUS_M       (q3q4_xpipe_pipe_ch10_rxstatus_m),
             .XPIPE_PIPE_CH10_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch10_rxsyncheader_m),
             .XPIPE_PIPE_CH10_RXVALID_M        (q3q4_xpipe_pipe_ch10_rxvalid_m),
             .XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch10_txdetectrxloopback_m),

             .XPIPE_PIPE_CH11_PHYSTATUS        (q2q3_xpipe_pipe_ch11_phystatus_m),
             .XPIPE_PIPE_CH11_RXCHARISK        (q2q3_xpipe_pipe_ch11_rxcharisk_m),
             .XPIPE_PIPE_CH11_RXDATA           (q2q3_xpipe_pipe_ch11_rxdata_m), //ifcpmxpipechannel11xpiperxdata
             .XPIPE_PIPE_CH11_RXDATAVALID      (q2q3_xpipe_pipe_ch11_rxdatavalid_m),
             .XPIPE_PIPE_CH11_RXELECIDLE       (q2q3_xpipe_pipe_ch11_rxelecidle_m),
             .XPIPE_PIPE_CH11_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch11_rxstartblock_m),
             .XPIPE_PIPE_CH11_RXSTATUS         (q2q3_xpipe_pipe_ch11_rxstatus_m),
             .XPIPE_PIPE_CH11_RXSYNCHEADER     (q2q3_xpipe_pipe_ch11_rxsyncheader_m),
             .XPIPE_PIPE_CH11_RXVALID          (q2q3_xpipe_pipe_ch11_rxvalid_m),
             .XPIPE_PIPE_CH11_POWERDOWN        (q2q3_xpipe_pipe_ch11_powerdown_m),
             .XPIPE_PIPE_CH11_RXPOLARITY       (q2q3_xpipe_pipe_ch11_rxpolarity_m),
             .XPIPE_PIPE_CH11_RXTERMINATION    (q2q3_xpipe_pipe_ch11_rxtermination_m),
             .XPIPE_PIPE_CH11_TXCHARISK        (q2q3_xpipe_pipe_ch11_txcharisk_m),
             .XPIPE_PIPE_CH11_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch11_txcompliance_m),
             .XPIPE_PIPE_CH11_TXDATA           (q2q3_xpipe_pipe_ch11_txdata_m),
             .XPIPE_PIPE_CH11_TXDATAVALID      (q2q3_xpipe_pipe_ch11_txdatavalid_m),
             .XPIPE_PIPE_CH11_TXDEEMPH         (q2q3_xpipe_pipe_ch11_txdeemph_m),
             .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch11_txdetectrxloopback_m),
             .XPIPE_PIPE_CH11_TXELECIDLE       (q2q3_xpipe_pipe_ch11_txelecidle_m),
             .XPIPE_PIPE_CH11_TXMAINCURSOR     (q2q3_xpipe_pipe_ch11_txmaincursor_m),
             .XPIPE_PIPE_CH11_TXMARGIN         (q2q3_xpipe_pipe_ch11_txmargin_m),
             .XPIPE_PIPE_CH11_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch11_txpostcursor_m),
             .XPIPE_PIPE_CH11_TXPRECURSOR      (q2q3_xpipe_pipe_ch11_txprecursor_m),
             .XPIPE_PIPE_CH11_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch11_txstartblock_m),
             .XPIPE_PIPE_CH11_TXSWING          (q2q3_xpipe_pipe_ch11_txswing_m),
             .XPIPE_PIPE_CH11_TXSYNCHEADER     (q2q3_xpipe_pipe_ch11_txsyncheader_m),

             .XPIPE_PIPE_CH11_POWERDOWN_M      (q3q4_xpipe_pipe_ch11_powerdown_m),
             .XPIPE_PIPE_CH11_RXPOLARITY_M     (q3q4_xpipe_pipe_ch11_rxpolarity_m),
             .XPIPE_PIPE_CH11_RXTERMINATION_M  (q3q4_xpipe_pipe_ch11_rxtermination_m),
             .XPIPE_PIPE_CH11_TXCHARISK_M      (q3q4_xpipe_pipe_ch11_txcharisk_m),
             .XPIPE_PIPE_CH11_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch11_txcompliance_m),
             .XPIPE_PIPE_CH11_TXDATAVALID_M    (q3q4_xpipe_pipe_ch11_txdatavalid_m),
             .XPIPE_PIPE_CH11_TXDATA_M         (q3q4_xpipe_pipe_ch11_txdata_m),
             .XPIPE_PIPE_CH11_TXDEEMPH_M       (q3q4_xpipe_pipe_ch11_txdeemph_m),
             .XPIPE_PIPE_CH11_TXELECIDLE_M     (q3q4_xpipe_pipe_ch11_txelecidle_m),
             .XPIPE_PIPE_CH11_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch11_txmaincursor_m),
             .XPIPE_PIPE_CH11_TXMARGIN_M       (q3q4_xpipe_pipe_ch11_txmargin_m),
             .XPIPE_PIPE_CH11_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch11_txpostcursor_m),
             .XPIPE_PIPE_CH11_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch11_txprecursor_m),
             .XPIPE_PIPE_CH11_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch11_txstartblock_m),
             .XPIPE_PIPE_CH11_TXSWING_M        (q3q4_xpipe_pipe_ch11_txswing_m),
             .XPIPE_PIPE_CH11_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch11_txsyncheader_m),
             .XPIPE_PIPE_CH11_PHYSTATUS_M      (q3q4_xpipe_pipe_ch11_phystatus_m),             
             .XPIPE_PIPE_CH11_RXCHARISK_M      (q3q4_xpipe_pipe_ch11_rxcharisk_m),
             .XPIPE_PIPE_CH11_RXDATAVALID_M    (q3q4_xpipe_pipe_ch11_rxdatavalid_m),
             .XPIPE_PIPE_CH11_RXDATA_M         (q3q4_xpipe_pipe_ch11_rxdata_m),
             .XPIPE_PIPE_CH11_RXELECIDLE_M     (q3q4_xpipe_pipe_ch11_rxelecidle_m),             
             .XPIPE_PIPE_CH11_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch11_rxstartblock_m),
             .XPIPE_PIPE_CH11_RXSTATUS_M       (q3q4_xpipe_pipe_ch11_rxstatus_m),
             .XPIPE_PIPE_CH11_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch11_rxsyncheader_m),
             .XPIPE_PIPE_CH11_RXVALID_M        (q3q4_xpipe_pipe_ch11_rxvalid_m),
             .XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch11_txdetectrxloopback_m),

             .XPIPE_PIPE_CH12_PHYSTATUS        (q2q3_xpipe_pipe_ch12_phystatus_m),
             .XPIPE_PIPE_CH12_RXCHARISK        (q2q3_xpipe_pipe_ch12_rxcharisk_m),
             .XPIPE_PIPE_CH12_RXDATA           (q2q3_xpipe_pipe_ch12_rxdata_m), //ifcpmxpipechannel12xpiperxdata
             .XPIPE_PIPE_CH12_RXDATAVALID      (q2q3_xpipe_pipe_ch12_rxdatavalid_m),
             .XPIPE_PIPE_CH12_RXELECIDLE       (q2q3_xpipe_pipe_ch12_rxelecidle_m),
             .XPIPE_PIPE_CH12_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch12_rxstartblock_m),
             .XPIPE_PIPE_CH12_RXSTATUS         (q2q3_xpipe_pipe_ch12_rxstatus_m),
             .XPIPE_PIPE_CH12_RXSYNCHEADER     (q2q3_xpipe_pipe_ch12_rxsyncheader_m),
             .XPIPE_PIPE_CH12_RXVALID          (q2q3_xpipe_pipe_ch12_rxvalid_m),
             .XPIPE_PIPE_CH12_POWERDOWN        (q2q3_xpipe_pipe_ch12_powerdown_m),
             .XPIPE_PIPE_CH12_RXPOLARITY       (q2q3_xpipe_pipe_ch12_rxpolarity_m),
             .XPIPE_PIPE_CH12_RXTERMINATION    (q2q3_xpipe_pipe_ch12_rxtermination_m),
             .XPIPE_PIPE_CH12_TXCHARISK        (q2q3_xpipe_pipe_ch12_txcharisk_m),
             .XPIPE_PIPE_CH12_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch12_txcompliance_m),
             .XPIPE_PIPE_CH12_TXDATA           (q2q3_xpipe_pipe_ch12_txdata_m),
             .XPIPE_PIPE_CH12_TXDATAVALID      (q2q3_xpipe_pipe_ch12_txdatavalid_m),
             .XPIPE_PIPE_CH12_TXDEEMPH         (q2q3_xpipe_pipe_ch12_txdeemph_m),
             .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch12_txdetectrxloopback_m),
             .XPIPE_PIPE_CH12_TXELECIDLE       (q2q3_xpipe_pipe_ch12_txelecidle_m),
             .XPIPE_PIPE_CH12_TXMAINCURSOR     (q2q3_xpipe_pipe_ch12_txmaincursor_m),
             .XPIPE_PIPE_CH12_TXMARGIN         (q2q3_xpipe_pipe_ch12_txmargin_m),
             .XPIPE_PIPE_CH12_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch12_txpostcursor_m),
             .XPIPE_PIPE_CH12_TXPRECURSOR      (q2q3_xpipe_pipe_ch12_txprecursor_m),
             .XPIPE_PIPE_CH12_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch12_txstartblock_m),
             .XPIPE_PIPE_CH12_TXSWING          (q2q3_xpipe_pipe_ch12_txswing_m),
             .XPIPE_PIPE_CH12_TXSYNCHEADER     (q2q3_xpipe_pipe_ch12_txsyncheader_m),

             .XPIPE_PIPE_CH12_POWERDOWN_M      (q3q4_xpipe_pipe_ch12_powerdown_m),
             .XPIPE_PIPE_CH12_RXPOLARITY_M     (q3q4_xpipe_pipe_ch12_rxpolarity_m),
             .XPIPE_PIPE_CH12_RXTERMINATION_M  (q3q4_xpipe_pipe_ch12_rxtermination_m),
             .XPIPE_PIPE_CH12_TXCHARISK_M      (q3q4_xpipe_pipe_ch12_txcharisk_m),
             .XPIPE_PIPE_CH12_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch12_txcompliance_m),
             .XPIPE_PIPE_CH12_TXDATAVALID_M    (q3q4_xpipe_pipe_ch12_txdatavalid_m),
             .XPIPE_PIPE_CH12_TXDATA_M         (q3q4_xpipe_pipe_ch12_txdata_m),
             .XPIPE_PIPE_CH12_TXDEEMPH_M       (q3q4_xpipe_pipe_ch12_txdeemph_m),
             .XPIPE_PIPE_CH12_TXELECIDLE_M     (q3q4_xpipe_pipe_ch12_txelecidle_m),
             .XPIPE_PIPE_CH12_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch12_txmaincursor_m),
             .XPIPE_PIPE_CH12_TXMARGIN_M       (q3q4_xpipe_pipe_ch12_txmargin_m),
             .XPIPE_PIPE_CH12_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch12_txpostcursor_m),
             .XPIPE_PIPE_CH12_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch12_txprecursor_m),
             .XPIPE_PIPE_CH12_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch12_txstartblock_m),
             .XPIPE_PIPE_CH12_TXSWING_M        (q3q4_xpipe_pipe_ch12_txswing_m),
             .XPIPE_PIPE_CH12_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch12_txsyncheader_m),
             .XPIPE_PIPE_CH12_PHYSTATUS_M      (q3q4_xpipe_pipe_ch12_phystatus_m),             
             .XPIPE_PIPE_CH12_RXCHARISK_M      (q3q4_xpipe_pipe_ch12_rxcharisk_m),
             .XPIPE_PIPE_CH12_RXDATAVALID_M    (q3q4_xpipe_pipe_ch12_rxdatavalid_m),
             .XPIPE_PIPE_CH12_RXDATA_M         (q3q4_xpipe_pipe_ch12_rxdata_m),
             .XPIPE_PIPE_CH12_RXELECIDLE_M     (q3q4_xpipe_pipe_ch12_rxelecidle_m),             
             .XPIPE_PIPE_CH12_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch12_rxstartblock_m),
             .XPIPE_PIPE_CH12_RXSTATUS_M       (q3q4_xpipe_pipe_ch12_rxstatus_m),
             .XPIPE_PIPE_CH12_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch12_rxsyncheader_m),
             .XPIPE_PIPE_CH12_RXVALID_M        (q3q4_xpipe_pipe_ch12_rxvalid_m),
             .XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch12_txdetectrxloopback_m),

             .XPIPE_PIPE_CH13_PHYSTATUS        (q2q3_xpipe_pipe_ch13_phystatus_m),
             .XPIPE_PIPE_CH13_RXCHARISK        (q2q3_xpipe_pipe_ch13_rxcharisk_m),
             .XPIPE_PIPE_CH13_RXDATA           (q2q3_xpipe_pipe_ch13_rxdata_m), //ifcpmxpipechannel13xpiperxdata
             .XPIPE_PIPE_CH13_RXDATAVALID      (q2q3_xpipe_pipe_ch13_rxdatavalid_m),
             .XPIPE_PIPE_CH13_RXELECIDLE       (q2q3_xpipe_pipe_ch13_rxelecidle_m),
             .XPIPE_PIPE_CH13_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch13_rxstartblock_m),
             .XPIPE_PIPE_CH13_RXSTATUS         (q2q3_xpipe_pipe_ch13_rxstatus_m),
             .XPIPE_PIPE_CH13_RXSYNCHEADER     (q2q3_xpipe_pipe_ch13_rxsyncheader_m),
             .XPIPE_PIPE_CH13_RXVALID          (q2q3_xpipe_pipe_ch13_rxvalid_m),
             .XPIPE_PIPE_CH13_POWERDOWN        (q2q3_xpipe_pipe_ch13_powerdown_m),
             .XPIPE_PIPE_CH13_RXPOLARITY       (q2q3_xpipe_pipe_ch13_rxpolarity_m),
             .XPIPE_PIPE_CH13_RXTERMINATION    (q2q3_xpipe_pipe_ch13_rxtermination_m),
             .XPIPE_PIPE_CH13_TXCHARISK        (q2q3_xpipe_pipe_ch13_txcharisk_m),
             .XPIPE_PIPE_CH13_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch13_txcompliance_m),
             .XPIPE_PIPE_CH13_TXDATA           (q2q3_xpipe_pipe_ch13_txdata_m),
             .XPIPE_PIPE_CH13_TXDATAVALID      (q2q3_xpipe_pipe_ch13_txdatavalid_m),
             .XPIPE_PIPE_CH13_TXDEEMPH         (q2q3_xpipe_pipe_ch13_txdeemph_m),
             .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch13_txdetectrxloopback_m),
             .XPIPE_PIPE_CH13_TXELECIDLE       (q2q3_xpipe_pipe_ch13_txelecidle_m),
             .XPIPE_PIPE_CH13_TXMAINCURSOR     (q2q3_xpipe_pipe_ch13_txmaincursor_m),
             .XPIPE_PIPE_CH13_TXMARGIN         (q2q3_xpipe_pipe_ch13_txmargin_m),
             .XPIPE_PIPE_CH13_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch13_txpostcursor_m),
             .XPIPE_PIPE_CH13_TXPRECURSOR      (q2q3_xpipe_pipe_ch13_txprecursor_m),
             .XPIPE_PIPE_CH13_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch13_txstartblock_m),
             .XPIPE_PIPE_CH13_TXSWING          (q2q3_xpipe_pipe_ch13_txswing_m),
             .XPIPE_PIPE_CH13_TXSYNCHEADER     (q2q3_xpipe_pipe_ch13_txsyncheader_m),

             .XPIPE_PIPE_CH13_POWERDOWN_M      (q3q4_xpipe_pipe_ch13_powerdown_m),
             .XPIPE_PIPE_CH13_RXPOLARITY_M     (q3q4_xpipe_pipe_ch13_rxpolarity_m),
             .XPIPE_PIPE_CH13_RXTERMINATION_M  (q3q4_xpipe_pipe_ch13_rxtermination_m),
             .XPIPE_PIPE_CH13_TXCHARISK_M      (q3q4_xpipe_pipe_ch13_txcharisk_m),
             .XPIPE_PIPE_CH13_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch13_txcompliance_m),
             .XPIPE_PIPE_CH13_TXDATAVALID_M    (q3q4_xpipe_pipe_ch13_txdatavalid_m),
             .XPIPE_PIPE_CH13_TXDATA_M         (q3q4_xpipe_pipe_ch13_txdata_m),
             .XPIPE_PIPE_CH13_TXDEEMPH_M       (q3q4_xpipe_pipe_ch13_txdeemph_m),
             .XPIPE_PIPE_CH13_TXELECIDLE_M     (q3q4_xpipe_pipe_ch13_txelecidle_m),
             .XPIPE_PIPE_CH13_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch13_txmaincursor_m),
             .XPIPE_PIPE_CH13_TXMARGIN_M       (q3q4_xpipe_pipe_ch13_txmargin_m),
             .XPIPE_PIPE_CH13_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch13_txpostcursor_m),
             .XPIPE_PIPE_CH13_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch13_txprecursor_m),
             .XPIPE_PIPE_CH13_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch13_txstartblock_m),
             .XPIPE_PIPE_CH13_TXSWING_M        (q3q4_xpipe_pipe_ch13_txswing_m),
             .XPIPE_PIPE_CH13_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch13_txsyncheader_m),
             .XPIPE_PIPE_CH13_PHYSTATUS_M      (q3q4_xpipe_pipe_ch13_phystatus_m),             
             .XPIPE_PIPE_CH13_RXCHARISK_M      (q3q4_xpipe_pipe_ch13_rxcharisk_m),
             .XPIPE_PIPE_CH13_RXDATAVALID_M    (q3q4_xpipe_pipe_ch13_rxdatavalid_m),
             .XPIPE_PIPE_CH13_RXDATA_M         (q3q4_xpipe_pipe_ch13_rxdata_m),
             .XPIPE_PIPE_CH13_RXELECIDLE_M     (q3q4_xpipe_pipe_ch13_rxelecidle_m),             
             .XPIPE_PIPE_CH13_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch13_rxstartblock_m),
             .XPIPE_PIPE_CH13_RXSTATUS_M       (q3q4_xpipe_pipe_ch13_rxstatus_m),
             .XPIPE_PIPE_CH13_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch13_rxsyncheader_m),
             .XPIPE_PIPE_CH13_RXVALID_M        (q3q4_xpipe_pipe_ch13_rxvalid_m),
             .XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch13_txdetectrxloopback_m),

             .XPIPE_PIPE_CH14_PHYSTATUS        (q2q3_xpipe_pipe_ch14_phystatus_m),
             .XPIPE_PIPE_CH14_RXCHARISK        (q2q3_xpipe_pipe_ch14_rxcharisk_m),
             .XPIPE_PIPE_CH14_RXDATA           (q2q3_xpipe_pipe_ch14_rxdata_m), //ifcpmxpipechannel14xpiperxdata
             .XPIPE_PIPE_CH14_RXDATAVALID      (q2q3_xpipe_pipe_ch14_rxdatavalid_m),
             .XPIPE_PIPE_CH14_RXELECIDLE       (q2q3_xpipe_pipe_ch14_rxelecidle_m),
             .XPIPE_PIPE_CH14_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch14_rxstartblock_m),
             .XPIPE_PIPE_CH14_RXSTATUS         (q2q3_xpipe_pipe_ch14_rxstatus_m),
             .XPIPE_PIPE_CH14_RXSYNCHEADER     (q2q3_xpipe_pipe_ch14_rxsyncheader_m),
             .XPIPE_PIPE_CH14_RXVALID          (q2q3_xpipe_pipe_ch14_rxvalid_m),
             .XPIPE_PIPE_CH14_POWERDOWN        (q2q3_xpipe_pipe_ch14_powerdown_m),
             .XPIPE_PIPE_CH14_RXPOLARITY       (q2q3_xpipe_pipe_ch14_rxpolarity_m),
             .XPIPE_PIPE_CH14_RXTERMINATION    (q2q3_xpipe_pipe_ch14_rxtermination_m),
             .XPIPE_PIPE_CH14_TXCHARISK        (q2q3_xpipe_pipe_ch14_txcharisk_m),
             .XPIPE_PIPE_CH14_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch14_txcompliance_m),
             .XPIPE_PIPE_CH14_TXDATA           (q2q3_xpipe_pipe_ch14_txdata_m),
             .XPIPE_PIPE_CH14_TXDATAVALID      (q2q3_xpipe_pipe_ch14_txdatavalid_m),
             .XPIPE_PIPE_CH14_TXDEEMPH         (q2q3_xpipe_pipe_ch14_txdeemph_m),
             .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch14_txdetectrxloopback_m),
             .XPIPE_PIPE_CH14_TXELECIDLE       (q2q3_xpipe_pipe_ch14_txelecidle_m),
             .XPIPE_PIPE_CH14_TXMAINCURSOR     (q2q3_xpipe_pipe_ch14_txmaincursor_m),
             .XPIPE_PIPE_CH14_TXMARGIN         (q2q3_xpipe_pipe_ch14_txmargin_m),
             .XPIPE_PIPE_CH14_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch14_txpostcursor_m),
             .XPIPE_PIPE_CH14_TXPRECURSOR      (q2q3_xpipe_pipe_ch14_txprecursor_m),
             .XPIPE_PIPE_CH14_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch14_txstartblock_m),
             .XPIPE_PIPE_CH14_TXSWING          (q2q3_xpipe_pipe_ch14_txswing_m),
             .XPIPE_PIPE_CH14_TXSYNCHEADER     (q2q3_xpipe_pipe_ch14_txsyncheader_m),

             .XPIPE_PIPE_CH14_POWERDOWN_M      (q3q4_xpipe_pipe_ch14_powerdown_m),
             .XPIPE_PIPE_CH14_RXPOLARITY_M     (q3q4_xpipe_pipe_ch14_rxpolarity_m),
             .XPIPE_PIPE_CH14_RXTERMINATION_M  (q3q4_xpipe_pipe_ch14_rxtermination_m),
             .XPIPE_PIPE_CH14_TXCHARISK_M      (q3q4_xpipe_pipe_ch14_txcharisk_m),
             .XPIPE_PIPE_CH14_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch14_txcompliance_m),
             .XPIPE_PIPE_CH14_TXDATAVALID_M    (q3q4_xpipe_pipe_ch14_txdatavalid_m),
             .XPIPE_PIPE_CH14_TXDATA_M         (q3q4_xpipe_pipe_ch14_txdata_m),
             .XPIPE_PIPE_CH14_TXDEEMPH_M       (q3q4_xpipe_pipe_ch14_txdeemph_m),
             .XPIPE_PIPE_CH14_TXELECIDLE_M     (q3q4_xpipe_pipe_ch14_txelecidle_m),
             .XPIPE_PIPE_CH14_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch14_txmaincursor_m),
             .XPIPE_PIPE_CH14_TXMARGIN_M       (q3q4_xpipe_pipe_ch14_txmargin_m),
             .XPIPE_PIPE_CH14_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch14_txpostcursor_m),
             .XPIPE_PIPE_CH14_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch14_txprecursor_m),
             .XPIPE_PIPE_CH14_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch14_txstartblock_m),
             .XPIPE_PIPE_CH14_TXSWING_M        (q3q4_xpipe_pipe_ch14_txswing_m),
             .XPIPE_PIPE_CH14_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch14_txsyncheader_m),
             .XPIPE_PIPE_CH14_PHYSTATUS_M      (q3q4_xpipe_pipe_ch14_phystatus_m),             
             .XPIPE_PIPE_CH14_RXCHARISK_M      (q3q4_xpipe_pipe_ch14_rxcharisk_m),
             .XPIPE_PIPE_CH14_RXDATAVALID_M    (q3q4_xpipe_pipe_ch14_rxdatavalid_m),
             .XPIPE_PIPE_CH14_RXDATA_M         (q3q4_xpipe_pipe_ch14_rxdata_m),
             .XPIPE_PIPE_CH14_RXELECIDLE_M     (q3q4_xpipe_pipe_ch14_rxelecidle_m),             
             .XPIPE_PIPE_CH14_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch14_rxstartblock_m),
             .XPIPE_PIPE_CH14_RXSTATUS_M       (q3q4_xpipe_pipe_ch14_rxstatus_m),
             .XPIPE_PIPE_CH14_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch14_rxsyncheader_m),
             .XPIPE_PIPE_CH14_RXVALID_M        (q3q4_xpipe_pipe_ch14_rxvalid_m),
             .XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch14_txdetectrxloopback_m),

             .XPIPE_PIPE_CH15_PHYSTATUS        (q2q3_xpipe_pipe_ch15_phystatus_m),
             .XPIPE_PIPE_CH15_RXCHARISK        (q2q3_xpipe_pipe_ch15_rxcharisk_m),
             .XPIPE_PIPE_CH15_RXDATA           (q2q3_xpipe_pipe_ch15_rxdata_m), //ifcpmxpipechannel15xpiperxdata
             .XPIPE_PIPE_CH15_RXDATAVALID      (q2q3_xpipe_pipe_ch15_rxdatavalid_m),
             .XPIPE_PIPE_CH15_RXELECIDLE       (q2q3_xpipe_pipe_ch15_rxelecidle_m),
             .XPIPE_PIPE_CH15_RXSTARTBLOCK     (q2q3_xpipe_pipe_ch15_rxstartblock_m),
             .XPIPE_PIPE_CH15_RXSTATUS         (q2q3_xpipe_pipe_ch15_rxstatus_m),
             .XPIPE_PIPE_CH15_RXSYNCHEADER     (q2q3_xpipe_pipe_ch15_rxsyncheader_m),
             .XPIPE_PIPE_CH15_RXVALID          (q2q3_xpipe_pipe_ch15_rxvalid_m),
             .XPIPE_PIPE_CH15_POWERDOWN        (q2q3_xpipe_pipe_ch15_powerdown_m),
             .XPIPE_PIPE_CH15_RXPOLARITY       (q2q3_xpipe_pipe_ch15_rxpolarity_m),
             .XPIPE_PIPE_CH15_RXTERMINATION    (q2q3_xpipe_pipe_ch15_rxtermination_m),
             .XPIPE_PIPE_CH15_TXCHARISK        (q2q3_xpipe_pipe_ch15_txcharisk_m),
             .XPIPE_PIPE_CH15_TXCOMPLIANCE     (q2q3_xpipe_pipe_ch15_txcompliance_m),
             .XPIPE_PIPE_CH15_TXDATA           (q2q3_xpipe_pipe_ch15_txdata_m),
             .XPIPE_PIPE_CH15_TXDATAVALID      (q2q3_xpipe_pipe_ch15_txdatavalid_m),
             .XPIPE_PIPE_CH15_TXDEEMPH         (q2q3_xpipe_pipe_ch15_txdeemph_m),
             .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK     (q2q3_xpipe_pipe_ch15_txdetectrxloopback_m),
             .XPIPE_PIPE_CH15_TXELECIDLE       (q2q3_xpipe_pipe_ch15_txelecidle_m),
             .XPIPE_PIPE_CH15_TXMAINCURSOR     (q2q3_xpipe_pipe_ch15_txmaincursor_m),
             .XPIPE_PIPE_CH15_TXMARGIN         (q2q3_xpipe_pipe_ch15_txmargin_m),
             .XPIPE_PIPE_CH15_TXPOSTCURSOR     (q2q3_xpipe_pipe_ch15_txpostcursor_m),
             .XPIPE_PIPE_CH15_TXPRECURSOR      (q2q3_xpipe_pipe_ch15_txprecursor_m),
             .XPIPE_PIPE_CH15_TXSTARTBLOCK     (q2q3_xpipe_pipe_ch15_txstartblock_m),
             .XPIPE_PIPE_CH15_TXSWING          (q2q3_xpipe_pipe_ch15_txswing_m),
             .XPIPE_PIPE_CH15_TXSYNCHEADER     (q2q3_xpipe_pipe_ch15_txsyncheader_m),

             .XPIPE_PIPE_CH15_POWERDOWN_M      (q3q4_xpipe_pipe_ch15_powerdown_m),
             .XPIPE_PIPE_CH15_RXPOLARITY_M     (q3q4_xpipe_pipe_ch15_rxpolarity_m),
             .XPIPE_PIPE_CH15_RXTERMINATION_M  (q3q4_xpipe_pipe_ch15_rxtermination_m),
             .XPIPE_PIPE_CH15_TXCHARISK_M      (q3q4_xpipe_pipe_ch15_txcharisk_m),
             .XPIPE_PIPE_CH15_TXCOMPLIANCE_M   (q3q4_xpipe_pipe_ch15_txcompliance_m),
             .XPIPE_PIPE_CH15_TXDATAVALID_M    (q3q4_xpipe_pipe_ch15_txdatavalid_m),
             .XPIPE_PIPE_CH15_TXDATA_M         (q3q4_xpipe_pipe_ch15_txdata_m),
             .XPIPE_PIPE_CH15_TXDEEMPH_M       (q3q4_xpipe_pipe_ch15_txdeemph_m),
             .XPIPE_PIPE_CH15_TXELECIDLE_M     (q3q4_xpipe_pipe_ch15_txelecidle_m),
             .XPIPE_PIPE_CH15_TXMAINCURSOR_M   (q3q4_xpipe_pipe_ch15_txmaincursor_m),
             .XPIPE_PIPE_CH15_TXMARGIN_M       (q3q4_xpipe_pipe_ch15_txmargin_m),
             .XPIPE_PIPE_CH15_TXPOSTCURSOR_M   (q3q4_xpipe_pipe_ch15_txpostcursor_m),
             .XPIPE_PIPE_CH15_TXPRECURSOR_M    (q3q4_xpipe_pipe_ch15_txprecursor_m),
             .XPIPE_PIPE_CH15_TXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch15_txstartblock_m),
             .XPIPE_PIPE_CH15_TXSWING_M        (q3q4_xpipe_pipe_ch15_txswing_m),
             .XPIPE_PIPE_CH15_TXSYNCHEADER_M   (q3q4_xpipe_pipe_ch15_txsyncheader_m),
             .XPIPE_PIPE_CH15_PHYSTATUS_M      (q3q4_xpipe_pipe_ch15_phystatus_m),             
             .XPIPE_PIPE_CH15_RXCHARISK_M      (q3q4_xpipe_pipe_ch15_rxcharisk_m),
             .XPIPE_PIPE_CH15_RXDATAVALID_M    (q3q4_xpipe_pipe_ch15_rxdatavalid_m),
             .XPIPE_PIPE_CH15_RXDATA_M         (q3q4_xpipe_pipe_ch15_rxdata_m),
             .XPIPE_PIPE_CH15_RXELECIDLE_M     (q3q4_xpipe_pipe_ch15_rxelecidle_m),             
             .XPIPE_PIPE_CH15_RXSTARTBLOCK_M   (q3q4_xpipe_pipe_ch15_rxstartblock_m),
             .XPIPE_PIPE_CH15_RXSTATUS_M       (q3q4_xpipe_pipe_ch15_rxstatus_m),
             .XPIPE_PIPE_CH15_RXSYNCHEADER_M   (q3q4_xpipe_pipe_ch15_rxsyncheader_m),
             .XPIPE_PIPE_CH15_RXVALID_M        (q3q4_xpipe_pipe_ch15_rxvalid_m),
             .XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK_M     (q3q4_xpipe_pipe_ch15_txdetectrxloopback_m)

           );



      end


      if (C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE0_CONTROLLER_ENABLE > 0 && C_CPM_USE_MODES > 0) begin


reg [511:0]         axis_cq_tdata_reg0;
reg                 axis_cq_tlast_reg0;
reg [228:0]         axis_cq_tuser_reg0;
reg [15:0]          axis_cq_tkeep_reg0;
reg                 axis_cq_tvalid_reg0;

reg [511:0]         axis_rc_tdata_reg0;
reg                 axis_rc_tlast_reg0;
reg [160:0]         axis_rc_tuser_reg0;
reg [15:0]          axis_rc_tkeep_reg0;
reg                 axis_rc_tvalid_reg0;


always @(posedge cpmdpllpcie0userclk) begin
  
  if (!ifcpmpcieadpllcpmdpll0rstn) begin

    axis_cq_tdata_reg0 <= 512'b0;
    axis_cq_tlast_reg0 <= 1'b0;
    axis_cq_tuser_reg0 <= 'h0;
    axis_cq_tkeep_reg0 <= 16'b0;
    axis_cq_tvalid_reg0 <= 1'b0;
    
    axis_rc_tdata_reg0 <= 512'b0;
    axis_rc_tlast_reg0 <= 1'b0;
    axis_rc_tuser_reg0 <= 'h0;
    axis_rc_tkeep_reg0 <= 16'b0;
    axis_rc_tvalid_reg0 <= 1'b0;
    
  end else begin

    if (ifextplpcie0unifiedcqaxispcieaxisport0cqvld) begin

      axis_cq_tdata_reg0 <= ifextplpcie0unifiedcqaxisaxiscqtdata;
      axis_cq_tuser_reg0 <= ifextplpcie0unifiedcqaxisaxiscqtuser;
      axis_cq_tkeep_reg0 <= ifextplpcie0unifiedcqaxisaxiscqtkeep;
      axis_cq_tlast_reg0 <= ifextplpcie0unifiedcqaxisaxisport0cqtlast;
      axis_cq_tvalid_reg0 <= 1'b1;
    
    end else begin

      axis_cq_tvalid_reg0 <= 1'b0;

    end

    if (ifextplpcie0unifiedcqaxispcieaxisport0rcvld) begin
    
      axis_rc_tdata_reg0 <= ifextplpcie0unifiedcqaxisaxiscqtdata;
      axis_rc_tuser_reg0 <= ifextplpcie0unifiedcqaxisaxiscqtuser[160:0];
      axis_rc_tkeep_reg0 <= ifextplpcie0unifiedcqaxisaxiscqtkeep;
      axis_rc_tlast_reg0 <= ifextplpcie0unifiedcqaxisaxisport0rctlast;
      axis_rc_tvalid_reg0 <= 1'b1;

    end else begin

      axis_rc_tvalid_reg0 <= 1'b0;

    end

  end

end


              always @ (*) 
                begin
                if (C_CPM_PCIE0_AXISTEN_IF_WIDTH == 512) begin 
                  if (C_CPM_USE_MODES > 0) begin 
                    //PCIEA0 streaming mode
                    ifpcie0plcqaxisaxiscqtdata   <= axis_cq_tdata_reg0;
                    ifpcie0plcqaxisaxiscqtuser   <= axis_cq_tuser_reg0;
                    ifpcie0plcqaxisaxiscqtlast   <= axis_cq_tlast_reg0;
                    ifpcie0plcqaxisaxiscqtkeep   <= axis_cq_tkeep_reg0;
                    ifpcie0plcqaxisaxiscqtvalid  <= axis_cq_tvalid_reg0;
            
                    ifpcie0plrcaxisaxisrctdata   <= axis_rc_tdata_reg0;
                    ifpcie0plrcaxisaxisrctuser   <= axis_rc_tuser_reg0;
                    ifpcie0plrcaxisaxisrctlast   <= axis_rc_tlast_reg0;
                    ifpcie0plrcaxisaxisrctkeep   <= axis_rc_tkeep_reg0;

                    ifpcie0plaxish2ctdata   <= 'b0;
                    ifpcie0plaxish2ctuser   <= 'b0;
                    ifpcie0plaxish2ctlast   <= 'b0;
                    ifpcie0plaxish2ctkeep   <= 'b0;
                    ifpcie0plaxish2ctvalid  <= 'b0;
                  end else begin
                    //PCIEA0 DMA streaming mode
                    ifpcie0plaxish2ctdata   <= ifextplpcie0unifiedcqaxisaxiscqtdata;
                    ifpcie0plaxish2ctuser   <= ifextplpcie0unifiedcqaxisaxiscqtuser;
                    ifpcie0plaxish2ctlast   <= ifextplpcie0unifiedcqaxisaxisport0cqtlast;
                    ifpcie0plaxish2ctkeep   <= ifextplpcie0unifiedcqaxisaxiscqtkeep;
                    ifpcie0plaxish2ctvalid  <= ifextplpcie0unifiedcqaxispcieaxisport0cqvld;
         
                    ifpcie0plcqaxisaxiscqtdata   <=  'd0;
                    ifpcie0plcqaxisaxiscqtuser   <=  'd0;
                    ifpcie0plcqaxisaxiscqtlast   <= 1'b0;
                    ifpcie0plcqaxisaxiscqtkeep   <=  'd0;
                    ifpcie0plcqaxisaxiscqtvalid  <= 1'b0;

                    ifpcie0plrcaxisaxisrctdata   <=  'd0;
                    ifpcie0plrcaxisaxisrctuser   <=  'd0;
                    ifpcie0plrcaxisaxisrctlast   <= 1'b0;
                    ifpcie0plrcaxisaxisrctkeep   <=  'd0;
                    ifpcie0plrcaxisaxisrctvalid  <= 1'b0;

                  end
//                end else if (C_CPM_PCIE0_AXISTEN_IF_WIDTH == 256) begin
                  end else begin
                    //PCIEA0 and A1 streaming mode when tdata width is < 512
                    ifpcie0plcqaxisaxiscqtdata   <= {256'd0, ifextplpcie0unifiedcqaxisaxiscqtdata[255:0]};
                    ifpcie0plcqaxisaxiscqtuser   <= {121'd0, ifextplpcie0unifiedcqaxisaxiscqtuser[107:0]};
                    ifpcie0plcqaxisaxiscqtlast   <= ifextplpcie0unifiedcqaxisaxisport0cqtlast;
                    ifpcie0plcqaxisaxiscqtkeep   <= {8'd0, ifextplpcie0unifiedcqaxisaxiscqtkeep[7:0]};
                    ifpcie0plcqaxisaxiscqtvalid  <= ifextplpcie0unifiedcqaxispcieaxisport0cqvld;
           
                    ifpcie0plrcaxisaxisrctdata   <= {256'd0, ifextplpcie0unifiedcqaxisaxiscqtdata[511:256]};
                    ifpcie0plrcaxisaxisrctuser   <= {86'd0, ifextplpcie0unifiedcqaxisaxiscqtuser[182:108]};
                    ifpcie0plrcaxisaxisrctlast   <= ifextplpcie0unifiedcqaxisaxisport0rctlast;
                    ifpcie0plrcaxisaxisrctkeep   <= {8'd0, ifextplpcie0unifiedcqaxisaxiscqtkeep[15:8]};
                    ifpcie0plrcaxisaxisrctvalid  <= ifextplpcie0unifiedcqaxispcieaxisport0rcvld;

                end
              end  



//always @ (*) 
//  begin
//    case (1'b1)
//      attr_design_use_mode[M_SP_512],
//      attr_design_use_mode[M_CCIX_SP_512]: begin // From CQ/RC Output MUX
//         ifpcie0plcqaxisaxiscqtdata   = axis_cq_tdata_reg0;
//         ifpcie0plcqaxisaxiscqtuser   = axis_cq_tuser_reg0;
//         ifpcie0plcqaxisaxiscqtlast   = axis_cq_tlast_reg0;
//         ifpcie0plcqaxisaxiscqtkeep   = axis_cq_tkeep_reg0;
//         ifpcie0plcqaxisaxiscqtvalid  = axis_cq_tvalid_reg0;
//   
//         ifpcie0plrcaxisaxisrctdata   = axis_rc_tdata_reg0;
//         ifpcie0plrcaxisaxisrctuser   = axis_rc_tuser_reg0;
//         ifpcie0plrcaxisaxisrctlast   = axis_rc_tlast_reg0;
//         ifpcie0plrcaxisaxisrctkeep   = axis_rc_tkeep_reg0;
//         ifpcie0plrcaxisaxisrctvalid  = axis_rc_tvalid_reg0;
//      end
//      attr_design_use_mode[M_SP_256],
//      attr_design_use_mode[M_CCIX_SP_256]: begin // From 256b buses
//         ifpcie0plcqaxisaxiscqtdata   = {256'd0, ifextplpcie0unifiedcqaxisaxiscqtdata[255:0]};
//         ifpcie0plcqaxisaxiscqtuser   = {121'd0, ifextplpcie0unifiedcqaxisaxiscqtuser[107:0]};
//         ifpcie0plcqaxisaxiscqtlast   = ifextplpcie0unifiedcqaxisaxisport0cqtlast;
//         ifpcie0plcqaxisaxiscqtkeep   = {8'd0, ifextplpcie0unifiedcqaxisaxiscqtkeep[7:0]};
//         ifpcie0plcqaxisaxiscqtvalid  = ifextplpcie0unifiedcqaxispcieaxisport0cqvld;
//
//         ifpcie0plrcaxisaxisrctdata   = {256'd0, ifextplpcie0unifiedcqaxisaxiscqtdata[511:256]};
//         ifpcie0plrcaxisaxisrctuser   = {86'd0, ifextplpcie0unifiedcqaxisaxiscqtuser[182:108]};
//         ifpcie0plrcaxisaxisrctlast   = ifextplpcie0unifiedcqaxisaxisport0rctlast;
//         ifpcie0plrcaxisaxisrctkeep   = {8'd0, ifextplpcie0unifiedcqaxisaxiscqtkeep[15:8]};
//         ifpcie0plrcaxisaxisrctvalid  = ifextplpcie0unifiedcqaxispcieaxisport0rcvld;
//      end
//      attr_design_use_mode[M_DP_256],
//      attr_design_use_mode[M_CCIX_DP_512]: begin
//         ifpcie0plcqaxisaxiscqtdata   = axis_cq_tdata_reg0;
//         ifpcie0plcqaxisaxiscqtuser   = axis_cq_tuser_reg0;
//         ifpcie0plcqaxisaxiscqtlast   = axis_cq_tlast_reg0;
//         ifpcie0plcqaxisaxiscqtkeep   = axis_cq_tkeep_reg0;
//         ifpcie0plcqaxisaxiscqtvalid  = axis_cq_tvalid_reg0;
//   
//         ifpcie0plrcaxisaxisrctdata   = axis_rc_tdata_reg0;
//         ifpcie0plrcaxisaxisrctuser   = axis_rc_tuser_reg0;
//         ifpcie0plrcaxisaxisrctlast   = axis_rc_tlast_reg0;
//         ifpcie0plrcaxisaxisrctkeep   = axis_rc_tkeep_reg0;
//         ifpcie0plrcaxisaxisrctvalid  = axis_rc_tvalid_reg0;
//      end
//      attr_design_use_mode[M_SP_DMA]: begin   // From DMA
//         ifpcie0plaxish2ctdata   = ifextplpcie0unifiedcqaxisaxiscqtdata;
//         ifpcie0plaxish2ctuser   = ifextplpcie0unifiedcqaxisaxiscqtuser;
//         ifpcie0plaxish2ctlast   = ifextplpcie0unifiedcqaxisaxisport0cqtlast;
//         ifpcie0plaxish2ctkeep   = ifextplpcie0unifiedcqaxisaxiscqtkeep;
//         ifpcie0plaxish2ctvalid  = ifextplpcie0unifiedcqaxispcieaxisport0cqvld;
//
//         ifpcie0plrcaxisaxisrctdata   =  'd0;
//         ifpcie0plrcaxisaxisrctuser   =  'd0;
//         ifpcie0plrcaxisaxisrctlast   = 1'b0;
//         ifpcie0plrcaxisaxisrctkeep   =  'd0;
//         ifpcie0plrcaxisaxisrctvalid  = 1'b0;
//      end 
//      default: begin
//         ifpcie0plcqaxisaxiscqtdata   =  'd0;
//         ifpcie0plcqaxisaxiscqtuser   =  'd0;
//         ifpcie0plcqaxisaxiscqtlast   = 1'b0;
//         ifpcie0plcqaxisaxiscqtkeep   =  'd0;
//         ifpcie0plcqaxisaxiscqtvalid  = 1'b0;
//
//         ifpcie0plrcaxisaxisrctdata   =  'd0;
//         ifpcie0plrcaxisaxisrctuser   =  'd0;
//         ifpcie0plrcaxisaxisrctlast   = 1'b0;
//         ifpcie0plrcaxisaxisrctkeep   =  'd0;
//         ifpcie0plrcaxisaxisrctvalid  = 1'b0;
//
//         ifpcie0plaxish2ctdata   = 'b0;
//         ifpcie0plaxish2ctuser   = 'b0;
//         ifpcie0plaxish2ctlast   = 'b0;
//         ifpcie0plaxish2ctkeep   = 'b0;
//         ifpcie0plaxish2ctvalid  = 'b0;
//      end 
//   endcase
//end

assign ifextplpcie0unifiedcqaxispcieaxisport0cqcrdt = ifpcie0plcqaxisaxiscqcredit;
assign ifextplpcie0unifiedcqaxispcieaxisport0rccrdt = ifpcie0plrcaxisaxisrccredit;




         wire pluserclk0_bufg_in;  
         localparam LC_CLKFBOUT_MULT0 = (C_CPM_PCIE0_USER_CLK_FREQ == "62.5_MHz")? 40: 20 ;
         localparam LC_CLKIN_PERIOD0  = (C_CPM_PCIE0_USER_CLK_FREQ == "500_MHz")? 2 : (C_CPM_PCIE0_USER_CLK_FREQ == "250_MHz"? 4: (C_CPM_PCIE0_USER_CLK_FREQ == "125_MHz"? 8:16 )) ;
         localparam LC_CLKOUT_DIVIDE0 = (C_CPM_PCIE0_USER_CLK_FREQ == "500_MHz")? 5 : (C_CPM_PCIE0_USER_CLK_FREQ == "250_MHz"? 10: (C_CPM_PCIE0_USER_CLK_FREQ == "125_MHz"? 20:40 )) ;
         localparam LC_DIVCLK_DIVIDE0 = (C_CPM_PCIE0_USER_CLK_FREQ == "500_MHz")? 4 : (C_CPM_PCIE0_USER_CLK_FREQ == "250_MHz"? 2: 1) ;

      
         DPLL #(
            .CLKFBOUT_MULT         (LC_CLKFBOUT_MULT0),      // Multiply value for all CLKOUT
            .CLKIN_PERIOD          (LC_CLKIN_PERIOD0),       // Input clock period in ns to ps resolution (i.e. 33.333 is 30 MHz).
            .CLKOUT0_DIVIDE        (LC_CLKOUT_DIVIDE0),      // Divide amount for CLKOUT0
            .DIVCLK_DIVIDE         (LC_DIVCLK_DIVIDE0)       // Master division value
         )
         DPLL_PCIE0_inst (
            .CLKOUT0        (pluserclk0_bufg_in),            // 1-bit output: CLKOUT0
            .LOCKED         (ifcpmpcieadplldpll0cpmlocked),  // 1-bit input: Power-down
            .CLKIN          (cpmdpllpcie0userclk_loc),           // 1-bit input: Primary clock
            .CLKFB_DESKEW   (cpmdpllpcie0userclk),                    // BUFG output drives this
            .CLKIN_DESKEW   (cpmdpllpcie0userclk_loc),
            .DO             (),                              // 16-bit output: DRP data output
            .DRDY           (),                              // 1-bit output: DRP ready
            .DADDR          (7'b0),                          // 7-bit input: DRP address
            .DCLK           (1'b0),                          // 1-bit input: DRP clock
            .DEN            (1'b0),                          // 1-bit input: DRP enable
            .DI             (16'b0),                         // 16-bit input: DRP data input
            .DWE            (1'b0), 
            .PSCLK          (1'b0),
            .PSEN           (1'b0),
            .PSINCDEC       (1'b0),
            .PSDONE         (), 
            .PWRDWN         (1'b0),
            .RST            (!ifcpmpcieadpllcpmdpll0rstn)
         );
      
         BUFG_GT bufg_pcie_0 (
              .I       (pluserclk0_bufg_in),
              .O       (cpmdpllpcie0userclk)
            );
      
      end

      if (C_CPM_PERIPHERAL_EN > 0 && C_CPM_PCIE1_CONTROLLER_ENABLE > 0 ) begin

reg [511:0]         axis_cq_tdata_reg1;
reg                 axis_cq_tlast_reg1;
reg [228:0]         axis_cq_tuser_reg1;
reg [15:0]          axis_cq_tkeep_reg1;
reg                 axis_cq_tvalid_reg1;

reg [511:0]         axis_rc_tdata_reg1;
reg                 axis_rc_tlast_reg1;
reg [160:0]         axis_rc_tuser_reg1;
reg [15:0]          axis_rc_tkeep_reg1;
reg                 axis_rc_tvalid_reg1;


always @(posedge cpmdpllpcie1userclk) begin
  
  if (!ifcpmpcieadpllcpmdpll1rstn) begin

    axis_cq_tdata_reg1 <= 512'b0;
    axis_cq_tlast_reg1 <= 1'b0;
    axis_cq_tuser_reg1 <= 'h0;
    axis_cq_tkeep_reg1 <= 16'b0;
    axis_cq_tvalid_reg1 <= 1'b0;
    
    axis_rc_tdata_reg1 <= 512'b0;
    axis_rc_tlast_reg1 <= 1'b0;
    axis_rc_tuser_reg1 <= 'h0;
    axis_rc_tkeep_reg1 <= 16'b0;
    axis_rc_tvalid_reg1 <= 1'b0;
    
  end else begin

    if (ifextplpcie1unifiedcqaxispcieaxisport1cqvld) begin

      axis_cq_tdata_reg1 <= ifextplpcie1unifiedcqaxisaxiscqtdata;
      axis_cq_tuser_reg1 <= ifextplpcie1unifiedcqaxisaxiscqtuser;
      axis_cq_tkeep_reg1 <= ifextplpcie1unifiedcqaxisaxiscqtkeep;
      axis_cq_tlast_reg1 <= ifextplpcie1unifiedcqaxisaxisport1cqtlast;
      axis_cq_tvalid_reg1 <= 1'b1;
    
    end else begin

      axis_cq_tvalid_reg1 <= 1'b0;

    end

    if (ifextplpcie1unifiedcqaxispcieaxisport1rcvld) begin
    
      axis_rc_tdata_reg1 <= ifextplpcie1unifiedcqaxisaxiscqtdata;
      axis_rc_tuser_reg1 <= ifextplpcie1unifiedcqaxisaxiscqtuser[160:0];
      axis_rc_tkeep_reg1 <= ifextplpcie1unifiedcqaxisaxiscqtkeep;
      axis_rc_tlast_reg1 <= ifextplpcie1unifiedcqaxisaxisport1rctlast;
      axis_rc_tvalid_reg1 <= 1'b1;

    end else begin

      axis_rc_tvalid_reg1 <= 1'b0;

    end

  end

end


              always @ (*) 
                begin
                if (C_CPM_PCIE1_AXISTEN_IF_WIDTH == 512) begin
                  ifpcie1plcqaxisaxiscqtdata   <= axis_cq_tdata_reg1;
                  ifpcie1plcqaxisaxiscqtuser   <= axis_cq_tuser_reg1;
                  ifpcie1plcqaxisaxiscqtlast   <= axis_cq_tlast_reg1;
                  ifpcie1plcqaxisaxiscqtkeep   <= axis_cq_tkeep_reg1;
                  ifpcie1plcqaxisaxiscqtvalid  <= axis_cq_tvalid_reg1;
            
                  ifpcie1plrcaxisaxisrctdata   <= axis_rc_tdata_reg1;
                  ifpcie1plrcaxisaxisrctuser   <= axis_rc_tuser_reg1;
                  ifpcie1plrcaxisaxisrctlast   <= axis_rc_tlast_reg1;
                  ifpcie1plrcaxisaxisrctkeep   <= axis_rc_tkeep_reg1;
                end else if (C_CPM_PCIE0_AXISTEN_IF_WIDTH == 256) begin
                  ifpcie1plcqaxisaxiscqtdata   <= {256'd0, ifextplpcie1unifiedcqaxisaxiscqtdata[255:0]};
                  ifpcie1plcqaxisaxiscqtuser   <= {121'd0, ifextplpcie1unifiedcqaxisaxiscqtuser[107:0]};
                  ifpcie1plcqaxisaxiscqtlast   <= ifextplpcie1unifiedcqaxisaxisport1cqtlast;
                  ifpcie1plcqaxisaxiscqtkeep   <= {8'd0, ifextplpcie1unifiedcqaxisaxiscqtkeep[7:0]};
                  ifpcie1plcqaxisaxiscqtvalid  <= ifextplpcie1unifiedcqaxispcieaxisport1cqvld;
         
                  ifpcie1plrcaxisaxisrctdata   <= {256'd0, ifextplpcie1unifiedcqaxisaxiscqtdata[511:256]};
                  ifpcie1plrcaxisaxisrctuser   <= {86'd0, ifextplpcie1unifiedcqaxisaxiscqtuser[182:108]};
                  ifpcie1plrcaxisaxisrctlast   <= ifextplpcie1unifiedcqaxisaxisport1rctlast;
                  ifpcie1plrcaxisaxisrctkeep   <= {8'd0, ifextplpcie1unifiedcqaxisaxiscqtkeep[15:8]};
                  ifpcie1plrcaxisaxisrctvalid  <= ifextplpcie1unifiedcqaxispcieaxisport1rcvld;

                end
              end  

//always @ (*) 
//  begin
//    case (1'b1)
//      attr_design_use_mode[M_SP_512],
//      attr_design_use_mode[M_CCIX_SP_512]: begin // From CQ/RC Output MUX
//         ifpcie1plcqaxisaxiscqtdata   = axis_cq_tdata_reg1;
//         ifpcie1plcqaxisaxiscqtuser   = axis_cq_tuser_reg1;
//         ifpcie1plcqaxisaxiscqtlast   = axis_cq_tlast_reg1;
//         ifpcie1plcqaxisaxiscqtkeep   = axis_cq_tkeep_reg1;
//         ifpcie1plcqaxisaxiscqtvalid  = axis_cq_tvalid_reg1;
//   
//         ifpcie1plrcaxisaxisrctdata   = axis_rc_tdata_reg1;
//         ifpcie1plrcaxisaxisrctuser   = axis_rc_tuser_reg1;
//         ifpcie1plrcaxisaxisrctlast   = axis_rc_tlast_reg1;
//         ifpcie1plrcaxisaxisrctkeep   = axis_rc_tkeep_reg1;
//         ifpcie1plrcaxisaxisrctvalid  = axis_rc_tvalid_reg1;
//      end
//      attr_design_use_mode[M_SP_256],
//      attr_design_use_mode[M_CCIX_SP_256]: begin // From 256b buses
//         ifpcie1plcqaxisaxiscqtdata   = {256'd0, ifextplpcie1unifiedcqaxisaxiscqtdata[255:0]};
//         ifpcie1plcqaxisaxiscqtuser   = {121'd0, ifextplpcie1unifiedcqaxisaxiscqtuser[107:0]};
//         ifpcie1plcqaxisaxiscqtlast   = ifextplpcie1unifiedcqaxisaxisport1cqtlast;
//         ifpcie1plcqaxisaxiscqtkeep   = {8'd0, ifextplpcie1unifiedcqaxisaxiscqtkeep[7:0]};
//         ifpcie1plcqaxisaxiscqtvalid  = ifextplpcie1unifiedcqaxispcieaxisport1cqvld;
//
//         ifpcie1plrcaxisaxisrctdata   = {256'd0, ifextplpcie1unifiedcqaxisaxiscqtdata[511:256]};
//         ifpcie1plrcaxisaxisrctuser   = {86'd0, ifextplpcie1unifiedcqaxisaxiscqtuser[182:108]};
//         ifpcie1plrcaxisaxisrctlast   = ifextplpcie1unifiedcqaxisaxisport1rctlast;
//         ifpcie1plrcaxisaxisrctkeep   = {8'd0, ifextplpcie1unifiedcqaxisaxiscqtkeep[15:8]};
//         ifpcie1plrcaxisaxisrctvalid  = ifextplpcie1unifiedcqaxispcieaxisport1rcvld;
//      end
//      attr_design_use_mode[M_DP_256],
//      attr_design_use_mode[M_CCIX_DP_512]: begin
//         ifpcie1plcqaxisaxiscqtdata   = axis_cq_tdata_reg1;
//         ifpcie1plcqaxisaxiscqtuser   = axis_cq_tuser_reg1;
//         ifpcie1plcqaxisaxiscqtlast   = axis_cq_tlast_reg1;
//         ifpcie1plcqaxisaxiscqtkeep   = axis_cq_tkeep_reg1;
//         ifpcie1plcqaxisaxiscqtvalid  = axis_cq_tvalid_reg1;
//   
//         ifpcie1plrcaxisaxisrctdata   = axis_rc_tdata_reg1;
//         ifpcie1plrcaxisaxisrctuser   = axis_rc_tuser_reg1;
//         ifpcie1plrcaxisaxisrctlast   = axis_rc_tlast_reg1;
//         ifpcie1plrcaxisaxisrctkeep   = axis_rc_tkeep_reg1;
//         ifpcie1plrcaxisaxisrctvalid  = axis_rc_tvalid_reg1;
//      end
//
//      default: begin
//         ifpcie1plcqaxisaxiscqtdata   =  'd0;
//         ifpcie1plcqaxisaxiscqtuser   =  'd0;
//         ifpcie1plcqaxisaxiscqtlast   = 1'b0;
//         ifpcie1plcqaxisaxiscqtkeep   =  'd0;
//         ifpcie1plcqaxisaxiscqtvalid  = 1'b0;
//
//         ifpcie1plrcaxisaxisrctdata   =  'd0;
//         ifpcie1plrcaxisaxisrctuser   =  'd0;
//         ifpcie1plrcaxisaxisrctlast   = 1'b0;
//         ifpcie1plrcaxisaxisrctkeep   =  'd0;
//         ifpcie1plrcaxisaxisrctvalid  = 1'b0;
//
//         ifpcie1plaxish2ctdata   = 'b0;
//         ifpcie1plaxish2ctuser   = 'b0;
//         ifpcie1plaxish2ctlast   = 'b0;
//         ifpcie1plaxish2ctkeep   = 'b0;
//         ifpcie1plaxish2ctvalid  = 'b0;
//      end 
//   endcase
//end

assign ifextplpcie1unifiedcqaxispcieaxisport1cqcrdt = ifpcie1plcqaxisaxiscqcredit;
assign ifextplpcie1unifiedcqaxispcieaxisport1rccrdt = ifpcie1plrcaxisaxisrccredit;


         wire pluserclk1_bufg_in;  
         localparam LC_CLKFBOUT_MULT1 = (C_CPM_PCIE1_USER_CLK_FREQ == "62.5_MHz")? 40: 20 ;
         localparam LC_CLKIN_PERIOD1  = (C_CPM_PCIE1_USER_CLK_FREQ == "500_MHz")? 2 : (C_CPM_PCIE0_USER_CLK_FREQ == "250_MHz"? 4: (C_CPM_PCIE1_USER_CLK_FREQ == "125_MHz"? 8:16 )) ;
         localparam LC_CLKOUT_DIVIDE1 = (C_CPM_PCIE1_USER_CLK_FREQ == "500_MHz")? 5 : (C_CPM_PCIE1_USER_CLK_FREQ == "250_MHz"? 10: (C_CPM_PCIE1_USER_CLK_FREQ == "125_MHz"? 20:40 )) ;
         localparam LC_DIVCLK_DIVIDE1 = (C_CPM_PCIE1_USER_CLK_FREQ == "500_MHz")? 4 : (C_CPM_PCIE1_USER_CLK_FREQ == "250_MHz"? 2: 1) ;


         DPLL #(
            .CLKFBOUT_MULT         (LC_CLKFBOUT_MULT1),      // Multiply value for all CLKOUT
            .CLKIN_PERIOD          (LC_CLKIN_PERIOD1),       // Input clock period in ns to ps resolution (i.e. 33.333 is 30 MHz).
            .CLKOUT0_DIVIDE        (LC_CLKOUT_DIVIDE1),      // Divide amount for CLKOUT0
            .DIVCLK_DIVIDE         (LC_DIVCLK_DIVIDE1)       // Master division value
         )
         DPLL_PCIE1_inst (
            .CLKOUT0        (pluserclk1_bufg_in),            // 1-bit output: CLKOUT0
            .LOCKED         (ifcpmpcieadplldpll1cpmlocked),  // 1-bit input: Power-down
            .CLKIN          (cpmdpllpcie1userclk_loc),           // 1-bit input: Primary clock
            .CLKFB_DESKEW   (cpmdpllpcie1userclk),                    // BUFG output drives this
            .CLKIN_DESKEW   (cpmdpllpcie1userclk_loc),
            .DO             (),                              // 16-bit output: DRP data output
            .DRDY           (),                              // 1-bit output: DRP ready
            .DADDR          (7'b0),                          // 7-bit input: DRP address
            .DCLK           (1'b0),                          // 1-bit input: DRP clock
            .DEN            (1'b0),                          // 1-bit input: DRP enable
            .DI             (16'b0),                         // 16-bit input: DRP data input
            .DWE            (1'b0), 
            .PSCLK          (1'b0),
            .PSEN           (1'b0),
            .PSINCDEC       (1'b0),
            .PSDONE         (), 
            .PWRDWN         (1'b0),
            .RST            (!ifcpmpcieadpllcpmdpll1rstn)
         );
      
         BUFG_GT bufg_pcie_1 (
              .I       (pluserclk1_bufg_in),
              .O       (cpmdpllpcie1userclk)
            );
      
      end

endgenerate

endmodule

