/home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v {2 {vlog -work work -sv -stats=none /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(38): (vlog-13314) Defaulting port 'raddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(41): (vlog-13314) Defaulting port 'waddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(42): (vlog-13314) Defaulting port 'wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(43): (vlog-13314) Defaulting port 'wen' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(87): (vlog-13314) Defaulting port 'recv_raddr__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(88): (vlog-13314) Defaulting port 'recv_raddr__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(90): (vlog-13314) Defaulting port 'recv_waddr__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(91): (vlog-13314) Defaulting port 'recv_waddr__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(93): (vlog-13314) Defaulting port 'recv_wdata__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(94): (vlog-13314) Defaulting port 'recv_wdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(98): (vlog-13314) Defaulting port 'send_rdata__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(328): (vlog-13314) Defaulting port 'raddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(331): (vlog-13314) Defaulting port 'waddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(332): (vlog-13314) Defaulting port 'wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(333): (vlog-13314) Defaulting port 'wen' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(376): (vlog-13314) Defaulting port 'enq_msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(432): (vlog-13314) Defaulting port 'enq__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(522): (vlog-13314) Defaulting port 'recv__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(683): (vlog-13314) Defaulting port 'recv_data__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(684): (vlog-13314) Defaulting port 'recv_data__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(687): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(691): (vlog-13314) Defaulting port 'send_data__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(814): (vlog-13314) Defaulting port 'raddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(817): (vlog-13314) Defaulting port 'waddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(818): (vlog-13314) Defaulting port 'wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(819): (vlog-13314) Defaulting port 'wen' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(864): (vlog-13314) Defaulting port 'recv_ctrl__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(968): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(971): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(974): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(976): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(977): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(980): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(983): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(987): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1178): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1181): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1184): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1186): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1187): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1190): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1193): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1197): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1392): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1395): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1398): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1400): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1401): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1404): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1407): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1411): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1624): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1627): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1630): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1632): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1633): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1636): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1639): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1643): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1851): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1854): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1857): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1859): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1860): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1863): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1866): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1870): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2041): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2044): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2047): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2049): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2050): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2053): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2056): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2060): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2254): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2256): (vlog-13314) Defaulting port 'from_mem_rdata__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2257): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2260): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2262): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2263): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2266): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2269): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2273): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2276): (vlog-13314) Defaulting port 'to_mem_raddr__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2279): (vlog-13314) Defaulting port 'to_mem_waddr__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2282): (vlog-13314) Defaulting port 'to_mem_wdata__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2707): (vlog-13314) Defaulting port 'raddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2710): (vlog-13314) Defaulting port 'waddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2711): (vlog-13314) Defaulting port 'wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2712): (vlog-13314) Defaulting port 'wen' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2755): (vlog-13314) Defaulting port 'enq_msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2811): (vlog-13314) Defaulting port 'enq__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2900): (vlog-13314) Defaulting port 'recv__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2983): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2985): (vlog-13314) Defaulting port 'recv_data__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2986): (vlog-13314) Defaulting port 'recv_data__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2992): (vlog-13314) Defaulting port 'recv_wopt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2996): (vlog-13314) Defaulting port 'send_data__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(3508): (vlog-13314) Defaulting port 'recv_waddr__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(3509): (vlog-13314) Defaulting port 'recv_waddr__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(3511): (vlog-13314) Defaulting port 'recv_wopt__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(3512): (vlog-13314) Defaulting port 'recv_wopt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling package CGRARTL__1d39f2e940519f92_v_unit
-- Compiling module RegisterFile__3d7444e8c9f8d91f
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(38): (vlog-13314) Defaulting port 'raddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(41): (vlog-13314) Defaulting port 'waddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(42): (vlog-13314) Defaulting port 'wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(43): (vlog-13314) Defaulting port 'wen' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module DataMemRTL__8478401e424d7769
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(87): (vlog-13314) Defaulting port 'recv_raddr__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(88): (vlog-13314) Defaulting port 'recv_raddr__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(90): (vlog-13314) Defaulting port 'recv_waddr__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(91): (vlog-13314) Defaulting port 'recv_waddr__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(93): (vlog-13314) Defaulting port 'recv_wdata__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(94): (vlog-13314) Defaulting port 'recv_wdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(98): (vlog-13314) Defaulting port 'send_rdata__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module NormalQueueCtrlRTL__num_entries_2
-- Compiling module RegisterFile__e355018d318c7c45
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(328): (vlog-13314) Defaulting port 'raddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(331): (vlog-13314) Defaulting port 'waddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(332): (vlog-13314) Defaulting port 'wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(333): (vlog-13314) Defaulting port 'wen' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module NormalQueueDpathRTL__EntryType_CGRAData_32_1_1__num_entries_2
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(376): (vlog-13314) Defaulting port 'enq_msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module NormalQueueRTL__EntryType_CGRAData_32_1_1__num_entries_2
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(432): (vlog-13314) Defaulting port 'enq__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module ChannelRTL__DataType_CGRAData_32_1_1__latency_1
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(522): (vlog-13314) Defaulting port 'recv__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module ConstQueueRTL__2f4560623c67a554
-- Compiling module CrossbarRTL__20918f721d5f331c
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(683): (vlog-13314) Defaulting port 'recv_data__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(684): (vlog-13314) Defaulting port 'recv_data__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(687): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(691): (vlog-13314) Defaulting port 'send_data__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module RegisterFile__a5b09b174e89778c
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(814): (vlog-13314) Defaulting port 'raddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(817): (vlog-13314) Defaulting port 'waddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(818): (vlog-13314) Defaulting port 'wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(819): (vlog-13314) Defaulting port 'wen' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module CtrlMemRTL__d6ff73c3edef45ec
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(864): (vlog-13314) Defaulting port 'recv_ctrl__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module MemUnitRTL__c0679c011d3d3150
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(968): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(971): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(974): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(976): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(977): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(980): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(983): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(987): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1124): (vlog-2182) 'from_mem_rdata__rdy' might be read before written in always_comb or always @* block.
-- Compiling module AdderRTL__c0679c011d3d3150
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1178): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1181): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1184): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1186): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1187): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1190): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1193): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1197): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module PhiRTL__c0679c011d3d3150
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1392): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1395): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1398): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1400): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1401): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1404): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1407): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1411): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module CompRTL__c0679c011d3d3150
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1624): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1627): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1630): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1632): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1633): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1636): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1639): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1643): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module MulRTL__c0679c011d3d3150
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1851): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1854): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1857): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1859): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1860): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1863): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1866): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(1870): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module BranchRTL__c0679c011d3d3150
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2041): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2044): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2047): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2049): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2050): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2053): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2056): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2060): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module FlexibleFuRTL__c6efb997f0b7c76c
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2254): (vlog-13314) Defaulting port 'recv_in_count' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2256): (vlog-13314) Defaulting port 'from_mem_rdata__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2257): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2260): (vlog-13314) Defaulting port 'recv_const__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2262): (vlog-13314) Defaulting port 'recv_in__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2263): (vlog-13314) Defaulting port 'recv_in__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2266): (vlog-13314) Defaulting port 'recv_opt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2269): (vlog-13314) Defaulting port 'recv_predicate__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2273): (vlog-13314) Defaulting port 'send_out__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2276): (vlog-13314) Defaulting port 'to_mem_raddr__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2279): (vlog-13314) Defaulting port 'to_mem_waddr__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2282): (vlog-13314) Defaulting port 'to_mem_wdata__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module RegisterFile__b2651f5e70154f41
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2707): (vlog-13314) Defaulting port 'raddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2710): (vlog-13314) Defaulting port 'waddr' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2711): (vlog-13314) Defaulting port 'wdata' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2712): (vlog-13314) Defaulting port 'wen' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module NormalQueueDpathRTL__EntryType_CGRAData_1_1__num_entries_2
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2755): (vlog-13314) Defaulting port 'enq_msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module NormalQueueRTL__EntryType_CGRAData_1_1__num_entries_2
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2811): (vlog-13314) Defaulting port 'enq__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module RegisterRTL__DataType_CGRAData_1_1__latency_1
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2900): (vlog-13314) Defaulting port 'recv__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module TileRTL__e8bd2c427966816c
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2983): (vlog-13314) Defaulting port 'from_mem_rdata__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2985): (vlog-13314) Defaulting port 'recv_data__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2986): (vlog-13314) Defaulting port 'recv_data__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2992): (vlog-13314) Defaulting port 'recv_wopt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(2996): (vlog-13314) Defaulting port 'send_data__rdy' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
-- Compiling module CGRARTL__1d39f2e940519f92
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(3508): (vlog-13314) Defaulting port 'recv_waddr__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(3509): (vlog-13314) Defaulting port 'recv_waddr__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(3511): (vlog-13314) Defaulting port 'recv_wopt__en' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
** Warning: /home/kevin/Desktop/fork/OpenCGRA/cgra/translate/FIR_modelsim/verilog_files/CGRARTL__1d39f2e940519f92.v(3512): (vlog-13314) Defaulting port 'recv_wopt__msg' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.

Top level modules:
	CGRARTL__1d39f2e940519f92

} {} {}}
