

================================================================
== Vivado HLS Report for 'enqueue_dequeue_frame'
================================================================
* Date:           Thu Oct 22 21:37:03 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.486 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      202| 10.000 ns | 2.020 us |    1|  202|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_to_bk   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_be   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vi   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vo   |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_bk  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_be  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_vi  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_vo  |      200|      200|         2|          -|          -|   100|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 18 2 4 6 8 10 12 14 16 
2 --> 3 18 
3 --> 2 
4 --> 5 18 
5 --> 4 
6 --> 7 18 
7 --> 6 
8 --> 9 18 
9 --> 8 
10 --> 11 18 
11 --> 10 
12 --> 13 18 
13 --> 12 
14 --> 15 18 
15 --> 14 
16 --> 17 18 
17 --> 16 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %operation) nounwind, !map !31"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %ac) nounwind, !map !37"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %inout_frame) nounwind, !map !41"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !47"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @enqueue_dequeue_fram) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ac_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %ac) nounwind" [fyp/edca.c:110]   --->   Operation 24 'read' 'ac_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%operation_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %operation) nounwind" [fyp/edca.c:110]   --->   Operation 25 'read' 'operation_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.93ns)   --->   "%icmp_ln173 = icmp eq i2 %ac_read, 0" [fyp/edca.c:173]   --->   Operation 26 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%available_spaces_bk_s = load i3* @available_spaces_bk, align 1" [fyp/edca.c:130]   --->   Operation 27 'load' 'available_spaces_bk_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%available_spaces_be_s = load i3* @available_spaces_be, align 1" [fyp/edca.c:140]   --->   Operation 28 'load' 'available_spaces_be_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%available_spaces_vi_s = load i3* @available_spaces_vi, align 1" [fyp/edca.c:150]   --->   Operation 29 'load' 'available_spaces_vi_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%available_spaces_vo_s = load i3* @available_spaces_vo, align 1" [fyp/edca.c:160]   --->   Operation 30 'load' 'available_spaces_vo_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %operation_read, label %16, label %1" [fyp/edca.c:128]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln173, label %2, label %5" [fyp/edca.c:129]   --->   Operation 32 'br' <Predicate = (!operation_read)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.93ns)   --->   "%icmp_ln139 = icmp eq i2 %ac_read, 1" [fyp/edca.c:139]   --->   Operation 33 'icmp' 'icmp_ln139' <Predicate = (!operation_read & !icmp_ln173)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %6, label %9" [fyp/edca.c:139]   --->   Operation 34 'br' <Predicate = (!operation_read & !icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.93ns)   --->   "%icmp_ln149 = icmp eq i2 %ac_read, -2" [fyp/edca.c:149]   --->   Operation 35 'icmp' 'icmp_ln149' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln149, label %10, label %13" [fyp/edca.c:149]   --->   Operation 36 'br' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.93ns)   --->   "%icmp_ln160 = icmp ne i2 %ac_read, -1" [fyp/edca.c:160]   --->   Operation 37 'icmp' 'icmp_ln160' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.18ns)   --->   "%icmp_ln160_1 = icmp eq i3 %available_spaces_vo_s, 0" [fyp/edca.c:160]   --->   Operation 38 'icmp' 'icmp_ln160_1' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%or_ln160 = or i1 %icmp_ln160, %icmp_ln160_1" [fyp/edca.c:160]   --->   Operation 39 'or' 'or_ln160' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_pointer_vo_loa = load i2* @write_pointer_vo, align 1" [fyp/edca.c:164]   --->   Operation 40 'load' 'write_pointer_vo_loa' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.66ns)   --->   "br i1 %or_ln160, label %._crit_edge, label %.preheader7.preheader" [fyp/edca.c:159]   --->   Operation 41 'br' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149)> <Delay = 1.66>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i2 %write_pointer_vo_loa to i9" [fyp/edca.c:164]   --->   Operation 42 'zext' 'zext_ln164' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149 & !or_ln160)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (4.37ns)   --->   "%mul_ln164 = mul i9 %zext_ln164, 100" [fyp/edca.c:164]   --->   Operation 43 'mul' 'mul_ln164' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149 & !or_ln160)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.66ns)   --->   "br label %.preheader7" [fyp/edca.c:163]   --->   Operation 44 'br' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & !icmp_ln149 & !or_ln160)> <Delay = 1.66>
ST_1 : Operation 45 [1/1] (1.18ns)   --->   "%icmp_ln150 = icmp eq i3 %available_spaces_vi_s, 0" [fyp/edca.c:150]   --->   Operation 45 'icmp' 'icmp_ln150' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & icmp_ln149)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_pointer_vi_loa = load i2* @write_pointer_vi, align 1" [fyp/edca.c:154]   --->   Operation 46 'load' 'write_pointer_vi_loa' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.66ns)   --->   "br i1 %icmp_ln150, label %._crit_edge, label %.preheader8.preheader" [fyp/edca.c:150]   --->   Operation 47 'br' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & icmp_ln149)> <Delay = 1.66>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i2 %write_pointer_vi_loa to i9" [fyp/edca.c:154]   --->   Operation 48 'zext' 'zext_ln154' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & icmp_ln149 & !icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (4.37ns)   --->   "%mul_ln154 = mul i9 %zext_ln154, 100" [fyp/edca.c:154]   --->   Operation 49 'mul' 'mul_ln154' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & icmp_ln149 & !icmp_ln150)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.66ns)   --->   "br label %.preheader8" [fyp/edca.c:153]   --->   Operation 50 'br' <Predicate = (!operation_read & !icmp_ln173 & !icmp_ln139 & icmp_ln149 & !icmp_ln150)> <Delay = 1.66>
ST_1 : Operation 51 [1/1] (1.18ns)   --->   "%icmp_ln140 = icmp eq i3 %available_spaces_be_s, 0" [fyp/edca.c:140]   --->   Operation 51 'icmp' 'icmp_ln140' <Predicate = (!operation_read & !icmp_ln173 & icmp_ln139)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_pointer_be_loa = load i2* @write_pointer_be, align 1" [fyp/edca.c:144]   --->   Operation 52 'load' 'write_pointer_be_loa' <Predicate = (!operation_read & !icmp_ln173 & icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.66ns)   --->   "br i1 %icmp_ln140, label %._crit_edge, label %.preheader9.preheader" [fyp/edca.c:140]   --->   Operation 53 'br' <Predicate = (!operation_read & !icmp_ln173 & icmp_ln139)> <Delay = 1.66>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i2 %write_pointer_be_loa to i9" [fyp/edca.c:144]   --->   Operation 54 'zext' 'zext_ln144' <Predicate = (!operation_read & !icmp_ln173 & icmp_ln139 & !icmp_ln140)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (4.37ns)   --->   "%mul_ln144 = mul i9 %zext_ln144, 100" [fyp/edca.c:144]   --->   Operation 55 'mul' 'mul_ln144' <Predicate = (!operation_read & !icmp_ln173 & icmp_ln139 & !icmp_ln140)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.66ns)   --->   "br label %.preheader9" [fyp/edca.c:143]   --->   Operation 56 'br' <Predicate = (!operation_read & !icmp_ln173 & icmp_ln139 & !icmp_ln140)> <Delay = 1.66>
ST_1 : Operation 57 [1/1] (1.18ns)   --->   "%icmp_ln130 = icmp eq i3 %available_spaces_bk_s, 0" [fyp/edca.c:130]   --->   Operation 57 'icmp' 'icmp_ln130' <Predicate = (!operation_read & icmp_ln173)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_pointer_bk_loa = load i2* @write_pointer_bk, align 1" [fyp/edca.c:134]   --->   Operation 58 'load' 'write_pointer_bk_loa' <Predicate = (!operation_read & icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.66ns)   --->   "br i1 %icmp_ln130, label %._crit_edge, label %.preheader10.preheader" [fyp/edca.c:130]   --->   Operation 59 'br' <Predicate = (!operation_read & icmp_ln173)> <Delay = 1.66>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i2 %write_pointer_bk_loa to i9" [fyp/edca.c:134]   --->   Operation 60 'zext' 'zext_ln134' <Predicate = (!operation_read & icmp_ln173 & !icmp_ln130)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (4.37ns)   --->   "%mul_ln134 = mul i9 %zext_ln134, 100" [fyp/edca.c:134]   --->   Operation 61 'mul' 'mul_ln134' <Predicate = (!operation_read & icmp_ln173 & !icmp_ln130)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.66ns)   --->   "br label %.preheader10" [fyp/edca.c:133]   --->   Operation 62 'br' <Predicate = (!operation_read & icmp_ln173 & !icmp_ln130)> <Delay = 1.66>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln173, label %17, label %20" [fyp/edca.c:173]   --->   Operation 63 'br' <Predicate = (operation_read)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.93ns)   --->   "%icmp_ln183 = icmp eq i2 %ac_read, 1" [fyp/edca.c:183]   --->   Operation 64 'icmp' 'icmp_ln183' <Predicate = (operation_read & !icmp_ln173)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln183, label %21, label %24" [fyp/edca.c:183]   --->   Operation 65 'br' <Predicate = (operation_read & !icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.93ns)   --->   "%icmp_ln193 = icmp eq i2 %ac_read, -2" [fyp/edca.c:193]   --->   Operation 66 'icmp' 'icmp_ln193' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193, label %25, label %28" [fyp/edca.c:193]   --->   Operation 67 'br' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.93ns)   --->   "%icmp_ln204 = icmp ne i2 %ac_read, -1" [fyp/edca.c:204]   --->   Operation 68 'icmp' 'icmp_ln204' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.18ns)   --->   "%icmp_ln204_1 = icmp eq i3 %available_spaces_vo_s, -4" [fyp/edca.c:204]   --->   Operation 69 'icmp' 'icmp_ln204_1' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln204 = or i1 %icmp_ln204, %icmp_ln204_1" [fyp/edca.c:204]   --->   Operation 70 'or' 'or_ln204' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%read_pointer_vo_load = load i2* @read_pointer_vo, align 1" [fyp/edca.c:208]   --->   Operation 71 'load' 'read_pointer_vo_load' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.66ns)   --->   "br i1 %or_ln204, label %._crit_edge, label %.preheader.preheader" [fyp/edca.c:203]   --->   Operation 72 'br' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193)> <Delay = 1.66>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i2 %read_pointer_vo_load to i9" [fyp/edca.c:208]   --->   Operation 73 'zext' 'zext_ln208' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193 & !or_ln204)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (4.37ns)   --->   "%mul_ln208 = mul i9 %zext_ln208, 100" [fyp/edca.c:208]   --->   Operation 74 'mul' 'mul_ln208' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193 & !or_ln204)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/edca.c:207]   --->   Operation 75 'br' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & !icmp_ln193 & !or_ln204)> <Delay = 1.66>
ST_1 : Operation 76 [1/1] (1.18ns)   --->   "%icmp_ln194 = icmp eq i3 %available_spaces_vi_s, -4" [fyp/edca.c:194]   --->   Operation 76 'icmp' 'icmp_ln194' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & icmp_ln193)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%read_pointer_vi_load = load i2* @read_pointer_vi, align 1" [fyp/edca.c:198]   --->   Operation 77 'load' 'read_pointer_vi_load' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & icmp_ln193)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.66ns)   --->   "br i1 %icmp_ln194, label %._crit_edge, label %.preheader4.preheader" [fyp/edca.c:194]   --->   Operation 78 'br' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & icmp_ln193)> <Delay = 1.66>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i2 %read_pointer_vi_load to i9" [fyp/edca.c:198]   --->   Operation 79 'zext' 'zext_ln198' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & icmp_ln193 & !icmp_ln194)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (4.37ns)   --->   "%mul_ln198 = mul i9 %zext_ln198, 100" [fyp/edca.c:198]   --->   Operation 80 'mul' 'mul_ln198' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & icmp_ln193 & !icmp_ln194)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.66ns)   --->   "br label %.preheader4" [fyp/edca.c:197]   --->   Operation 81 'br' <Predicate = (operation_read & !icmp_ln173 & !icmp_ln183 & icmp_ln193 & !icmp_ln194)> <Delay = 1.66>
ST_1 : Operation 82 [1/1] (1.18ns)   --->   "%icmp_ln184 = icmp eq i3 %available_spaces_be_s, -4" [fyp/edca.c:184]   --->   Operation 82 'icmp' 'icmp_ln184' <Predicate = (operation_read & !icmp_ln173 & icmp_ln183)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%read_pointer_be_load = load i2* @read_pointer_be, align 1" [fyp/edca.c:188]   --->   Operation 83 'load' 'read_pointer_be_load' <Predicate = (operation_read & !icmp_ln173 & icmp_ln183)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.66ns)   --->   "br i1 %icmp_ln184, label %._crit_edge, label %.preheader5.preheader" [fyp/edca.c:184]   --->   Operation 84 'br' <Predicate = (operation_read & !icmp_ln173 & icmp_ln183)> <Delay = 1.66>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i2 %read_pointer_be_load to i9" [fyp/edca.c:188]   --->   Operation 85 'zext' 'zext_ln188' <Predicate = (operation_read & !icmp_ln173 & icmp_ln183 & !icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (4.37ns)   --->   "%mul_ln188 = mul i9 %zext_ln188, 100" [fyp/edca.c:188]   --->   Operation 86 'mul' 'mul_ln188' <Predicate = (operation_read & !icmp_ln173 & icmp_ln183 & !icmp_ln184)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.66ns)   --->   "br label %.preheader5" [fyp/edca.c:187]   --->   Operation 87 'br' <Predicate = (operation_read & !icmp_ln173 & icmp_ln183 & !icmp_ln184)> <Delay = 1.66>
ST_1 : Operation 88 [1/1] (1.18ns)   --->   "%icmp_ln174 = icmp eq i3 %available_spaces_bk_s, -4" [fyp/edca.c:174]   --->   Operation 88 'icmp' 'icmp_ln174' <Predicate = (operation_read & icmp_ln173)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%read_pointer_bk_load = load i2* @read_pointer_bk, align 1" [fyp/edca.c:178]   --->   Operation 89 'load' 'read_pointer_bk_load' <Predicate = (operation_read & icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.66ns)   --->   "br i1 %icmp_ln174, label %._crit_edge, label %.preheader6.preheader" [fyp/edca.c:174]   --->   Operation 90 'br' <Predicate = (operation_read & icmp_ln173)> <Delay = 1.66>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i2 %read_pointer_bk_load to i9" [fyp/edca.c:178]   --->   Operation 91 'zext' 'zext_ln178' <Predicate = (operation_read & icmp_ln173 & !icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (4.37ns)   --->   "%mul_ln178 = mul i9 %zext_ln178, 100" [fyp/edca.c:178]   --->   Operation 92 'mul' 'mul_ln178' <Predicate = (operation_read & icmp_ln173 & !icmp_ln174)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.66ns)   --->   "br label %.preheader6" [fyp/edca.c:177]   --->   Operation 93 'br' <Predicate = (operation_read & icmp_ln173 & !icmp_ln174)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%vo_0 = phi i7 [ %vo_1, %14 ], [ 0, %.preheader7.preheader ]"   --->   Operation 94 'phi' 'vo_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i7 %vo_0 to i9" [fyp/edca.c:163]   --->   Operation 95 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.46ns)   --->   "%icmp_ln163 = icmp eq i7 %vo_0, -28" [fyp/edca.c:163]   --->   Operation 96 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 97 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.03ns)   --->   "%vo_1 = add i7 %vo_0, 1" [fyp/edca.c:163]   --->   Operation 98 'add' 'vo_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln163, label %15, label %14" [fyp/edca.c:163]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i7 %vo_0 to i64" [fyp/edca.c:164]   --->   Operation 100 'zext' 'zext_ln164_1' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%inout_frame_addr_7 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln164_1" [fyp/edca.c:164]   --->   Operation 101 'getelementptr' 'inout_frame_addr_7' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_7, align 1" [fyp/edca.c:164]   --->   Operation 102 'load' 'inout_frame_load_3' <Predicate = (!icmp_ln163)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_2 : Operation 103 [1/1] (2.11ns)   --->   "%add_ln164 = add i9 %zext_ln163, %mul_ln164" [fyp/edca.c:164]   --->   Operation 103 'add' 'add_ln164' <Predicate = (!icmp_ln163)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.58ns)   --->   "%add_ln166 = add i2 %write_pointer_vo_loa, 1" [fyp/edca.c:166]   --->   Operation 104 'add' 'add_ln166' <Predicate = (icmp_ln163)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "store i2 %add_ln166, i2* @write_pointer_vo, align 1" [fyp/edca.c:166]   --->   Operation 105 'store' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.68ns)   --->   "%add_ln167 = add i3 %available_spaces_vo_s, -1" [fyp/edca.c:167]   --->   Operation 106 'add' 'add_ln167' <Predicate = (icmp_ln163)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.66ns)   --->   "store i3 %add_ln167, i3* @available_spaces_vo, align 1" [fyp/edca.c:167]   --->   Operation 107 'store' <Predicate = (icmp_ln163)> <Delay = 1.66>
ST_2 : Operation 108 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:168]   --->   Operation 108 'br' <Predicate = (icmp_ln163)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.48>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind" [fyp/edca.c:163]   --->   Operation 109 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_7, align 1" [fyp/edca.c:164]   --->   Operation 110 'load' 'inout_frame_load_3' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln164_2 = zext i9 %add_ln164 to i64" [fyp/edca.c:164]   --->   Operation 111 'zext' 'zext_ln164_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%edca_fifo_vo_addr_1 = getelementptr inbounds [400 x i8]* @edca_fifo_vo, i64 0, i64 %zext_ln164_2" [fyp/edca.c:164]   --->   Operation 112 'getelementptr' 'edca_fifo_vo_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_3, i8* %edca_fifo_vo_addr_1, align 1" [fyp/edca.c:164]   --->   Operation 113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader7" [fyp/edca.c:163]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 3.34>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%vi_0 = phi i7 [ %vi_1, %11 ], [ 0, %.preheader8.preheader ]"   --->   Operation 115 'phi' 'vi_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i7 %vi_0 to i9" [fyp/edca.c:153]   --->   Operation 116 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (1.46ns)   --->   "%icmp_ln153 = icmp eq i7 %vi_0, -28" [fyp/edca.c:153]   --->   Operation 117 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 118 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (2.03ns)   --->   "%vi_1 = add i7 %vi_0, 1" [fyp/edca.c:153]   --->   Operation 119 'add' 'vi_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %12, label %11" [fyp/edca.c:153]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i7 %vi_0 to i64" [fyp/edca.c:154]   --->   Operation 121 'zext' 'zext_ln154_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%inout_frame_addr_6 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln154_1" [fyp/edca.c:154]   --->   Operation 122 'getelementptr' 'inout_frame_addr_6' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_6, align 1" [fyp/edca.c:154]   --->   Operation 123 'load' 'inout_frame_load_2' <Predicate = (!icmp_ln153)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_4 : Operation 124 [1/1] (2.11ns)   --->   "%add_ln154 = add i9 %zext_ln153, %mul_ln154" [fyp/edca.c:154]   --->   Operation 124 'add' 'add_ln154' <Predicate = (!icmp_ln153)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.58ns)   --->   "%add_ln156 = add i2 %write_pointer_vi_loa, 1" [fyp/edca.c:156]   --->   Operation 125 'add' 'add_ln156' <Predicate = (icmp_ln153)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "store i2 %add_ln156, i2* @write_pointer_vi, align 1" [fyp/edca.c:156]   --->   Operation 126 'store' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.68ns)   --->   "%add_ln157 = add i3 %available_spaces_vi_s, -1" [fyp/edca.c:157]   --->   Operation 127 'add' 'add_ln157' <Predicate = (icmp_ln153)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (1.66ns)   --->   "store i3 %add_ln157, i3* @available_spaces_vi, align 1" [fyp/edca.c:157]   --->   Operation 128 'store' <Predicate = (icmp_ln153)> <Delay = 1.66>
ST_4 : Operation 129 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:158]   --->   Operation 129 'br' <Predicate = (icmp_ln153)> <Delay = 1.66>

State 5 <SV = 2> <Delay = 5.48>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str2) nounwind" [fyp/edca.c:153]   --->   Operation 130 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_6, align 1" [fyp/edca.c:154]   --->   Operation 131 'load' 'inout_frame_load_2' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln154_2 = zext i9 %add_ln154 to i64" [fyp/edca.c:154]   --->   Operation 132 'zext' 'zext_ln154_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%edca_fifo_vi_addr_1 = getelementptr inbounds [400 x i8]* @edca_fifo_vi, i64 0, i64 %zext_ln154_2" [fyp/edca.c:154]   --->   Operation 133 'getelementptr' 'edca_fifo_vi_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_2, i8* %edca_fifo_vi_addr_1, align 1" [fyp/edca.c:154]   --->   Operation 134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader8" [fyp/edca.c:153]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 3.34>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%be_0 = phi i7 [ %be_1, %7 ], [ 0, %.preheader9.preheader ]"   --->   Operation 136 'phi' 'be_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i7 %be_0 to i9" [fyp/edca.c:143]   --->   Operation 137 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.46ns)   --->   "%icmp_ln143 = icmp eq i7 %be_0, -28" [fyp/edca.c:143]   --->   Operation 138 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 139 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (2.03ns)   --->   "%be_1 = add i7 %be_0, 1" [fyp/edca.c:143]   --->   Operation 140 'add' 'be_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143, label %8, label %7" [fyp/edca.c:143]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i7 %be_0 to i64" [fyp/edca.c:144]   --->   Operation 142 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%inout_frame_addr_3 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln144_1" [fyp/edca.c:144]   --->   Operation 143 'getelementptr' 'inout_frame_addr_3' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_6 : Operation 144 [2/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:144]   --->   Operation 144 'load' 'inout_frame_load_1' <Predicate = (!icmp_ln143)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_6 : Operation 145 [1/1] (2.11ns)   --->   "%add_ln144 = add i9 %zext_ln143, %mul_ln144" [fyp/edca.c:144]   --->   Operation 145 'add' 'add_ln144' <Predicate = (!icmp_ln143)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.58ns)   --->   "%add_ln146 = add i2 %write_pointer_be_loa, 1" [fyp/edca.c:146]   --->   Operation 146 'add' 'add_ln146' <Predicate = (icmp_ln143)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "store i2 %add_ln146, i2* @write_pointer_be, align 1" [fyp/edca.c:146]   --->   Operation 147 'store' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (1.68ns)   --->   "%add_ln147 = add i3 %available_spaces_be_s, -1" [fyp/edca.c:147]   --->   Operation 148 'add' 'add_ln147' <Predicate = (icmp_ln143)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.66ns)   --->   "store i3 %add_ln147, i3* @available_spaces_be, align 1" [fyp/edca.c:147]   --->   Operation 149 'store' <Predicate = (icmp_ln143)> <Delay = 1.66>
ST_6 : Operation 150 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:148]   --->   Operation 150 'br' <Predicate = (icmp_ln143)> <Delay = 1.66>

State 7 <SV = 2> <Delay = 5.48>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str15) nounwind" [fyp/edca.c:143]   --->   Operation 151 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:144]   --->   Operation 152 'load' 'inout_frame_load_1' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i9 %add_ln144 to i64" [fyp/edca.c:144]   --->   Operation 153 'zext' 'zext_ln144_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%edca_fifo_be_addr_1 = getelementptr inbounds [400 x i8]* @edca_fifo_be, i64 0, i64 %zext_ln144_2" [fyp/edca.c:144]   --->   Operation 154 'getelementptr' 'edca_fifo_be_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_1, i8* %edca_fifo_be_addr_1, align 1" [fyp/edca.c:144]   --->   Operation 155 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader9" [fyp/edca.c:143]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 3.34>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%bk_0 = phi i7 [ %bk_1, %3 ], [ 0, %.preheader10.preheader ]"   --->   Operation 157 'phi' 'bk_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i7 %bk_0 to i9" [fyp/edca.c:133]   --->   Operation 158 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.46ns)   --->   "%icmp_ln133 = icmp eq i7 %bk_0, -28" [fyp/edca.c:133]   --->   Operation 159 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 160 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (2.03ns)   --->   "%bk_1 = add i7 %bk_0, 1" [fyp/edca.c:133]   --->   Operation 161 'add' 'bk_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %4, label %3" [fyp/edca.c:133]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i7 %bk_0 to i64" [fyp/edca.c:134]   --->   Operation 163 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%inout_frame_addr_1 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln134_1" [fyp/edca.c:134]   --->   Operation 164 'getelementptr' 'inout_frame_addr_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_8 : Operation 165 [2/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:134]   --->   Operation 165 'load' 'inout_frame_load' <Predicate = (!icmp_ln133)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_8 : Operation 166 [1/1] (2.11ns)   --->   "%add_ln134 = add i9 %zext_ln133, %mul_ln134" [fyp/edca.c:134]   --->   Operation 166 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (1.58ns)   --->   "%add_ln136 = add i2 %write_pointer_bk_loa, 1" [fyp/edca.c:136]   --->   Operation 167 'add' 'add_ln136' <Predicate = (icmp_ln133)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "store i2 %add_ln136, i2* @write_pointer_bk, align 1" [fyp/edca.c:136]   --->   Operation 168 'store' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (1.68ns)   --->   "%add_ln137 = add i3 %available_spaces_bk_s, -1" [fyp/edca.c:137]   --->   Operation 169 'add' 'add_ln137' <Predicate = (icmp_ln133)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [1/1] (1.66ns)   --->   "store i3 %add_ln137, i3* @available_spaces_bk, align 1" [fyp/edca.c:137]   --->   Operation 170 'store' <Predicate = (icmp_ln133)> <Delay = 1.66>
ST_8 : Operation 171 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:138]   --->   Operation 171 'br' <Predicate = (icmp_ln133)> <Delay = 1.66>

State 9 <SV = 2> <Delay = 5.48>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind" [fyp/edca.c:133]   --->   Operation 172 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:134]   --->   Operation 173 'load' 'inout_frame_load' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i9 %add_ln134 to i64" [fyp/edca.c:134]   --->   Operation 174 'zext' 'zext_ln134_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%edca_fifo_bk_addr_1 = getelementptr inbounds [400 x i8]* @edca_fifo_bk, i64 0, i64 %zext_ln134_2" [fyp/edca.c:134]   --->   Operation 175 'getelementptr' 'edca_fifo_bk_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load, i8* %edca_fifo_bk_addr_1, align 1" [fyp/edca.c:134]   --->   Operation 176 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "br label %.preheader10" [fyp/edca.c:133]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 5.37>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%vo4_0 = phi i7 [ %vo, %29 ], [ 0, %.preheader.preheader ]"   --->   Operation 178 'phi' 'vo4_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i7 %vo4_0 to i9" [fyp/edca.c:207]   --->   Operation 179 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (1.46ns)   --->   "%icmp_ln207 = icmp eq i7 %vo4_0, -28" [fyp/edca.c:207]   --->   Operation 180 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 181 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (2.03ns)   --->   "%vo = add i7 %vo4_0, 1" [fyp/edca.c:207]   --->   Operation 182 'add' 'vo' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln207, label %30, label %29" [fyp/edca.c:207]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (2.11ns)   --->   "%add_ln208 = add i9 %zext_ln207, %mul_ln208" [fyp/edca.c:208]   --->   Operation 184 'add' 'add_ln208' <Predicate = (!icmp_ln207)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %add_ln208 to i64" [fyp/edca.c:208]   --->   Operation 185 'zext' 'zext_ln208_1' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%edca_fifo_vo_addr = getelementptr inbounds [400 x i8]* @edca_fifo_vo, i64 0, i64 %zext_ln208_1" [fyp/edca.c:208]   --->   Operation 186 'getelementptr' 'edca_fifo_vo_addr' <Predicate = (!icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 187 [2/2] (3.25ns)   --->   "%edca_fifo_vo_load = load i8* %edca_fifo_vo_addr, align 1" [fyp/edca.c:208]   --->   Operation 187 'load' 'edca_fifo_vo_load' <Predicate = (!icmp_ln207)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_10 : Operation 188 [1/1] (1.58ns)   --->   "%add_ln210 = add i2 %read_pointer_vo_load, 1" [fyp/edca.c:210]   --->   Operation 188 'add' 'add_ln210' <Predicate = (icmp_ln207)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "store i2 %add_ln210, i2* @read_pointer_vo, align 1" [fyp/edca.c:210]   --->   Operation 189 'store' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (1.68ns)   --->   "%add_ln211 = add i3 %available_spaces_vo_s, 1" [fyp/edca.c:211]   --->   Operation 190 'add' 'add_ln211' <Predicate = (icmp_ln207)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (1.66ns)   --->   "store i3 %add_ln211, i3* @available_spaces_vo, align 1" [fyp/edca.c:211]   --->   Operation 191 'store' <Predicate = (icmp_ln207)> <Delay = 1.66>
ST_10 : Operation 192 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:212]   --->   Operation 192 'br' <Predicate = (icmp_ln207)> <Delay = 1.66>

State 11 <SV = 2> <Delay = 5.48>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [fyp/edca.c:207]   --->   Operation 193 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/2] (3.25ns)   --->   "%edca_fifo_vo_load = load i8* %edca_fifo_vo_addr, align 1" [fyp/edca.c:208]   --->   Operation 194 'load' 'edca_fifo_vo_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i7 %vo4_0 to i64" [fyp/edca.c:208]   --->   Operation 195 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%inout_frame_addr_5 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln208_2" [fyp/edca.c:208]   --->   Operation 196 'getelementptr' 'inout_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (2.22ns)   --->   "store i8 %edca_fifo_vo_load, i8* %inout_frame_addr_5, align 1" [fyp/edca.c:208]   --->   Operation 197 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/edca.c:207]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 1> <Delay = 5.37>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%vi3_0 = phi i7 [ %vi, %26 ], [ 0, %.preheader4.preheader ]"   --->   Operation 199 'phi' 'vi3_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i7 %vi3_0 to i9" [fyp/edca.c:197]   --->   Operation 200 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (1.46ns)   --->   "%icmp_ln197 = icmp eq i7 %vi3_0, -28" [fyp/edca.c:197]   --->   Operation 201 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 202 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (2.03ns)   --->   "%vi = add i7 %vi3_0, 1" [fyp/edca.c:197]   --->   Operation 203 'add' 'vi' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %icmp_ln197, label %27, label %26" [fyp/edca.c:197]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (2.11ns)   --->   "%add_ln198 = add i9 %zext_ln197, %mul_ln198" [fyp/edca.c:198]   --->   Operation 205 'add' 'add_ln198' <Predicate = (!icmp_ln197)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln198_1 = zext i9 %add_ln198 to i64" [fyp/edca.c:198]   --->   Operation 206 'zext' 'zext_ln198_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%edca_fifo_vi_addr = getelementptr inbounds [400 x i8]* @edca_fifo_vi, i64 0, i64 %zext_ln198_1" [fyp/edca.c:198]   --->   Operation 207 'getelementptr' 'edca_fifo_vi_addr' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_12 : Operation 208 [2/2] (3.25ns)   --->   "%edca_fifo_vi_load = load i8* %edca_fifo_vi_addr, align 1" [fyp/edca.c:198]   --->   Operation 208 'load' 'edca_fifo_vi_load' <Predicate = (!icmp_ln197)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_12 : Operation 209 [1/1] (1.58ns)   --->   "%add_ln200 = add i2 %read_pointer_vi_load, 1" [fyp/edca.c:200]   --->   Operation 209 'add' 'add_ln200' <Predicate = (icmp_ln197)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "store i2 %add_ln200, i2* @read_pointer_vi, align 1" [fyp/edca.c:200]   --->   Operation 210 'store' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (1.68ns)   --->   "%add_ln201 = add i3 %available_spaces_vi_s, 1" [fyp/edca.c:201]   --->   Operation 211 'add' 'add_ln201' <Predicate = (icmp_ln197)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (1.66ns)   --->   "store i3 %add_ln201, i3* @available_spaces_vi, align 1" [fyp/edca.c:201]   --->   Operation 212 'store' <Predicate = (icmp_ln197)> <Delay = 1.66>
ST_12 : Operation 213 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:202]   --->   Operation 213 'br' <Predicate = (icmp_ln197)> <Delay = 1.66>

State 13 <SV = 2> <Delay = 5.48>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [fyp/edca.c:197]   --->   Operation 214 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/2] (3.25ns)   --->   "%edca_fifo_vi_load = load i8* %edca_fifo_vi_addr, align 1" [fyp/edca.c:198]   --->   Operation 215 'load' 'edca_fifo_vi_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln198_2 = zext i7 %vi3_0 to i64" [fyp/edca.c:198]   --->   Operation 216 'zext' 'zext_ln198_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%inout_frame_addr_4 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln198_2" [fyp/edca.c:198]   --->   Operation 217 'getelementptr' 'inout_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (2.22ns)   --->   "store i8 %edca_fifo_vi_load, i8* %inout_frame_addr_4, align 1" [fyp/edca.c:198]   --->   Operation 218 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "br label %.preheader4" [fyp/edca.c:197]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 1> <Delay = 5.37>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%be2_0 = phi i7 [ %be, %22 ], [ 0, %.preheader5.preheader ]"   --->   Operation 220 'phi' 'be2_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i7 %be2_0 to i9" [fyp/edca.c:187]   --->   Operation 221 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (1.46ns)   --->   "%icmp_ln187 = icmp eq i7 %be2_0, -28" [fyp/edca.c:187]   --->   Operation 222 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 223 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (2.03ns)   --->   "%be = add i7 %be2_0, 1" [fyp/edca.c:187]   --->   Operation 224 'add' 'be' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %23, label %22" [fyp/edca.c:187]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (2.11ns)   --->   "%add_ln188 = add i9 %zext_ln187, %mul_ln188" [fyp/edca.c:188]   --->   Operation 226 'add' 'add_ln188' <Predicate = (!icmp_ln187)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i9 %add_ln188 to i64" [fyp/edca.c:188]   --->   Operation 227 'zext' 'zext_ln188_1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%edca_fifo_be_addr = getelementptr inbounds [400 x i8]* @edca_fifo_be, i64 0, i64 %zext_ln188_1" [fyp/edca.c:188]   --->   Operation 228 'getelementptr' 'edca_fifo_be_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_14 : Operation 229 [2/2] (3.25ns)   --->   "%edca_fifo_be_load = load i8* %edca_fifo_be_addr, align 1" [fyp/edca.c:188]   --->   Operation 229 'load' 'edca_fifo_be_load' <Predicate = (!icmp_ln187)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_14 : Operation 230 [1/1] (1.58ns)   --->   "%add_ln190 = add i2 %read_pointer_be_load, 1" [fyp/edca.c:190]   --->   Operation 230 'add' 'add_ln190' <Predicate = (icmp_ln187)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "store i2 %add_ln190, i2* @read_pointer_be, align 1" [fyp/edca.c:190]   --->   Operation 231 'store' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (1.68ns)   --->   "%add_ln191 = add i3 %available_spaces_be_s, 1" [fyp/edca.c:191]   --->   Operation 232 'add' 'add_ln191' <Predicate = (icmp_ln187)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 233 [1/1] (1.66ns)   --->   "store i3 %add_ln191, i3* @available_spaces_be, align 1" [fyp/edca.c:191]   --->   Operation 233 'store' <Predicate = (icmp_ln187)> <Delay = 1.66>
ST_14 : Operation 234 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:192]   --->   Operation 234 'br' <Predicate = (icmp_ln187)> <Delay = 1.66>

State 15 <SV = 2> <Delay = 5.48>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [fyp/edca.c:187]   --->   Operation 235 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/2] (3.25ns)   --->   "%edca_fifo_be_load = load i8* %edca_fifo_be_addr, align 1" [fyp/edca.c:188]   --->   Operation 236 'load' 'edca_fifo_be_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln188_2 = zext i7 %be2_0 to i64" [fyp/edca.c:188]   --->   Operation 237 'zext' 'zext_ln188_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%inout_frame_addr_2 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln188_2" [fyp/edca.c:188]   --->   Operation 238 'getelementptr' 'inout_frame_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (2.22ns)   --->   "store i8 %edca_fifo_be_load, i8* %inout_frame_addr_2, align 1" [fyp/edca.c:188]   --->   Operation 239 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "br label %.preheader5" [fyp/edca.c:187]   --->   Operation 240 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 1> <Delay = 5.37>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%bk1_0 = phi i7 [ %bk, %18 ], [ 0, %.preheader6.preheader ]"   --->   Operation 241 'phi' 'bk1_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i7 %bk1_0 to i9" [fyp/edca.c:177]   --->   Operation 242 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (1.46ns)   --->   "%icmp_ln177 = icmp eq i7 %bk1_0, -28" [fyp/edca.c:177]   --->   Operation 243 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 244 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (2.03ns)   --->   "%bk = add i7 %bk1_0, 1" [fyp/edca.c:177]   --->   Operation 245 'add' 'bk' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %19, label %18" [fyp/edca.c:177]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (2.11ns)   --->   "%add_ln178 = add i9 %zext_ln177, %mul_ln178" [fyp/edca.c:178]   --->   Operation 247 'add' 'add_ln178' <Predicate = (!icmp_ln177)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i9 %add_ln178 to i64" [fyp/edca.c:178]   --->   Operation 248 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%edca_fifo_bk_addr = getelementptr inbounds [400 x i8]* @edca_fifo_bk, i64 0, i64 %zext_ln178_1" [fyp/edca.c:178]   --->   Operation 249 'getelementptr' 'edca_fifo_bk_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_16 : Operation 250 [2/2] (3.25ns)   --->   "%edca_fifo_bk_load = load i8* %edca_fifo_bk_addr, align 1" [fyp/edca.c:178]   --->   Operation 250 'load' 'edca_fifo_bk_load' <Predicate = (!icmp_ln177)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_16 : Operation 251 [1/1] (1.58ns)   --->   "%add_ln180 = add i2 %read_pointer_bk_load, 1" [fyp/edca.c:180]   --->   Operation 251 'add' 'add_ln180' <Predicate = (icmp_ln177)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "store i2 %add_ln180, i2* @read_pointer_bk, align 1" [fyp/edca.c:180]   --->   Operation 252 'store' <Predicate = (icmp_ln177)> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (1.68ns)   --->   "%add_ln181 = add i3 %available_spaces_bk_s, 1" [fyp/edca.c:181]   --->   Operation 253 'add' 'add_ln181' <Predicate = (icmp_ln177)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (1.66ns)   --->   "store i3 %add_ln181, i3* @available_spaces_bk, align 1" [fyp/edca.c:181]   --->   Operation 254 'store' <Predicate = (icmp_ln177)> <Delay = 1.66>
ST_16 : Operation 255 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:182]   --->   Operation 255 'br' <Predicate = (icmp_ln177)> <Delay = 1.66>

State 17 <SV = 2> <Delay = 5.48>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str46) nounwind" [fyp/edca.c:177]   --->   Operation 256 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 257 [1/2] (3.25ns)   --->   "%edca_fifo_bk_load = load i8* %edca_fifo_bk_addr, align 1" [fyp/edca.c:178]   --->   Operation 257 'load' 'edca_fifo_bk_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i7 %bk1_0 to i64" [fyp/edca.c:178]   --->   Operation 258 'zext' 'zext_ln178_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%inout_frame_addr = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln178_2" [fyp/edca.c:178]   --->   Operation 259 'getelementptr' 'inout_frame_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (2.22ns)   --->   "store i8 %edca_fifo_bk_load, i8* %inout_frame_addr, align 1" [fyp/edca.c:178]   --->   Operation 260 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 400> <RAM>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "br label %.preheader6" [fyp/edca.c:177]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ true, %4 ], [ true, %8 ], [ true, %12 ], [ true, %15 ], [ true, %19 ], [ true, %23 ], [ true, %27 ], [ true, %30 ], [ false, %2 ], [ false, %6 ], [ false, %10 ], [ false, %13 ], [ false, %17 ], [ false, %21 ], [ false, %25 ], [ false, %28 ]"   --->   Operation 262 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "ret i1 %p_0" [fyp/edca.c:219]   --->   Operation 263 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ operation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ac]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout_frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ available_spaces_bk]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_be]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_bk]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ edca_fifo_bk]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ write_pointer_be]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ edca_fifo_be]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ write_pointer_vi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ edca_fifo_vi]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ write_pointer_vo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ edca_fifo_vo]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ read_pointer_bk]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_pointer_be]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_pointer_vi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_pointer_vo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000]
spectopmodule_ln0     (spectopmodule    ) [ 0000000000000000000]
ac_read               (read             ) [ 0000000000000000000]
operation_read        (read             ) [ 0100000000000000000]
icmp_ln173            (icmp             ) [ 0100000000000000000]
available_spaces_bk_s (load             ) [ 0000000011000000110]
available_spaces_be_s (load             ) [ 0000001100000011000]
available_spaces_vi_s (load             ) [ 0000110000001100000]
available_spaces_vo_s (load             ) [ 0011000000110000000]
br_ln128              (br               ) [ 0000000000000000000]
br_ln129              (br               ) [ 0000000000000000000]
icmp_ln139            (icmp             ) [ 0100000000000000000]
br_ln139              (br               ) [ 0000000000000000000]
icmp_ln149            (icmp             ) [ 0100000000000000000]
br_ln149              (br               ) [ 0000000000000000000]
icmp_ln160            (icmp             ) [ 0000000000000000000]
icmp_ln160_1          (icmp             ) [ 0000000000000000000]
or_ln160              (or               ) [ 0100000000000000000]
write_pointer_vo_loa  (load             ) [ 0011000000000000000]
br_ln159              (br               ) [ 0111111111111111111]
zext_ln164            (zext             ) [ 0000000000000000000]
mul_ln164             (mul              ) [ 0011000000000000000]
br_ln163              (br               ) [ 0111000000000000000]
icmp_ln150            (icmp             ) [ 0100000000000000000]
write_pointer_vi_loa  (load             ) [ 0000110000000000000]
br_ln150              (br               ) [ 0111111111111111111]
zext_ln154            (zext             ) [ 0000000000000000000]
mul_ln154             (mul              ) [ 0000110000000000000]
br_ln153              (br               ) [ 0100110000000000000]
icmp_ln140            (icmp             ) [ 0100000000000000000]
write_pointer_be_loa  (load             ) [ 0000001100000000000]
br_ln140              (br               ) [ 0111111111111111111]
zext_ln144            (zext             ) [ 0000000000000000000]
mul_ln144             (mul              ) [ 0000001100000000000]
br_ln143              (br               ) [ 0100001100000000000]
icmp_ln130            (icmp             ) [ 0100000000000000000]
write_pointer_bk_loa  (load             ) [ 0000000011000000000]
br_ln130              (br               ) [ 0111111111111111111]
zext_ln134            (zext             ) [ 0000000000000000000]
mul_ln134             (mul              ) [ 0000000011000000000]
br_ln133              (br               ) [ 0100000011000000000]
br_ln173              (br               ) [ 0000000000000000000]
icmp_ln183            (icmp             ) [ 0100000000000000000]
br_ln183              (br               ) [ 0000000000000000000]
icmp_ln193            (icmp             ) [ 0100000000000000000]
br_ln193              (br               ) [ 0000000000000000000]
icmp_ln204            (icmp             ) [ 0000000000000000000]
icmp_ln204_1          (icmp             ) [ 0000000000000000000]
or_ln204              (or               ) [ 0100000000000000000]
read_pointer_vo_load  (load             ) [ 0000000000110000000]
br_ln203              (br               ) [ 0111111111111111111]
zext_ln208            (zext             ) [ 0000000000000000000]
mul_ln208             (mul              ) [ 0000000000110000000]
br_ln207              (br               ) [ 0100000000110000000]
icmp_ln194            (icmp             ) [ 0100000000000000000]
read_pointer_vi_load  (load             ) [ 0000000000001100000]
br_ln194              (br               ) [ 0111111111111111111]
zext_ln198            (zext             ) [ 0000000000000000000]
mul_ln198             (mul              ) [ 0000000000001100000]
br_ln197              (br               ) [ 0100000000001100000]
icmp_ln184            (icmp             ) [ 0100000000000000000]
read_pointer_be_load  (load             ) [ 0000000000000011000]
br_ln184              (br               ) [ 0111111111111111111]
zext_ln188            (zext             ) [ 0000000000000000000]
mul_ln188             (mul              ) [ 0000000000000011000]
br_ln187              (br               ) [ 0100000000000011000]
icmp_ln174            (icmp             ) [ 0100000000000000000]
read_pointer_bk_load  (load             ) [ 0000000000000000110]
br_ln174              (br               ) [ 0111111111111111111]
zext_ln178            (zext             ) [ 0000000000000000000]
mul_ln178             (mul              ) [ 0000000000000000110]
br_ln177              (br               ) [ 0100000000000000110]
vo_0                  (phi              ) [ 0010000000000000000]
zext_ln163            (zext             ) [ 0000000000000000000]
icmp_ln163            (icmp             ) [ 0011000000000000000]
empty_4               (speclooptripcount) [ 0000000000000000000]
vo_1                  (add              ) [ 0111000000000000000]
br_ln163              (br               ) [ 0000000000000000000]
zext_ln164_1          (zext             ) [ 0000000000000000000]
inout_frame_addr_7    (getelementptr    ) [ 0001000000000000000]
add_ln164             (add              ) [ 0001000000000000000]
add_ln166             (add              ) [ 0000000000000000000]
store_ln166           (store            ) [ 0000000000000000000]
add_ln167             (add              ) [ 0000000000000000000]
store_ln167           (store            ) [ 0000000000000000000]
br_ln168              (br               ) [ 0111101010101010101]
specloopname_ln163    (specloopname     ) [ 0000000000000000000]
inout_frame_load_3    (load             ) [ 0000000000000000000]
zext_ln164_2          (zext             ) [ 0000000000000000000]
edca_fifo_vo_addr_1   (getelementptr    ) [ 0000000000000000000]
store_ln164           (store            ) [ 0000000000000000000]
br_ln163              (br               ) [ 0111000000000000000]
vi_0                  (phi              ) [ 0000100000000000000]
zext_ln153            (zext             ) [ 0000000000000000000]
icmp_ln153            (icmp             ) [ 0000110000000000000]
empty_3               (speclooptripcount) [ 0000000000000000000]
vi_1                  (add              ) [ 0100110000000000000]
br_ln153              (br               ) [ 0000000000000000000]
zext_ln154_1          (zext             ) [ 0000000000000000000]
inout_frame_addr_6    (getelementptr    ) [ 0000010000000000000]
add_ln154             (add              ) [ 0000010000000000000]
add_ln156             (add              ) [ 0000000000000000000]
store_ln156           (store            ) [ 0000000000000000000]
add_ln157             (add              ) [ 0000000000000000000]
store_ln157           (store            ) [ 0000000000000000000]
br_ln158              (br               ) [ 0110111010101010101]
specloopname_ln153    (specloopname     ) [ 0000000000000000000]
inout_frame_load_2    (load             ) [ 0000000000000000000]
zext_ln154_2          (zext             ) [ 0000000000000000000]
edca_fifo_vi_addr_1   (getelementptr    ) [ 0000000000000000000]
store_ln154           (store            ) [ 0000000000000000000]
br_ln153              (br               ) [ 0100110000000000000]
be_0                  (phi              ) [ 0000001000000000000]
zext_ln143            (zext             ) [ 0000000000000000000]
icmp_ln143            (icmp             ) [ 0000001100000000000]
empty_2               (speclooptripcount) [ 0000000000000000000]
be_1                  (add              ) [ 0100001100000000000]
br_ln143              (br               ) [ 0000000000000000000]
zext_ln144_1          (zext             ) [ 0000000000000000000]
inout_frame_addr_3    (getelementptr    ) [ 0000000100000000000]
add_ln144             (add              ) [ 0000000100000000000]
add_ln146             (add              ) [ 0000000000000000000]
store_ln146           (store            ) [ 0000000000000000000]
add_ln147             (add              ) [ 0000000000000000000]
store_ln147           (store            ) [ 0000000000000000000]
br_ln148              (br               ) [ 0110101110101010101]
specloopname_ln143    (specloopname     ) [ 0000000000000000000]
inout_frame_load_1    (load             ) [ 0000000000000000000]
zext_ln144_2          (zext             ) [ 0000000000000000000]
edca_fifo_be_addr_1   (getelementptr    ) [ 0000000000000000000]
store_ln144           (store            ) [ 0000000000000000000]
br_ln143              (br               ) [ 0100001100000000000]
bk_0                  (phi              ) [ 0000000010000000000]
zext_ln133            (zext             ) [ 0000000000000000000]
icmp_ln133            (icmp             ) [ 0000000011000000000]
empty                 (speclooptripcount) [ 0000000000000000000]
bk_1                  (add              ) [ 0100000011000000000]
br_ln133              (br               ) [ 0000000000000000000]
zext_ln134_1          (zext             ) [ 0000000000000000000]
inout_frame_addr_1    (getelementptr    ) [ 0000000001000000000]
add_ln134             (add              ) [ 0000000001000000000]
add_ln136             (add              ) [ 0000000000000000000]
store_ln136           (store            ) [ 0000000000000000000]
add_ln137             (add              ) [ 0000000000000000000]
store_ln137           (store            ) [ 0000000000000000000]
br_ln138              (br               ) [ 0110101011101010101]
specloopname_ln133    (specloopname     ) [ 0000000000000000000]
inout_frame_load      (load             ) [ 0000000000000000000]
zext_ln134_2          (zext             ) [ 0000000000000000000]
edca_fifo_bk_addr_1   (getelementptr    ) [ 0000000000000000000]
store_ln134           (store            ) [ 0000000000000000000]
br_ln133              (br               ) [ 0100000011000000000]
vo4_0                 (phi              ) [ 0000000000110000000]
zext_ln207            (zext             ) [ 0000000000000000000]
icmp_ln207            (icmp             ) [ 0000000000110000000]
empty_8               (speclooptripcount) [ 0000000000000000000]
vo                    (add              ) [ 0100000000110000000]
br_ln207              (br               ) [ 0000000000000000000]
add_ln208             (add              ) [ 0000000000000000000]
zext_ln208_1          (zext             ) [ 0000000000000000000]
edca_fifo_vo_addr     (getelementptr    ) [ 0000000000010000000]
add_ln210             (add              ) [ 0000000000000000000]
store_ln210           (store            ) [ 0000000000000000000]
add_ln211             (add              ) [ 0000000000000000000]
store_ln211           (store            ) [ 0000000000000000000]
br_ln212              (br               ) [ 0110101010111010101]
specloopname_ln207    (specloopname     ) [ 0000000000000000000]
edca_fifo_vo_load     (load             ) [ 0000000000000000000]
zext_ln208_2          (zext             ) [ 0000000000000000000]
inout_frame_addr_5    (getelementptr    ) [ 0000000000000000000]
store_ln208           (store            ) [ 0000000000000000000]
br_ln207              (br               ) [ 0100000000110000000]
vi3_0                 (phi              ) [ 0000000000001100000]
zext_ln197            (zext             ) [ 0000000000000000000]
icmp_ln197            (icmp             ) [ 0000000000001100000]
empty_7               (speclooptripcount) [ 0000000000000000000]
vi                    (add              ) [ 0100000000001100000]
br_ln197              (br               ) [ 0000000000000000000]
add_ln198             (add              ) [ 0000000000000000000]
zext_ln198_1          (zext             ) [ 0000000000000000000]
edca_fifo_vi_addr     (getelementptr    ) [ 0000000000000100000]
add_ln200             (add              ) [ 0000000000000000000]
store_ln200           (store            ) [ 0000000000000000000]
add_ln201             (add              ) [ 0000000000000000000]
store_ln201           (store            ) [ 0000000000000000000]
br_ln202              (br               ) [ 0110101010101110101]
specloopname_ln197    (specloopname     ) [ 0000000000000000000]
edca_fifo_vi_load     (load             ) [ 0000000000000000000]
zext_ln198_2          (zext             ) [ 0000000000000000000]
inout_frame_addr_4    (getelementptr    ) [ 0000000000000000000]
store_ln198           (store            ) [ 0000000000000000000]
br_ln197              (br               ) [ 0100000000001100000]
be2_0                 (phi              ) [ 0000000000000011000]
zext_ln187            (zext             ) [ 0000000000000000000]
icmp_ln187            (icmp             ) [ 0000000000000011000]
empty_6               (speclooptripcount) [ 0000000000000000000]
be                    (add              ) [ 0100000000000011000]
br_ln187              (br               ) [ 0000000000000000000]
add_ln188             (add              ) [ 0000000000000000000]
zext_ln188_1          (zext             ) [ 0000000000000000000]
edca_fifo_be_addr     (getelementptr    ) [ 0000000000000001000]
add_ln190             (add              ) [ 0000000000000000000]
store_ln190           (store            ) [ 0000000000000000000]
add_ln191             (add              ) [ 0000000000000000000]
store_ln191           (store            ) [ 0000000000000000000]
br_ln192              (br               ) [ 0110101010101011101]
specloopname_ln187    (specloopname     ) [ 0000000000000000000]
edca_fifo_be_load     (load             ) [ 0000000000000000000]
zext_ln188_2          (zext             ) [ 0000000000000000000]
inout_frame_addr_2    (getelementptr    ) [ 0000000000000000000]
store_ln188           (store            ) [ 0000000000000000000]
br_ln187              (br               ) [ 0100000000000011000]
bk1_0                 (phi              ) [ 0000000000000000110]
zext_ln177            (zext             ) [ 0000000000000000000]
icmp_ln177            (icmp             ) [ 0000000000000000110]
empty_5               (speclooptripcount) [ 0000000000000000000]
bk                    (add              ) [ 0100000000000000110]
br_ln177              (br               ) [ 0000000000000000000]
add_ln178             (add              ) [ 0000000000000000000]
zext_ln178_1          (zext             ) [ 0000000000000000000]
edca_fifo_bk_addr     (getelementptr    ) [ 0000000000000000010]
add_ln180             (add              ) [ 0000000000000000000]
store_ln180           (store            ) [ 0000000000000000000]
add_ln181             (add              ) [ 0000000000000000000]
store_ln181           (store            ) [ 0000000000000000000]
br_ln182              (br               ) [ 0110101010101010111]
specloopname_ln177    (specloopname     ) [ 0000000000000000000]
edca_fifo_bk_load     (load             ) [ 0000000000000000000]
zext_ln178_2          (zext             ) [ 0000000000000000000]
inout_frame_addr      (getelementptr    ) [ 0000000000000000000]
store_ln178           (store            ) [ 0000000000000000000]
br_ln177              (br               ) [ 0100000000000000110]
p_0                   (phi              ) [ 0000000000000000001]
ret_ln219             (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="operation">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ac">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ac"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inout_frame">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout_frame"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="available_spaces_bk">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_bk"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="available_spaces_be">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_be"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="available_spaces_vi">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vi"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="available_spaces_vo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="write_pointer_bk">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_bk"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="edca_fifo_bk">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edca_fifo_bk"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="write_pointer_be">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_be"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="edca_fifo_be">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edca_fifo_be"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="write_pointer_vi">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vi"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="edca_fifo_vi">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edca_fifo_vi"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="write_pointer_vo">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vo"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="edca_fifo_vo">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edca_fifo_vo"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="read_pointer_bk">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_bk"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="read_pointer_be">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_be"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="read_pointer_vi">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_vi"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="read_pointer_vo">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_vo"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="enqueue_dequeue_fram"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="ac_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ac_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="operation_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="operation_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="inout_frame_addr_7_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="7" slack="0"/>
<pin id="116" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_7/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inout_frame_load_3/2 inout_frame_load_2/4 inout_frame_load_1/6 inout_frame_load/8 store_ln208/11 store_ln198/13 store_ln188/15 store_ln178/17 "/>
</bind>
</comp>

<comp id="125" class="1004" name="edca_fifo_vo_addr_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="9" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_fifo_vo_addr_1/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln164/3 edca_fifo_vo_load/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="inout_frame_addr_6_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_6/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="edca_fifo_vi_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="9" slack="0"/>
<pin id="151" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_fifo_vi_addr_1/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln154/5 edca_fifo_vi_load/12 "/>
</bind>
</comp>

<comp id="161" class="1004" name="inout_frame_addr_3_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_3/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="edca_fifo_be_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="9" slack="0"/>
<pin id="173" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_fifo_be_addr_1/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln144/7 edca_fifo_be_load/14 "/>
</bind>
</comp>

<comp id="183" class="1004" name="inout_frame_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_1/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="edca_fifo_bk_addr_1_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="9" slack="0"/>
<pin id="195" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_fifo_bk_addr_1/9 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln134/9 edca_fifo_bk_load/16 "/>
</bind>
</comp>

<comp id="205" class="1004" name="edca_fifo_vo_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="9" slack="0"/>
<pin id="209" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_fifo_vo_addr/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="inout_frame_addr_5_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="7" slack="0"/>
<pin id="217" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_5/11 "/>
</bind>
</comp>

<comp id="222" class="1004" name="edca_fifo_vi_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="9" slack="0"/>
<pin id="226" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_fifo_vi_addr/12 "/>
</bind>
</comp>

<comp id="230" class="1004" name="inout_frame_addr_4_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_4/13 "/>
</bind>
</comp>

<comp id="239" class="1004" name="edca_fifo_be_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="9" slack="0"/>
<pin id="243" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_fifo_be_addr/14 "/>
</bind>
</comp>

<comp id="247" class="1004" name="inout_frame_addr_2_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_2/15 "/>
</bind>
</comp>

<comp id="256" class="1004" name="edca_fifo_bk_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="9" slack="0"/>
<pin id="260" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_fifo_bk_addr/16 "/>
</bind>
</comp>

<comp id="264" class="1004" name="inout_frame_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr/17 "/>
</bind>
</comp>

<comp id="273" class="1005" name="vo_0_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="1"/>
<pin id="275" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vo_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="vo_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="1" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vo_0/2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="vi_0_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="1"/>
<pin id="286" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vi_0 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="vi_0_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi_0/4 "/>
</bind>
</comp>

<comp id="295" class="1005" name="be_0_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="1"/>
<pin id="297" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="be_0 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="be_0_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="be_0/6 "/>
</bind>
</comp>

<comp id="306" class="1005" name="bk_0_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="1"/>
<pin id="308" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bk_0 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="bk_0_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="1" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bk_0/8 "/>
</bind>
</comp>

<comp id="317" class="1005" name="vo4_0_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="1"/>
<pin id="319" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vo4_0 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="vo4_0_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vo4_0/10 "/>
</bind>
</comp>

<comp id="329" class="1005" name="vi3_0_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="1"/>
<pin id="331" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vi3_0 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="vi3_0_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi3_0/12 "/>
</bind>
</comp>

<comp id="341" class="1005" name="be2_0_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="1"/>
<pin id="343" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="be2_0 (phireg) "/>
</bind>
</comp>

<comp id="345" class="1004" name="be2_0_phi_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="1" slack="1"/>
<pin id="349" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="be2_0/14 "/>
</bind>
</comp>

<comp id="353" class="1005" name="bk1_0_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="1"/>
<pin id="355" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bk1_0 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="bk1_0_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bk1_0/16 "/>
</bind>
</comp>

<comp id="365" class="1005" name="p_0_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_0_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="1" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="4" bw="1" slack="1"/>
<pin id="376" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="6" bw="1" slack="1"/>
<pin id="378" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="8" bw="1" slack="1"/>
<pin id="380" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="10" bw="1" slack="1"/>
<pin id="382" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="12" bw="1" slack="1"/>
<pin id="384" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="14" bw="1" slack="1"/>
<pin id="386" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="16" bw="1" slack="2"/>
<pin id="388" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="18" bw="1" slack="2"/>
<pin id="390" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="20" bw="1" slack="2"/>
<pin id="392" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="22" bw="1" slack="2"/>
<pin id="394" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="24" bw="1" slack="2"/>
<pin id="396" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="26" bw="1" slack="2"/>
<pin id="398" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="28" bw="1" slack="2"/>
<pin id="400" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="30" bw="1" slack="2"/>
<pin id="402" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="32" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/18 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/1 icmp_ln183/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="2" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln149/1 icmp_ln193/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/1 icmp_ln204/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln173_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="available_spaces_bk_s_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_bk_s/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="available_spaces_be_s_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="0"/>
<pin id="450" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_be_s/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="available_spaces_vi_s_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_vi_s/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="available_spaces_vo_s_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_vo_s/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln160_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160_1/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln160_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="write_pointer_vo_loa_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_vo_loa/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln164_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="mul_ln164_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln164/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="icmp_ln150_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="write_pointer_vi_loa_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_vi_loa/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln154_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="mul_ln154_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="0" index="1" bw="8" slack="0"/>
<pin id="503" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln154/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln140_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="write_pointer_be_loa_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_be_loa/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln144_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="mul_ln144_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln144/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln130_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="write_pointer_bk_loa_load_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_bk_loa/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln134_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="mul_ln134_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln134/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln204_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="0"/>
<pin id="548" dir="0" index="1" bw="3" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204_1/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln204_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln204/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="read_pointer_vo_load_load_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="0"/>
<pin id="560" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_pointer_vo_load/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln208_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="mul_ln208_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="2" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln208/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln194_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="0"/>
<pin id="574" dir="0" index="1" bw="3" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln194/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="read_pointer_vi_load_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_pointer_vi_load/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln198_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="0"/>
<pin id="584" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln198/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="mul_ln198_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln198/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln184_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="0"/>
<pin id="594" dir="0" index="1" bw="3" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="read_pointer_be_load_load_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_pointer_be_load/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln188_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="mul_ln188_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="2" slack="0"/>
<pin id="608" dir="0" index="1" bw="8" slack="0"/>
<pin id="609" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln188/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln174_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="0"/>
<pin id="614" dir="0" index="1" bw="3" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="read_pointer_bk_load_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="0"/>
<pin id="620" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_pointer_bk_load/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln178_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="2" slack="0"/>
<pin id="624" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="mul_ln178_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln178/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln163_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="0"/>
<pin id="634" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln163_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="0" index="1" bw="6" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="vo_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vo_1/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln164_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="7" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164_1/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln164_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="0"/>
<pin id="655" dir="0" index="1" bw="9" slack="1"/>
<pin id="656" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln166_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="1"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln166/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="store_ln166_store_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="2" slack="0"/>
<pin id="665" dir="0" index="1" bw="2" slack="0"/>
<pin id="666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln167_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="3" slack="1"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="store_ln167_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="3" slack="0"/>
<pin id="676" dir="0" index="1" bw="3" slack="0"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln164_2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="9" slack="1"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164_2/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln153_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="0"/>
<pin id="686" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="icmp_ln153_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="7" slack="0"/>
<pin id="690" dir="0" index="1" bw="6" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="vi_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="7" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vi_1/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln154_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="7" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_1/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="add_ln154_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="7" slack="0"/>
<pin id="707" dir="0" index="1" bw="9" slack="1"/>
<pin id="708" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln156_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="2" slack="1"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="store_ln156_store_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="2" slack="0"/>
<pin id="717" dir="0" index="1" bw="2" slack="0"/>
<pin id="718" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln157_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="3" slack="1"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="store_ln157_store_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="0"/>
<pin id="728" dir="0" index="1" bw="3" slack="0"/>
<pin id="729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln154_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="9" slack="1"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_2/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln143_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="7" slack="0"/>
<pin id="738" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143/6 "/>
</bind>
</comp>

<comp id="740" class="1004" name="icmp_ln143_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="7" slack="0"/>
<pin id="742" dir="0" index="1" bw="6" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/6 "/>
</bind>
</comp>

<comp id="746" class="1004" name="be_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="7" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="be_1/6 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln144_1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="7" slack="0"/>
<pin id="754" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_1/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln144_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="7" slack="0"/>
<pin id="759" dir="0" index="1" bw="9" slack="1"/>
<pin id="760" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln146_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="1"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/6 "/>
</bind>
</comp>

<comp id="767" class="1004" name="store_ln146_store_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="2" slack="0"/>
<pin id="769" dir="0" index="1" bw="2" slack="0"/>
<pin id="770" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="add_ln147_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="3" slack="1"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="store_ln147_store_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="3" slack="0"/>
<pin id="780" dir="0" index="1" bw="3" slack="0"/>
<pin id="781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/6 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln144_2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="9" slack="1"/>
<pin id="786" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_2/7 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln133_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="7" slack="0"/>
<pin id="790" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="792" class="1004" name="icmp_ln133_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="7" slack="0"/>
<pin id="794" dir="0" index="1" bw="6" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/8 "/>
</bind>
</comp>

<comp id="798" class="1004" name="bk_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="7" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bk_1/8 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln134_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="7" slack="0"/>
<pin id="806" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="add_ln134_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="7" slack="0"/>
<pin id="811" dir="0" index="1" bw="9" slack="1"/>
<pin id="812" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/8 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln136_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="1"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="store_ln136_store_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="2" slack="0"/>
<pin id="821" dir="0" index="1" bw="2" slack="0"/>
<pin id="822" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/8 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln137_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="3" slack="1"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/8 "/>
</bind>
</comp>

<comp id="830" class="1004" name="store_ln137_store_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="3" slack="0"/>
<pin id="832" dir="0" index="1" bw="3" slack="0"/>
<pin id="833" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/8 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln134_2_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="9" slack="1"/>
<pin id="838" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_2/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln207_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="7" slack="0"/>
<pin id="842" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln207/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="icmp_ln207_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="7" slack="0"/>
<pin id="846" dir="0" index="1" bw="6" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/10 "/>
</bind>
</comp>

<comp id="850" class="1004" name="vo_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="7" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vo/10 "/>
</bind>
</comp>

<comp id="856" class="1004" name="add_ln208_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="7" slack="0"/>
<pin id="858" dir="0" index="1" bw="9" slack="1"/>
<pin id="859" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/10 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln208_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="9" slack="0"/>
<pin id="863" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_1/10 "/>
</bind>
</comp>

<comp id="866" class="1004" name="add_ln210_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="2" slack="1"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/10 "/>
</bind>
</comp>

<comp id="871" class="1004" name="store_ln210_store_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="2" slack="0"/>
<pin id="873" dir="0" index="1" bw="2" slack="0"/>
<pin id="874" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="add_ln211_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="3" slack="1"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/10 "/>
</bind>
</comp>

<comp id="882" class="1004" name="store_ln211_store_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="3" slack="0"/>
<pin id="884" dir="0" index="1" bw="3" slack="0"/>
<pin id="885" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/10 "/>
</bind>
</comp>

<comp id="888" class="1004" name="zext_ln208_2_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="7" slack="1"/>
<pin id="890" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_2/11 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln197_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="7" slack="0"/>
<pin id="895" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197/12 "/>
</bind>
</comp>

<comp id="897" class="1004" name="icmp_ln197_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="7" slack="0"/>
<pin id="899" dir="0" index="1" bw="6" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/12 "/>
</bind>
</comp>

<comp id="903" class="1004" name="vi_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="7" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vi/12 "/>
</bind>
</comp>

<comp id="909" class="1004" name="add_ln198_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="7" slack="0"/>
<pin id="911" dir="0" index="1" bw="9" slack="1"/>
<pin id="912" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln198/12 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln198_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="9" slack="0"/>
<pin id="916" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln198_1/12 "/>
</bind>
</comp>

<comp id="919" class="1004" name="add_ln200_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="2" slack="1"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/12 "/>
</bind>
</comp>

<comp id="924" class="1004" name="store_ln200_store_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="2" slack="0"/>
<pin id="926" dir="0" index="1" bw="2" slack="0"/>
<pin id="927" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/12 "/>
</bind>
</comp>

<comp id="930" class="1004" name="add_ln201_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="3" slack="1"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln201/12 "/>
</bind>
</comp>

<comp id="935" class="1004" name="store_ln201_store_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="3" slack="0"/>
<pin id="937" dir="0" index="1" bw="3" slack="0"/>
<pin id="938" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/12 "/>
</bind>
</comp>

<comp id="941" class="1004" name="zext_ln198_2_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="7" slack="1"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln198_2/13 "/>
</bind>
</comp>

<comp id="946" class="1004" name="zext_ln187_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="7" slack="0"/>
<pin id="948" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/14 "/>
</bind>
</comp>

<comp id="950" class="1004" name="icmp_ln187_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="7" slack="0"/>
<pin id="952" dir="0" index="1" bw="6" slack="0"/>
<pin id="953" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/14 "/>
</bind>
</comp>

<comp id="956" class="1004" name="be_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="7" slack="0"/>
<pin id="958" dir="0" index="1" bw="1" slack="0"/>
<pin id="959" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="be/14 "/>
</bind>
</comp>

<comp id="962" class="1004" name="add_ln188_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="7" slack="0"/>
<pin id="964" dir="0" index="1" bw="9" slack="1"/>
<pin id="965" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188/14 "/>
</bind>
</comp>

<comp id="967" class="1004" name="zext_ln188_1_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="9" slack="0"/>
<pin id="969" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188_1/14 "/>
</bind>
</comp>

<comp id="972" class="1004" name="add_ln190_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="2" slack="1"/>
<pin id="974" dir="0" index="1" bw="1" slack="0"/>
<pin id="975" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln190/14 "/>
</bind>
</comp>

<comp id="977" class="1004" name="store_ln190_store_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="2" slack="0"/>
<pin id="979" dir="0" index="1" bw="2" slack="0"/>
<pin id="980" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/14 "/>
</bind>
</comp>

<comp id="983" class="1004" name="add_ln191_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="3" slack="1"/>
<pin id="985" dir="0" index="1" bw="1" slack="0"/>
<pin id="986" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln191/14 "/>
</bind>
</comp>

<comp id="988" class="1004" name="store_ln191_store_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="3" slack="0"/>
<pin id="990" dir="0" index="1" bw="3" slack="0"/>
<pin id="991" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln191/14 "/>
</bind>
</comp>

<comp id="994" class="1004" name="zext_ln188_2_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="7" slack="1"/>
<pin id="996" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188_2/15 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln177_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="7" slack="0"/>
<pin id="1001" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/16 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="icmp_ln177_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="7" slack="0"/>
<pin id="1005" dir="0" index="1" bw="6" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/16 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="bk_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="7" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bk/16 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="add_ln178_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="7" slack="0"/>
<pin id="1017" dir="0" index="1" bw="9" slack="1"/>
<pin id="1018" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/16 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="zext_ln178_1_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="9" slack="0"/>
<pin id="1022" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_1/16 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="add_ln180_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="2" slack="1"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/16 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="store_ln180_store_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="2" slack="0"/>
<pin id="1032" dir="0" index="1" bw="2" slack="0"/>
<pin id="1033" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/16 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="add_ln181_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="3" slack="1"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/16 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="store_ln181_store_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="3" slack="0"/>
<pin id="1043" dir="0" index="1" bw="3" slack="0"/>
<pin id="1044" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/16 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="zext_ln178_2_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="7" slack="1"/>
<pin id="1049" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_2/17 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="available_spaces_bk_s_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="3" slack="1"/>
<pin id="1060" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_bk_s "/>
</bind>
</comp>

<comp id="1064" class="1005" name="available_spaces_be_s_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="3" slack="1"/>
<pin id="1066" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_be_s "/>
</bind>
</comp>

<comp id="1070" class="1005" name="available_spaces_vi_s_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="3" slack="1"/>
<pin id="1072" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_vi_s "/>
</bind>
</comp>

<comp id="1076" class="1005" name="available_spaces_vo_s_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="3" slack="1"/>
<pin id="1078" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_vo_s "/>
</bind>
</comp>

<comp id="1091" class="1005" name="write_pointer_vo_loa_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="2" slack="1"/>
<pin id="1093" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_vo_loa "/>
</bind>
</comp>

<comp id="1096" class="1005" name="mul_ln164_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="9" slack="1"/>
<pin id="1098" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln164 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="write_pointer_vi_loa_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="2" slack="1"/>
<pin id="1106" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_vi_loa "/>
</bind>
</comp>

<comp id="1109" class="1005" name="mul_ln154_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="9" slack="1"/>
<pin id="1111" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln154 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="write_pointer_be_loa_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="2" slack="1"/>
<pin id="1119" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_be_loa "/>
</bind>
</comp>

<comp id="1122" class="1005" name="mul_ln144_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="9" slack="1"/>
<pin id="1124" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln144 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="write_pointer_bk_loa_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="2" slack="1"/>
<pin id="1132" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_bk_loa "/>
</bind>
</comp>

<comp id="1135" class="1005" name="mul_ln134_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="9" slack="1"/>
<pin id="1137" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln134 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="read_pointer_vo_load_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="2" slack="1"/>
<pin id="1151" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="read_pointer_vo_load "/>
</bind>
</comp>

<comp id="1154" class="1005" name="mul_ln208_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="9" slack="1"/>
<pin id="1156" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln208 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="read_pointer_vi_load_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="2" slack="1"/>
<pin id="1164" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="read_pointer_vi_load "/>
</bind>
</comp>

<comp id="1167" class="1005" name="mul_ln198_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="9" slack="1"/>
<pin id="1169" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln198 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="read_pointer_be_load_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="2" slack="1"/>
<pin id="1177" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="read_pointer_be_load "/>
</bind>
</comp>

<comp id="1180" class="1005" name="mul_ln188_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="9" slack="1"/>
<pin id="1182" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln188 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="read_pointer_bk_load_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="2" slack="1"/>
<pin id="1190" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="read_pointer_bk_load "/>
</bind>
</comp>

<comp id="1193" class="1005" name="mul_ln178_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="9" slack="1"/>
<pin id="1195" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln178 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="vo_1_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="7" slack="0"/>
<pin id="1203" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vo_1 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="inout_frame_addr_7_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="7" slack="1"/>
<pin id="1208" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_7 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="add_ln164_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="9" slack="1"/>
<pin id="1213" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln164 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="vi_1_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="7" slack="0"/>
<pin id="1221" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vi_1 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="inout_frame_addr_6_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="7" slack="1"/>
<pin id="1226" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_6 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="add_ln154_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="9" slack="1"/>
<pin id="1231" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln154 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="be_1_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="7" slack="0"/>
<pin id="1239" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="be_1 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="inout_frame_addr_3_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="7" slack="1"/>
<pin id="1244" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_3 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="add_ln144_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="9" slack="1"/>
<pin id="1249" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln144 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="bk_1_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="7" slack="0"/>
<pin id="1257" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="bk_1 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="inout_frame_addr_1_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="7" slack="1"/>
<pin id="1262" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_1 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="add_ln134_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="9" slack="1"/>
<pin id="1267" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="vo_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="7" slack="0"/>
<pin id="1275" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vo "/>
</bind>
</comp>

<comp id="1278" class="1005" name="edca_fifo_vo_addr_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="9" slack="1"/>
<pin id="1280" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="edca_fifo_vo_addr "/>
</bind>
</comp>

<comp id="1286" class="1005" name="vi_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="7" slack="0"/>
<pin id="1288" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vi "/>
</bind>
</comp>

<comp id="1291" class="1005" name="edca_fifo_vi_addr_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="9" slack="1"/>
<pin id="1293" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="edca_fifo_vi_addr "/>
</bind>
</comp>

<comp id="1299" class="1005" name="be_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="7" slack="0"/>
<pin id="1301" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="be "/>
</bind>
</comp>

<comp id="1304" class="1005" name="edca_fifo_be_addr_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="9" slack="1"/>
<pin id="1306" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="edca_fifo_be_addr "/>
</bind>
</comp>

<comp id="1312" class="1005" name="bk_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="7" slack="0"/>
<pin id="1314" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="bk "/>
</bind>
</comp>

<comp id="1317" class="1005" name="edca_fifo_bk_addr_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="9" slack="1"/>
<pin id="1319" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="edca_fifo_bk_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="48" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="74" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="74" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="119" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="74" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="74" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="119" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="74" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="74" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="119" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="74" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="74" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="119" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="74" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="132" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="221"><net_src comp="213" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="74" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="74" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="154" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="238"><net_src comp="230" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="74" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="252"><net_src comp="4" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="74" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="176" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="255"><net_src comp="247" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="74" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="269"><net_src comp="4" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="74" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="198" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="272"><net_src comp="264" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="64" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="309"><net_src comp="64" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="64" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="328"><net_src comp="321" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="340"><net_src comp="333" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="352"><net_src comp="345" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="356"><net_src comp="64" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="364"><net_src comp="357" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="368"><net_src comp="98" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="40" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="404"><net_src comp="365" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="405"><net_src comp="365" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="406"><net_src comp="365" pin="1"/><net_sink comp="370" pin=4"/></net>

<net id="407"><net_src comp="365" pin="1"/><net_sink comp="370" pin=6"/></net>

<net id="408"><net_src comp="365" pin="1"/><net_sink comp="370" pin=8"/></net>

<net id="409"><net_src comp="365" pin="1"/><net_sink comp="370" pin=10"/></net>

<net id="410"><net_src comp="365" pin="1"/><net_sink comp="370" pin=12"/></net>

<net id="411"><net_src comp="365" pin="1"/><net_sink comp="370" pin=14"/></net>

<net id="412"><net_src comp="365" pin="1"/><net_sink comp="370" pin=16"/></net>

<net id="413"><net_src comp="365" pin="1"/><net_sink comp="370" pin=18"/></net>

<net id="414"><net_src comp="365" pin="1"/><net_sink comp="370" pin=20"/></net>

<net id="415"><net_src comp="365" pin="1"/><net_sink comp="370" pin=22"/></net>

<net id="416"><net_src comp="365" pin="1"/><net_sink comp="370" pin=24"/></net>

<net id="417"><net_src comp="365" pin="1"/><net_sink comp="370" pin=26"/></net>

<net id="418"><net_src comp="365" pin="1"/><net_sink comp="370" pin=28"/></net>

<net id="419"><net_src comp="365" pin="1"/><net_sink comp="370" pin=30"/></net>

<net id="424"><net_src comp="100" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="52" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="100" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="54" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="100" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="100" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="6" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="8" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="10" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="12" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="58" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="432" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="26" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="60" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="452" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="58" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="22" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="448" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="58" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="18" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="60" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="444" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="58" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="14" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="532" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="60" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="456" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="62" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="432" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="36" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="60" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="452" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="62" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="34" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="60" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="448" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="62" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="32" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="60" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="444" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="62" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="30" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="60" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="277" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="640"><net_src comp="277" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="66" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="277" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="72" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="277" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="657"><net_src comp="632" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="52" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="26" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="76" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="669" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="12" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="680" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="687"><net_src comp="288" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="692"><net_src comp="288" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="66" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="288" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="72" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="288" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="709"><net_src comp="684" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="52" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="22" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="76" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="10" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="739"><net_src comp="299" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="299" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="66" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="299" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="72" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="299" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="761"><net_src comp="736" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="52" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="771"><net_src comp="762" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="18" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="76" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="773" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="8" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="787"><net_src comp="784" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="791"><net_src comp="310" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="310" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="66" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="310" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="72" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="310" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="813"><net_src comp="788" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="818"><net_src comp="52" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="814" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="14" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="76" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="825" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="6" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="839"><net_src comp="836" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="843"><net_src comp="321" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="321" pin="4"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="66" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="321" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="72" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="840" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="856" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="870"><net_src comp="52" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="875"><net_src comp="866" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="36" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="88" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="886"><net_src comp="877" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="12" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="891"><net_src comp="317" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="896"><net_src comp="333" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="901"><net_src comp="333" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="66" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="333" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="72" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="893" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="909" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="923"><net_src comp="52" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="928"><net_src comp="919" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="34" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="88" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="930" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="10" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="944"><net_src comp="329" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="949"><net_src comp="345" pin="4"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="345" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="66" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="960"><net_src comp="345" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="72" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="946" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="962" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="976"><net_src comp="52" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="981"><net_src comp="972" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="32" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="88" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="992"><net_src comp="983" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="8" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="997"><net_src comp="341" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1002"><net_src comp="357" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="357" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="66" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="357" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="72" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="999" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="1015" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1029"><net_src comp="52" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="1025" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="30" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="88" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="1036" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="6" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1050"><net_src comp="353" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1061"><net_src comp="444" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1067"><net_src comp="448" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1069"><net_src comp="1064" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1073"><net_src comp="452" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1079"><net_src comp="456" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1094"><net_src comp="472" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1099"><net_src comp="480" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1107"><net_src comp="492" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1112"><net_src comp="500" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="1120"><net_src comp="512" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1125"><net_src comp="520" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1133"><net_src comp="532" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1138"><net_src comp="540" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1152"><net_src comp="558" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1157"><net_src comp="566" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1165"><net_src comp="578" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1170"><net_src comp="586" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1178"><net_src comp="598" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1183"><net_src comp="606" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1191"><net_src comp="618" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1196"><net_src comp="626" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1204"><net_src comp="642" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1209"><net_src comp="112" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="1214"><net_src comp="653" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1222"><net_src comp="694" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1227"><net_src comp="139" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="1232"><net_src comp="705" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1240"><net_src comp="746" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1245"><net_src comp="161" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="1250"><net_src comp="757" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1258"><net_src comp="798" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1263"><net_src comp="183" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="1268"><net_src comp="809" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1276"><net_src comp="850" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1281"><net_src comp="205" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1289"><net_src comp="903" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1294"><net_src comp="222" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1302"><net_src comp="956" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1307"><net_src comp="239" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1315"><net_src comp="1009" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1320"><net_src comp="256" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="198" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout_frame | {11 13 15 17 }
	Port: available_spaces_bk | {8 16 }
	Port: available_spaces_be | {6 14 }
	Port: available_spaces_vi | {4 12 }
	Port: available_spaces_vo | {2 10 }
	Port: write_pointer_bk | {8 }
	Port: edca_fifo_bk | {9 }
	Port: write_pointer_be | {6 }
	Port: edca_fifo_be | {7 }
	Port: write_pointer_vi | {4 }
	Port: edca_fifo_vi | {5 }
	Port: write_pointer_vo | {2 }
	Port: edca_fifo_vo | {3 }
	Port: read_pointer_bk | {16 }
	Port: read_pointer_be | {14 }
	Port: read_pointer_vi | {12 }
	Port: read_pointer_vo | {10 }
 - Input state : 
	Port: enqueue_dequeue_frame : operation | {1 }
	Port: enqueue_dequeue_frame : ac | {1 }
	Port: enqueue_dequeue_frame : inout_frame | {2 3 4 5 6 7 8 9 }
	Port: enqueue_dequeue_frame : available_spaces_bk | {1 }
	Port: enqueue_dequeue_frame : available_spaces_be | {1 }
	Port: enqueue_dequeue_frame : available_spaces_vi | {1 }
	Port: enqueue_dequeue_frame : available_spaces_vo | {1 }
	Port: enqueue_dequeue_frame : write_pointer_bk | {1 }
	Port: enqueue_dequeue_frame : edca_fifo_bk | {16 17 }
	Port: enqueue_dequeue_frame : write_pointer_be | {1 }
	Port: enqueue_dequeue_frame : edca_fifo_be | {14 15 }
	Port: enqueue_dequeue_frame : write_pointer_vi | {1 }
	Port: enqueue_dequeue_frame : edca_fifo_vi | {12 13 }
	Port: enqueue_dequeue_frame : write_pointer_vo | {1 }
	Port: enqueue_dequeue_frame : edca_fifo_vo | {10 11 }
	Port: enqueue_dequeue_frame : read_pointer_bk | {1 }
	Port: enqueue_dequeue_frame : read_pointer_be | {1 }
	Port: enqueue_dequeue_frame : read_pointer_vi | {1 }
	Port: enqueue_dequeue_frame : read_pointer_vo | {1 }
  - Chain level:
	State 1
		br_ln129 : 1
		br_ln139 : 1
		br_ln149 : 1
		icmp_ln160_1 : 1
		or_ln160 : 2
		br_ln159 : 2
		zext_ln164 : 1
		mul_ln164 : 2
		icmp_ln150 : 1
		br_ln150 : 2
		zext_ln154 : 1
		mul_ln154 : 2
		icmp_ln140 : 1
		br_ln140 : 2
		zext_ln144 : 1
		mul_ln144 : 2
		icmp_ln130 : 1
		br_ln130 : 2
		zext_ln134 : 1
		mul_ln134 : 2
		br_ln173 : 1
		br_ln183 : 1
		br_ln193 : 1
		icmp_ln204_1 : 1
		or_ln204 : 2
		br_ln203 : 2
		zext_ln208 : 1
		mul_ln208 : 2
		icmp_ln194 : 1
		br_ln194 : 2
		zext_ln198 : 1
		mul_ln198 : 2
		icmp_ln184 : 1
		br_ln184 : 2
		zext_ln188 : 1
		mul_ln188 : 2
		icmp_ln174 : 1
		br_ln174 : 2
		zext_ln178 : 1
		mul_ln178 : 2
	State 2
		zext_ln163 : 1
		icmp_ln163 : 1
		vo_1 : 1
		br_ln163 : 2
		zext_ln164_1 : 1
		inout_frame_addr_7 : 2
		inout_frame_load_3 : 3
		add_ln164 : 2
		store_ln166 : 1
		store_ln167 : 1
	State 3
		edca_fifo_vo_addr_1 : 1
		store_ln164 : 2
	State 4
		zext_ln153 : 1
		icmp_ln153 : 1
		vi_1 : 1
		br_ln153 : 2
		zext_ln154_1 : 1
		inout_frame_addr_6 : 2
		inout_frame_load_2 : 3
		add_ln154 : 2
		store_ln156 : 1
		store_ln157 : 1
	State 5
		edca_fifo_vi_addr_1 : 1
		store_ln154 : 2
	State 6
		zext_ln143 : 1
		icmp_ln143 : 1
		be_1 : 1
		br_ln143 : 2
		zext_ln144_1 : 1
		inout_frame_addr_3 : 2
		inout_frame_load_1 : 3
		add_ln144 : 2
		store_ln146 : 1
		store_ln147 : 1
	State 7
		edca_fifo_be_addr_1 : 1
		store_ln144 : 2
	State 8
		zext_ln133 : 1
		icmp_ln133 : 1
		bk_1 : 1
		br_ln133 : 2
		zext_ln134_1 : 1
		inout_frame_addr_1 : 2
		inout_frame_load : 3
		add_ln134 : 2
		store_ln136 : 1
		store_ln137 : 1
	State 9
		edca_fifo_bk_addr_1 : 1
		store_ln134 : 2
	State 10
		zext_ln207 : 1
		icmp_ln207 : 1
		vo : 1
		br_ln207 : 2
		add_ln208 : 2
		zext_ln208_1 : 3
		edca_fifo_vo_addr : 4
		edca_fifo_vo_load : 5
		store_ln210 : 1
		store_ln211 : 1
	State 11
		inout_frame_addr_5 : 1
		store_ln208 : 2
	State 12
		zext_ln197 : 1
		icmp_ln197 : 1
		vi : 1
		br_ln197 : 2
		add_ln198 : 2
		zext_ln198_1 : 3
		edca_fifo_vi_addr : 4
		edca_fifo_vi_load : 5
		store_ln200 : 1
		store_ln201 : 1
	State 13
		inout_frame_addr_4 : 1
		store_ln198 : 2
	State 14
		zext_ln187 : 1
		icmp_ln187 : 1
		be : 1
		br_ln187 : 2
		add_ln188 : 2
		zext_ln188_1 : 3
		edca_fifo_be_addr : 4
		edca_fifo_be_load : 5
		store_ln190 : 1
		store_ln191 : 1
	State 15
		inout_frame_addr_2 : 1
		store_ln188 : 2
	State 16
		zext_ln177 : 1
		icmp_ln177 : 1
		bk : 1
		br_ln177 : 2
		add_ln178 : 2
		zext_ln178_1 : 3
		edca_fifo_bk_addr : 4
		edca_fifo_bk_load : 5
		store_ln180 : 1
		store_ln181 : 1
	State 17
		inout_frame_addr : 1
		store_ln178 : 2
	State 18
		ret_ln219 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         vo_1_fu_642        |    0    |    0    |    15   |
|          |      add_ln164_fu_653      |    0    |    0    |    16   |
|          |      add_ln166_fu_658      |    0    |    0    |    10   |
|          |      add_ln167_fu_669      |    0    |    0    |    12   |
|          |         vi_1_fu_694        |    0    |    0    |    15   |
|          |      add_ln154_fu_705      |    0    |    0    |    16   |
|          |      add_ln156_fu_710      |    0    |    0    |    10   |
|          |      add_ln157_fu_721      |    0    |    0    |    12   |
|          |         be_1_fu_746        |    0    |    0    |    15   |
|          |      add_ln144_fu_757      |    0    |    0    |    16   |
|          |      add_ln146_fu_762      |    0    |    0    |    10   |
|          |      add_ln147_fu_773      |    0    |    0    |    12   |
|          |         bk_1_fu_798        |    0    |    0    |    15   |
|          |      add_ln134_fu_809      |    0    |    0    |    16   |
|          |      add_ln136_fu_814      |    0    |    0    |    10   |
|    add   |      add_ln137_fu_825      |    0    |    0    |    12   |
|          |          vo_fu_850         |    0    |    0    |    15   |
|          |      add_ln208_fu_856      |    0    |    0    |    16   |
|          |      add_ln210_fu_866      |    0    |    0    |    10   |
|          |      add_ln211_fu_877      |    0    |    0    |    12   |
|          |          vi_fu_903         |    0    |    0    |    15   |
|          |      add_ln198_fu_909      |    0    |    0    |    16   |
|          |      add_ln200_fu_919      |    0    |    0    |    10   |
|          |      add_ln201_fu_930      |    0    |    0    |    12   |
|          |          be_fu_956         |    0    |    0    |    15   |
|          |      add_ln188_fu_962      |    0    |    0    |    16   |
|          |      add_ln190_fu_972      |    0    |    0    |    10   |
|          |      add_ln191_fu_983      |    0    |    0    |    12   |
|          |         bk_fu_1009         |    0    |    0    |    15   |
|          |      add_ln178_fu_1015     |    0    |    0    |    16   |
|          |      add_ln180_fu_1025     |    0    |    0    |    10   |
|          |      add_ln181_fu_1036     |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|          |      mul_ln164_fu_480      |    0    |    0    |    42   |
|          |      mul_ln154_fu_500      |    0    |    0    |    42   |
|          |      mul_ln144_fu_520      |    0    |    0    |    42   |
|    mul   |      mul_ln134_fu_540      |    0    |    0    |    42   |
|          |      mul_ln208_fu_566      |    0    |    0    |    42   |
|          |      mul_ln198_fu_586      |    0    |    0    |    42   |
|          |      mul_ln188_fu_606      |    0    |    0    |    42   |
|          |      mul_ln178_fu_626      |    0    |    0    |    42   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_420         |    0    |    0    |    8    |
|          |         grp_fu_426         |    0    |    0    |    8    |
|          |         grp_fu_432         |    0    |    0    |    8    |
|          |      icmp_ln173_fu_438     |    0    |    0    |    8    |
|          |     icmp_ln160_1_fu_460    |    0    |    0    |    9    |
|          |      icmp_ln150_fu_486     |    0    |    0    |    9    |
|          |      icmp_ln140_fu_506     |    0    |    0    |    9    |
|          |      icmp_ln130_fu_526     |    0    |    0    |    9    |
|          |     icmp_ln204_1_fu_546    |    0    |    0    |    9    |
|   icmp   |      icmp_ln194_fu_572     |    0    |    0    |    9    |
|          |      icmp_ln184_fu_592     |    0    |    0    |    9    |
|          |      icmp_ln174_fu_612     |    0    |    0    |    9    |
|          |      icmp_ln163_fu_636     |    0    |    0    |    11   |
|          |      icmp_ln153_fu_688     |    0    |    0    |    11   |
|          |      icmp_ln143_fu_740     |    0    |    0    |    11   |
|          |      icmp_ln133_fu_792     |    0    |    0    |    11   |
|          |      icmp_ln207_fu_844     |    0    |    0    |    11   |
|          |      icmp_ln197_fu_897     |    0    |    0    |    11   |
|          |      icmp_ln187_fu_950     |    0    |    0    |    11   |
|          |     icmp_ln177_fu_1003     |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln160_fu_466      |    0    |    0    |    2    |
|          |       or_ln204_fu_552      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   |     ac_read_read_fu_100    |    0    |    0    |    0    |
|          | operation_read_read_fu_106 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln164_fu_476     |    0    |    0    |    0    |
|          |      zext_ln154_fu_496     |    0    |    0    |    0    |
|          |      zext_ln144_fu_516     |    0    |    0    |    0    |
|          |      zext_ln134_fu_536     |    0    |    0    |    0    |
|          |      zext_ln208_fu_562     |    0    |    0    |    0    |
|          |      zext_ln198_fu_582     |    0    |    0    |    0    |
|          |      zext_ln188_fu_602     |    0    |    0    |    0    |
|          |      zext_ln178_fu_622     |    0    |    0    |    0    |
|          |      zext_ln163_fu_632     |    0    |    0    |    0    |
|          |     zext_ln164_1_fu_648    |    0    |    0    |    0    |
|          |     zext_ln164_2_fu_680    |    0    |    0    |    0    |
|          |      zext_ln153_fu_684     |    0    |    0    |    0    |
|          |     zext_ln154_1_fu_700    |    0    |    0    |    0    |
|          |     zext_ln154_2_fu_732    |    0    |    0    |    0    |
|          |      zext_ln143_fu_736     |    0    |    0    |    0    |
|   zext   |     zext_ln144_1_fu_752    |    0    |    0    |    0    |
|          |     zext_ln144_2_fu_784    |    0    |    0    |    0    |
|          |      zext_ln133_fu_788     |    0    |    0    |    0    |
|          |     zext_ln134_1_fu_804    |    0    |    0    |    0    |
|          |     zext_ln134_2_fu_836    |    0    |    0    |    0    |
|          |      zext_ln207_fu_840     |    0    |    0    |    0    |
|          |     zext_ln208_1_fu_861    |    0    |    0    |    0    |
|          |     zext_ln208_2_fu_888    |    0    |    0    |    0    |
|          |      zext_ln197_fu_893     |    0    |    0    |    0    |
|          |     zext_ln198_1_fu_914    |    0    |    0    |    0    |
|          |     zext_ln198_2_fu_941    |    0    |    0    |    0    |
|          |      zext_ln187_fu_946     |    0    |    0    |    0    |
|          |     zext_ln188_1_fu_967    |    0    |    0    |    0    |
|          |     zext_ln188_2_fu_994    |    0    |    0    |    0    |
|          |      zext_ln177_fu_999     |    0    |    0    |    0    |
|          |    zext_ln178_1_fu_1020    |    0    |    0    |    0    |
|          |    zext_ln178_2_fu_1047    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |    0    |   956   |
|----------|----------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|edca_fifo_be|    1   |    0   |    0   |    0   |
|edca_fifo_bk|    1   |    0   |    0   |    0   |
|edca_fifo_vi|    1   |    0   |    0   |    0   |
|edca_fifo_vo|    1   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    4   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln134_reg_1265      |    9   |
|      add_ln144_reg_1247      |    9   |
|      add_ln154_reg_1229      |    9   |
|      add_ln164_reg_1211      |    9   |
|available_spaces_be_s_reg_1064|    3   |
|available_spaces_bk_s_reg_1058|    3   |
|available_spaces_vi_s_reg_1070|    3   |
|available_spaces_vo_s_reg_1076|    3   |
|         be2_0_reg_341        |    7   |
|         be_0_reg_295         |    7   |
|         be_1_reg_1237        |    7   |
|          be_reg_1299         |    7   |
|         bk1_0_reg_353        |    7   |
|         bk_0_reg_306         |    7   |
|         bk_1_reg_1255        |    7   |
|          bk_reg_1312         |    7   |
|  edca_fifo_be_addr_reg_1304  |    9   |
|  edca_fifo_bk_addr_reg_1317  |    9   |
|  edca_fifo_vi_addr_reg_1291  |    9   |
|  edca_fifo_vo_addr_reg_1278  |    9   |
|  inout_frame_addr_1_reg_1260 |    7   |
|  inout_frame_addr_3_reg_1242 |    7   |
|  inout_frame_addr_6_reg_1224 |    7   |
|  inout_frame_addr_7_reg_1206 |    7   |
|      mul_ln134_reg_1135      |    9   |
|      mul_ln144_reg_1122      |    9   |
|      mul_ln154_reg_1109      |    9   |
|      mul_ln164_reg_1096      |    9   |
|      mul_ln178_reg_1193      |    9   |
|      mul_ln188_reg_1180      |    9   |
|      mul_ln198_reg_1167      |    9   |
|      mul_ln208_reg_1154      |    9   |
|          p_0_reg_365         |    1   |
| read_pointer_be_load_reg_1175|    2   |
| read_pointer_bk_load_reg_1188|    2   |
| read_pointer_vi_load_reg_1162|    2   |
| read_pointer_vo_load_reg_1149|    2   |
|         vi3_0_reg_329        |    7   |
|         vi_0_reg_284         |    7   |
|         vi_1_reg_1219        |    7   |
|          vi_reg_1286         |    7   |
|         vo4_0_reg_317        |    7   |
|         vo_0_reg_273         |    7   |
|         vo_1_reg_1201        |    7   |
|          vo_reg_1273         |    7   |
| write_pointer_be_loa_reg_1117|    2   |
| write_pointer_bk_loa_reg_1130|    2   |
| write_pointer_vi_loa_reg_1104|    2   |
| write_pointer_vo_loa_reg_1091|    2   |
+------------------------------+--------+
|             Total            |   313  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |  12  |   7  |   84   ||    53   |
| grp_access_fu_119 |  p1  |   4  |   8  |   32   ||    21   |
| grp_access_fu_132 |  p0  |   3  |   9  |   27   ||    15   |
| grp_access_fu_154 |  p0  |   3  |   9  |   27   ||    15   |
| grp_access_fu_176 |  p0  |   3  |   9  |   27   ||    15   |
| grp_access_fu_198 |  p0  |   3  |   9  |   27   ||    15   |
|   vo4_0_reg_317   |  p0  |   2  |   7  |   14   ||    9    |
|   vi3_0_reg_329   |  p0  |   2  |   7  |   14   ||    9    |
|   be2_0_reg_341   |  p0  |   2  |   7  |   14   ||    9    |
|   bk1_0_reg_353   |  p0  |   2  |   7  |   14   ||    9    |
|    p_0_reg_365    |  p0  |   2  |   1  |    2   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   282  || 18.9045 ||   170   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |    0   |   956  |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   18   |    -   |   170  |    -   |
|  Register |    -   |    -   |    -   |   313  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   18   |   313  |  1126  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
