

================================================================
== Vitis HLS Report for 'yolo_max_pool_top'
================================================================
* Date:           Mon Nov 18 23:58:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_max_pool_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2076688|  2076688|  20.767 ms|  20.767 ms|  2076689|  2076689|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                                             |                                                                                  |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                           Instance                                          |                                      Module                                      |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568  |yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS  |  2076679|  2076679|  20.767 ms|  20.767 ms|  2076679|  2076679|       no|
        +---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%stride_read = read i2 @_ssdm_op_Read.s_axilite.i2, i2 %stride"   --->   Operation 11 'read' 'stride_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%input_fold_ch_read = read i4 @_ssdm_op_Read.s_axilite.i4, i4 %input_fold_ch"   --->   Operation 12 'read' 'input_fold_ch_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%input_w_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %input_w"   --->   Operation 13 'read' 'input_w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%input_h_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %input_h"   --->   Operation 14 'read' 'input_h_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%output_w_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %output_w"   --->   Operation 15 'read' 'output_w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%output_h_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %output_h"   --->   Operation 16 'read' 'output_h_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%line_buff_group_0_val_V = alloca i64 1" [src/yolo_max_pool.cpp:19]   --->   Operation 17 'alloca' 'line_buff_group_0_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%line_buff_group_0_val_V_1 = alloca i64 1" [src/yolo_max_pool.cpp:19]   --->   Operation 18 'alloca' 'line_buff_group_0_val_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%line_buff_group_1_val_V = alloca i64 1" [src/yolo_max_pool.cpp:20]   --->   Operation 19 'alloca' 'line_buff_group_1_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%line_buff_group_1_val_V_1 = alloca i64 1" [src/yolo_max_pool.cpp:20]   --->   Operation 20 'alloca' 'line_buff_group_1_val_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%line_buff_group_2_val_V = alloca i64 1" [src/yolo_max_pool.cpp:21]   --->   Operation 21 'alloca' 'line_buff_group_2_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%line_buff_group_2_val_V_1 = alloca i64 1" [src/yolo_max_pool.cpp:21]   --->   Operation 22 'alloca' 'line_buff_group_2_val_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%line_buff_group_3_val_V = alloca i64 1" [src/yolo_max_pool.cpp:22]   --->   Operation 23 'alloca' 'line_buff_group_3_val_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%line_buff_group_3_val_V_1 = alloca i64 1" [src/yolo_max_pool.cpp:22]   --->   Operation 24 'alloca' 'line_buff_group_3_val_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3344> <RAM>

State 2 <SV = 1> <Delay = 6.69>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i2 %stride_read" [src/yolo_max_pool.cpp:4]   --->   Operation 25 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i4 %input_fold_ch_read" [src/yolo_max_pool.cpp:4]   --->   Operation 26 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.34ns)   --->   "%mul_ln4 = mul i6 %zext_ln4, i6 %zext_ln4_1" [src/yolo_max_pool.cpp:4]   --->   Operation 27 'mul' 'mul_ln4' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln4_2 = zext i9 %output_w_read" [src/yolo_max_pool.cpp:4]   --->   Operation 28 'zext' 'zext_ln4_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln4_3 = zext i6 %mul_ln4" [src/yolo_max_pool.cpp:4]   --->   Operation 29 'zext' 'zext_ln4_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (4.35ns)   --->   "%mul_ln4_1 = mul i15 %zext_ln4_2, i15 %zext_ln4_3" [src/yolo_max_pool.cpp:4]   --->   Operation 30 'mul' 'mul_ln4_1' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.59>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln4_4 = zext i2 %stride_read" [src/yolo_max_pool.cpp:4]   --->   Operation 32 'zext' 'zext_ln4_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln4_5 = zext i15 %mul_ln4_1" [src/yolo_max_pool.cpp:4]   --->   Operation 33 'zext' 'zext_ln4_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (5.59ns)   --->   "%mul_ln4_2 = mul i17 %zext_ln4_4, i17 %zext_ln4_5" [src/yolo_max_pool.cpp:4]   --->   Operation 34 'mul' 'mul_ln4_2' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln4_6 = zext i9 %output_h_read" [src/yolo_max_pool.cpp:4]   --->   Operation 35 'zext' 'zext_ln4_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln4_7 = zext i17 %mul_ln4_2" [src/yolo_max_pool.cpp:4]   --->   Operation 36 'zext' 'zext_ln4_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln4_3 = mul i26 %zext_ln4_6, i26 %zext_ln4_7" [src/yolo_max_pool.cpp:4]   --->   Operation 37 'mul' 'mul_ln4_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 38 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln4_3 = mul i26 %zext_ln4_6, i26 %zext_ln4_7" [src/yolo_max_pool.cpp:4]   --->   Operation 38 'mul' 'mul_ln4_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 39 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln4_3 = mul i26 %zext_ln4_6, i26 %zext_ln4_7" [src/yolo_max_pool.cpp:4]   --->   Operation 39 'mul' 'mul_ln4_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.31>
ST_7 : Operation 40 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln4_3 = mul i26 %zext_ln4_6, i26 %zext_ln4_7" [src/yolo_max_pool.cpp:4]   --->   Operation 40 'mul' 'mul_ln4_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 41 [1/1] (1.42ns)   --->   "%icmp_ln1027_1 = icmp_eq  i6 %mul_ln4, i6 0"   --->   Operation 41 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [1/1] (2.31ns)   --->   "%icmp_ln1027_2 = icmp_eq  i15 %mul_ln4_1, i15 0"   --->   Operation 42 'icmp' 'icmp_ln1027_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.59>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%stride_cast = zext i2 %stride_read"   --->   Operation 43 'zext' 'stride_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (1.56ns)   --->   "%sub_i_i270 = add i3 %stride_cast, i3 7"   --->   Operation 44 'add' 'sub_i_i270' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%output_h_cast = zext i9 %output_h_read"   --->   Operation 45 'zext' 'output_h_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (1.82ns)   --->   "%sub_i_i87 = add i10 %output_h_cast, i10 1023"   --->   Operation 46 'add' 'sub_i_i87' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%output_w_cast = zext i9 %output_w_read"   --->   Operation 47 'zext' 'output_w_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (1.82ns)   --->   "%sub_i_i56 = add i10 %output_w_cast, i10 1023"   --->   Operation 48 'add' 'sub_i_i56' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%input_fold_ch_cast = zext i4 %input_fold_ch_read"   --->   Operation 49 'zext' 'input_fold_ch_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (1.73ns)   --->   "%sub_i_i = add i5 %input_fold_ch_cast, i5 31"   --->   Operation 50 'add' 'sub_i_i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (1.13ns)   --->   "%notlhs1_mid1182 = icmp_ne  i3 %sub_i_i270, i3 0"   --->   Operation 51 'icmp' 'notlhs1_mid1182' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (1.77ns)   --->   "%notrhs_mid1192 = icmp_eq  i10 %sub_i_i56, i10 0"   --->   Operation 52 'icmp' 'notrhs_mid1192' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (1.66ns)   --->   "%cmp_i_i606_not_mid1214 = icmp_eq  i9 %input_w_read, i9 0"   --->   Operation 53 'icmp' 'cmp_i_i606_not_mid1214' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (1.30ns)   --->   "%icmp_ln1027 = icmp_eq  i4 %input_fold_ch_read, i4 0"   --->   Operation 54 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln4 = call void @yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS, i2 %stride_read, i10 %sub_i_i87, i9 %input_h_read, i3 %sub_i_i270, i10 %sub_i_i56, i9 %input_w_read, i26 %mul_ln4_3, i17 %mul_ln4_2, i1 %notlhs1_mid1182, i1 %notrhs_mid1192, i1 %cmp_i_i606_not_mid1214, i4 %input_fold_ch_read, i1 %icmp_ln1027, i6 %mul_ln4, i1 %icmp_ln1027_1, i15 %mul_ln4_1, i1 %icmp_ln1027_2, i16 %line_buff_group_0_val_V, i16 %line_buff_group_0_val_V_1, i16 %line_buff_group_1_val_V, i16 %line_buff_group_1_val_V_1, i16 %line_buff_group_2_val_V, i16 %line_buff_group_2_val_V_1, i16 %line_buff_group_3_val_V, i16 %line_buff_group_3_val_V_1, i112 %inStream, i5 %sub_i_i, i112 %outStream" [src/yolo_max_pool.cpp:4]   --->   Operation 55 'call' 'call_ln4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.23>
ST_9 : Operation 56 [1/2] (3.23ns)   --->   "%call_ln4 = call void @yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS, i2 %stride_read, i10 %sub_i_i87, i9 %input_h_read, i3 %sub_i_i270, i10 %sub_i_i56, i9 %input_w_read, i26 %mul_ln4_3, i17 %mul_ln4_2, i1 %notlhs1_mid1182, i1 %notrhs_mid1192, i1 %cmp_i_i606_not_mid1214, i4 %input_fold_ch_read, i1 %icmp_ln1027, i6 %mul_ln4, i1 %icmp_ln1027_1, i15 %mul_ln4_1, i1 %icmp_ln1027_2, i16 %line_buff_group_0_val_V, i16 %line_buff_group_0_val_V_1, i16 %line_buff_group_1_val_V, i16 %line_buff_group_1_val_V_1, i16 %line_buff_group_2_val_V, i16 %line_buff_group_2_val_V_1, i16 %line_buff_group_3_val_V, i16 %line_buff_group_3_val_V_1, i112 %inStream, i5 %sub_i_i, i112 %outStream" [src/yolo_max_pool.cpp:4]   --->   Operation 56 'call' 'call_ln4' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [src/yolo_max_pool.cpp:4]   --->   Operation 57 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %inStream, void @empty, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i112 %inStream"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i112 %outStream, void @empty, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i112 %outStream"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %output_h"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_h, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_h, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %output_w"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_w, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_w, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %input_h"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_h, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_h, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %input_w"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_w, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_w, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_fold_ch"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %input_fold_ch, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %input_fold_ch, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %stride"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %stride, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %stride, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 81 'getelementptr' 'line_buff_group_0_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_1 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 82 'getelementptr' 'line_buff_group_0_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_2 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 83 'getelementptr' 'line_buff_group_0_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_3 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 84 'getelementptr' 'line_buff_group_0_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_4 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 85 'getelementptr' 'line_buff_group_0_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_5 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 86 'getelementptr' 'line_buff_group_0_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_addr_6 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 87 'getelementptr' 'line_buff_group_0_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 88 'getelementptr' 'line_buff_group_0_val_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_1 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 89 'getelementptr' 'line_buff_group_0_val_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_2 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 90 'getelementptr' 'line_buff_group_0_val_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_3 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 91 'getelementptr' 'line_buff_group_0_val_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_4 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 92 'getelementptr' 'line_buff_group_0_val_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_5 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 93 'getelementptr' 'line_buff_group_0_val_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%line_buff_group_0_val_V_2_addr_6 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 94 'getelementptr' 'line_buff_group_0_val_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 95 'getelementptr' 'line_buff_group_1_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_1 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 96 'getelementptr' 'line_buff_group_1_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_2 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 97 'getelementptr' 'line_buff_group_1_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_3 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 98 'getelementptr' 'line_buff_group_1_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_4 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 99 'getelementptr' 'line_buff_group_1_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_5 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 100 'getelementptr' 'line_buff_group_1_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_addr_6 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 101 'getelementptr' 'line_buff_group_1_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 102 'getelementptr' 'line_buff_group_1_val_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_1 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 103 'getelementptr' 'line_buff_group_1_val_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_2 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 104 'getelementptr' 'line_buff_group_1_val_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_3 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 105 'getelementptr' 'line_buff_group_1_val_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_4 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 106 'getelementptr' 'line_buff_group_1_val_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_5 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 107 'getelementptr' 'line_buff_group_1_val_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%line_buff_group_1_val_V_2_addr_6 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 108 'getelementptr' 'line_buff_group_1_val_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 109 'getelementptr' 'line_buff_group_2_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_1 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 110 'getelementptr' 'line_buff_group_2_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_2 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 111 'getelementptr' 'line_buff_group_2_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_3 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 112 'getelementptr' 'line_buff_group_2_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_4 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 113 'getelementptr' 'line_buff_group_2_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_5 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 114 'getelementptr' 'line_buff_group_2_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_addr_6 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 115 'getelementptr' 'line_buff_group_2_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 116 'getelementptr' 'line_buff_group_2_val_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_1 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 117 'getelementptr' 'line_buff_group_2_val_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_2 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 118 'getelementptr' 'line_buff_group_2_val_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_3 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 119 'getelementptr' 'line_buff_group_2_val_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_4 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 120 'getelementptr' 'line_buff_group_2_val_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_5 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 121 'getelementptr' 'line_buff_group_2_val_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%line_buff_group_2_val_V_2_addr_6 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 122 'getelementptr' 'line_buff_group_2_val_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 123 'getelementptr' 'line_buff_group_3_val_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_1 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 124 'getelementptr' 'line_buff_group_3_val_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_2 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 125 'getelementptr' 'line_buff_group_3_val_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_3 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 126 'getelementptr' 'line_buff_group_3_val_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_4 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 127 'getelementptr' 'line_buff_group_3_val_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_5 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 128 'getelementptr' 'line_buff_group_3_val_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_addr_6 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 129 'getelementptr' 'line_buff_group_3_val_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 418" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 130 'getelementptr' 'line_buff_group_3_val_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_1 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 836" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 131 'getelementptr' 'line_buff_group_3_val_V_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_2 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 1254" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 132 'getelementptr' 'line_buff_group_3_val_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_3 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 1672" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 133 'getelementptr' 'line_buff_group_3_val_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_4 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 2090" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 134 'getelementptr' 'line_buff_group_3_val_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_5 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 2508" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 135 'getelementptr' 'line_buff_group_3_val_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%line_buff_group_3_val_V_2_addr_6 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 2926" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:701]   --->   Operation 136 'getelementptr' 'line_buff_group_3_val_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 137 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 138 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 139 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 140 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 141 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 142 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 143 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 144 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 145 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 146 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 147 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 148 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 149 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 150 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 151 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 152 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 153 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 154 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 155 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 156 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 157 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 158 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 159 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 160 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 161 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 162 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 163 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 164 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 165 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 166 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 167 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 168 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 169 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 170 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 171 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 172 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 173 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 174 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 175 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 176 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 177 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 178 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 179 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 180 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 181 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 182 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 183 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 184 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 185 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 186 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 187 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 188 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 189 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 190 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 191 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 192 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 193 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 194 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 195 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 196 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 197 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 198 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 199 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615" [/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:731]   --->   Operation 200 'specmemcore' 'specmemcore_ln731' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [src/yolo_max_pool.cpp:126]   --->   Operation 201 'ret' 'ret_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fold_ch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stride_read                      (read         ) [ 00111111110]
input_fold_ch_read               (read         ) [ 00111111110]
input_w_read                     (read         ) [ 00111111110]
input_h_read                     (read         ) [ 00111111110]
output_w_read                    (read         ) [ 00111111100]
output_h_read                    (read         ) [ 00111111100]
line_buff_group_0_val_V          (alloca       ) [ 00111111111]
line_buff_group_0_val_V_1        (alloca       ) [ 00111111111]
line_buff_group_1_val_V          (alloca       ) [ 00111111111]
line_buff_group_1_val_V_1        (alloca       ) [ 00111111111]
line_buff_group_2_val_V          (alloca       ) [ 00111111111]
line_buff_group_2_val_V_1        (alloca       ) [ 00111111111]
line_buff_group_3_val_V          (alloca       ) [ 00111111111]
line_buff_group_3_val_V_1        (alloca       ) [ 00111111111]
zext_ln4                         (zext         ) [ 00000000000]
zext_ln4_1                       (zext         ) [ 00000000000]
mul_ln4                          (mul          ) [ 00011111110]
zext_ln4_2                       (zext         ) [ 00000000000]
zext_ln4_3                       (zext         ) [ 00000000000]
mul_ln4_1                        (mul          ) [ 00011111110]
empty                            (wait         ) [ 00000000000]
zext_ln4_4                       (zext         ) [ 00000000000]
zext_ln4_5                       (zext         ) [ 00000000000]
mul_ln4_2                        (mul          ) [ 00001111110]
zext_ln4_6                       (zext         ) [ 00000111000]
zext_ln4_7                       (zext         ) [ 00000111000]
mul_ln4_3                        (mul          ) [ 00000000110]
icmp_ln1027_1                    (icmp         ) [ 00000000110]
icmp_ln1027_2                    (icmp         ) [ 00000000110]
stride_cast                      (zext         ) [ 00000000000]
sub_i_i270                       (add          ) [ 00000000010]
output_h_cast                    (zext         ) [ 00000000000]
sub_i_i87                        (add          ) [ 00000000010]
output_w_cast                    (zext         ) [ 00000000000]
sub_i_i56                        (add          ) [ 00000000010]
input_fold_ch_cast               (zext         ) [ 00000000000]
sub_i_i                          (add          ) [ 00000000010]
notlhs1_mid1182                  (icmp         ) [ 00000000010]
notrhs_mid1192                   (icmp         ) [ 00000000010]
cmp_i_i606_not_mid1214           (icmp         ) [ 00000000010]
icmp_ln1027                      (icmp         ) [ 00000000010]
call_ln4                         (call         ) [ 00000000000]
spectopmodule_ln4                (spectopmodule) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specbitsmap_ln0                  (specbitsmap  ) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specbitsmap_ln0                  (specbitsmap  ) [ 00000000000]
specbitsmap_ln0                  (specbitsmap  ) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specbitsmap_ln0                  (specbitsmap  ) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specbitsmap_ln0                  (specbitsmap  ) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specbitsmap_ln0                  (specbitsmap  ) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specbitsmap_ln0                  (specbitsmap  ) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specbitsmap_ln0                  (specbitsmap  ) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
specinterface_ln0                (specinterface) [ 00000000000]
line_buff_group_0_val_V_addr     (getelementptr) [ 00000000000]
line_buff_group_0_val_V_addr_1   (getelementptr) [ 00000000000]
line_buff_group_0_val_V_addr_2   (getelementptr) [ 00000000000]
line_buff_group_0_val_V_addr_3   (getelementptr) [ 00000000000]
line_buff_group_0_val_V_addr_4   (getelementptr) [ 00000000000]
line_buff_group_0_val_V_addr_5   (getelementptr) [ 00000000000]
line_buff_group_0_val_V_addr_6   (getelementptr) [ 00000000000]
line_buff_group_0_val_V_2_addr   (getelementptr) [ 00000000000]
line_buff_group_0_val_V_2_addr_1 (getelementptr) [ 00000000000]
line_buff_group_0_val_V_2_addr_2 (getelementptr) [ 00000000000]
line_buff_group_0_val_V_2_addr_3 (getelementptr) [ 00000000000]
line_buff_group_0_val_V_2_addr_4 (getelementptr) [ 00000000000]
line_buff_group_0_val_V_2_addr_5 (getelementptr) [ 00000000000]
line_buff_group_0_val_V_2_addr_6 (getelementptr) [ 00000000000]
line_buff_group_1_val_V_addr     (getelementptr) [ 00000000000]
line_buff_group_1_val_V_addr_1   (getelementptr) [ 00000000000]
line_buff_group_1_val_V_addr_2   (getelementptr) [ 00000000000]
line_buff_group_1_val_V_addr_3   (getelementptr) [ 00000000000]
line_buff_group_1_val_V_addr_4   (getelementptr) [ 00000000000]
line_buff_group_1_val_V_addr_5   (getelementptr) [ 00000000000]
line_buff_group_1_val_V_addr_6   (getelementptr) [ 00000000000]
line_buff_group_1_val_V_2_addr   (getelementptr) [ 00000000000]
line_buff_group_1_val_V_2_addr_1 (getelementptr) [ 00000000000]
line_buff_group_1_val_V_2_addr_2 (getelementptr) [ 00000000000]
line_buff_group_1_val_V_2_addr_3 (getelementptr) [ 00000000000]
line_buff_group_1_val_V_2_addr_4 (getelementptr) [ 00000000000]
line_buff_group_1_val_V_2_addr_5 (getelementptr) [ 00000000000]
line_buff_group_1_val_V_2_addr_6 (getelementptr) [ 00000000000]
line_buff_group_2_val_V_addr     (getelementptr) [ 00000000000]
line_buff_group_2_val_V_addr_1   (getelementptr) [ 00000000000]
line_buff_group_2_val_V_addr_2   (getelementptr) [ 00000000000]
line_buff_group_2_val_V_addr_3   (getelementptr) [ 00000000000]
line_buff_group_2_val_V_addr_4   (getelementptr) [ 00000000000]
line_buff_group_2_val_V_addr_5   (getelementptr) [ 00000000000]
line_buff_group_2_val_V_addr_6   (getelementptr) [ 00000000000]
line_buff_group_2_val_V_2_addr   (getelementptr) [ 00000000000]
line_buff_group_2_val_V_2_addr_1 (getelementptr) [ 00000000000]
line_buff_group_2_val_V_2_addr_2 (getelementptr) [ 00000000000]
line_buff_group_2_val_V_2_addr_3 (getelementptr) [ 00000000000]
line_buff_group_2_val_V_2_addr_4 (getelementptr) [ 00000000000]
line_buff_group_2_val_V_2_addr_5 (getelementptr) [ 00000000000]
line_buff_group_2_val_V_2_addr_6 (getelementptr) [ 00000000000]
line_buff_group_3_val_V_addr     (getelementptr) [ 00000000000]
line_buff_group_3_val_V_addr_1   (getelementptr) [ 00000000000]
line_buff_group_3_val_V_addr_2   (getelementptr) [ 00000000000]
line_buff_group_3_val_V_addr_3   (getelementptr) [ 00000000000]
line_buff_group_3_val_V_addr_4   (getelementptr) [ 00000000000]
line_buff_group_3_val_V_addr_5   (getelementptr) [ 00000000000]
line_buff_group_3_val_V_addr_6   (getelementptr) [ 00000000000]
line_buff_group_3_val_V_2_addr   (getelementptr) [ 00000000000]
line_buff_group_3_val_V_2_addr_1 (getelementptr) [ 00000000000]
line_buff_group_3_val_V_2_addr_2 (getelementptr) [ 00000000000]
line_buff_group_3_val_V_2_addr_3 (getelementptr) [ 00000000000]
line_buff_group_3_val_V_2_addr_4 (getelementptr) [ 00000000000]
line_buff_group_3_val_V_2_addr_5 (getelementptr) [ 00000000000]
line_buff_group_3_val_V_2_addr_6 (getelementptr) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
specmemcore_ln731                (specmemcore  ) [ 00000000000]
ret_ln126                        (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_h">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_h"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_w">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_w"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_h">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_h"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_w">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_w"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_fold_ch">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fold_ch"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stride">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="line_buff_group_0_val_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_0_val_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="line_buff_group_0_val_V_1_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_0_val_V_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="line_buff_group_1_val_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_1_val_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="line_buff_group_1_val_V_1_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_1_val_V_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="line_buff_group_2_val_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_2_val_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="line_buff_group_2_val_V_1_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_2_val_V_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="line_buff_group_3_val_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_3_val_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="line_buff_group_3_val_V_1_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buff_group_3_val_V_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stride_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_fold_ch_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_fold_ch_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_w_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="1" index="2" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_w_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_h_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="0" index="1" bw="9" slack="0"/>
<pin id="161" dir="1" index="2" bw="9" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_h_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="output_w_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="9" slack="0"/>
<pin id="167" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_w_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="output_h_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="0"/>
<pin id="172" dir="0" index="1" bw="9" slack="0"/>
<pin id="173" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_h_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="line_buff_group_0_val_V_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="10" slack="0"/>
<pin id="180" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr/10 "/>
</bind>
</comp>

<comp id="183" class="1004" name="line_buff_group_0_val_V_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="11" slack="0"/>
<pin id="187" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_1/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="line_buff_group_0_val_V_addr_2_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="12" slack="0"/>
<pin id="194" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_2/10 "/>
</bind>
</comp>

<comp id="197" class="1004" name="line_buff_group_0_val_V_addr_3_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="12" slack="0"/>
<pin id="201" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_3/10 "/>
</bind>
</comp>

<comp id="204" class="1004" name="line_buff_group_0_val_V_addr_4_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="13" slack="0"/>
<pin id="208" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_4/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="line_buff_group_0_val_V_addr_5_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="13" slack="0"/>
<pin id="215" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_5/10 "/>
</bind>
</comp>

<comp id="218" class="1004" name="line_buff_group_0_val_V_addr_6_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="13" slack="0"/>
<pin id="222" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_addr_6/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="line_buff_group_0_val_V_2_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="line_buff_group_0_val_V_2_addr_1_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="11" slack="0"/>
<pin id="236" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr_1/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="line_buff_group_0_val_V_2_addr_2_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="12" slack="0"/>
<pin id="243" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr_2/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="line_buff_group_0_val_V_2_addr_3_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="12" slack="0"/>
<pin id="250" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr_3/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="line_buff_group_0_val_V_2_addr_4_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="13" slack="0"/>
<pin id="257" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr_4/10 "/>
</bind>
</comp>

<comp id="260" class="1004" name="line_buff_group_0_val_V_2_addr_5_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="13" slack="0"/>
<pin id="264" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr_5/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="line_buff_group_0_val_V_2_addr_6_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="13" slack="0"/>
<pin id="271" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_0_val_V_2_addr_6/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="line_buff_group_1_val_V_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="10" slack="0"/>
<pin id="278" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="line_buff_group_1_val_V_addr_1_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="11" slack="0"/>
<pin id="285" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_1/10 "/>
</bind>
</comp>

<comp id="288" class="1004" name="line_buff_group_1_val_V_addr_2_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="12" slack="0"/>
<pin id="292" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_2/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="line_buff_group_1_val_V_addr_3_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="12" slack="0"/>
<pin id="299" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_3/10 "/>
</bind>
</comp>

<comp id="302" class="1004" name="line_buff_group_1_val_V_addr_4_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="13" slack="0"/>
<pin id="306" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_4/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="line_buff_group_1_val_V_addr_5_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="13" slack="0"/>
<pin id="313" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_5/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="line_buff_group_1_val_V_addr_6_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="13" slack="0"/>
<pin id="320" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_addr_6/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="line_buff_group_1_val_V_2_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="10" slack="0"/>
<pin id="327" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr/10 "/>
</bind>
</comp>

<comp id="330" class="1004" name="line_buff_group_1_val_V_2_addr_1_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="11" slack="0"/>
<pin id="334" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr_1/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="line_buff_group_1_val_V_2_addr_2_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="12" slack="0"/>
<pin id="341" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr_2/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="line_buff_group_1_val_V_2_addr_3_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="12" slack="0"/>
<pin id="348" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr_3/10 "/>
</bind>
</comp>

<comp id="351" class="1004" name="line_buff_group_1_val_V_2_addr_4_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="13" slack="0"/>
<pin id="355" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr_4/10 "/>
</bind>
</comp>

<comp id="358" class="1004" name="line_buff_group_1_val_V_2_addr_5_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="13" slack="0"/>
<pin id="362" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr_5/10 "/>
</bind>
</comp>

<comp id="365" class="1004" name="line_buff_group_1_val_V_2_addr_6_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="13" slack="0"/>
<pin id="369" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_1_val_V_2_addr_6/10 "/>
</bind>
</comp>

<comp id="372" class="1004" name="line_buff_group_2_val_V_addr_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="10" slack="0"/>
<pin id="376" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr/10 "/>
</bind>
</comp>

<comp id="379" class="1004" name="line_buff_group_2_val_V_addr_1_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="11" slack="0"/>
<pin id="383" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_1/10 "/>
</bind>
</comp>

<comp id="386" class="1004" name="line_buff_group_2_val_V_addr_2_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="12" slack="0"/>
<pin id="390" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_2/10 "/>
</bind>
</comp>

<comp id="393" class="1004" name="line_buff_group_2_val_V_addr_3_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="12" slack="0"/>
<pin id="397" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_3/10 "/>
</bind>
</comp>

<comp id="400" class="1004" name="line_buff_group_2_val_V_addr_4_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="13" slack="0"/>
<pin id="404" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_4/10 "/>
</bind>
</comp>

<comp id="407" class="1004" name="line_buff_group_2_val_V_addr_5_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="13" slack="0"/>
<pin id="411" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_5/10 "/>
</bind>
</comp>

<comp id="414" class="1004" name="line_buff_group_2_val_V_addr_6_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="13" slack="0"/>
<pin id="418" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_addr_6/10 "/>
</bind>
</comp>

<comp id="421" class="1004" name="line_buff_group_2_val_V_2_addr_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="10" slack="0"/>
<pin id="425" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr/10 "/>
</bind>
</comp>

<comp id="428" class="1004" name="line_buff_group_2_val_V_2_addr_1_gep_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="11" slack="0"/>
<pin id="432" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr_1/10 "/>
</bind>
</comp>

<comp id="435" class="1004" name="line_buff_group_2_val_V_2_addr_2_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="12" slack="0"/>
<pin id="439" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr_2/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="line_buff_group_2_val_V_2_addr_3_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="12" slack="0"/>
<pin id="446" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr_3/10 "/>
</bind>
</comp>

<comp id="449" class="1004" name="line_buff_group_2_val_V_2_addr_4_gep_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="0" index="2" bw="13" slack="0"/>
<pin id="453" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr_4/10 "/>
</bind>
</comp>

<comp id="456" class="1004" name="line_buff_group_2_val_V_2_addr_5_gep_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="13" slack="0"/>
<pin id="460" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr_5/10 "/>
</bind>
</comp>

<comp id="463" class="1004" name="line_buff_group_2_val_V_2_addr_6_gep_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="13" slack="0"/>
<pin id="467" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_2_val_V_2_addr_6/10 "/>
</bind>
</comp>

<comp id="470" class="1004" name="line_buff_group_3_val_V_addr_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="10" slack="0"/>
<pin id="474" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr/10 "/>
</bind>
</comp>

<comp id="477" class="1004" name="line_buff_group_3_val_V_addr_1_gep_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="11" slack="0"/>
<pin id="481" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_1/10 "/>
</bind>
</comp>

<comp id="484" class="1004" name="line_buff_group_3_val_V_addr_2_gep_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="12" slack="0"/>
<pin id="488" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_2/10 "/>
</bind>
</comp>

<comp id="491" class="1004" name="line_buff_group_3_val_V_addr_3_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="12" slack="0"/>
<pin id="495" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_3/10 "/>
</bind>
</comp>

<comp id="498" class="1004" name="line_buff_group_3_val_V_addr_4_gep_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="13" slack="0"/>
<pin id="502" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_4/10 "/>
</bind>
</comp>

<comp id="505" class="1004" name="line_buff_group_3_val_V_addr_5_gep_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="13" slack="0"/>
<pin id="509" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_5/10 "/>
</bind>
</comp>

<comp id="512" class="1004" name="line_buff_group_3_val_V_addr_6_gep_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="13" slack="0"/>
<pin id="516" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_addr_6/10 "/>
</bind>
</comp>

<comp id="519" class="1004" name="line_buff_group_3_val_V_2_addr_gep_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="10" slack="0"/>
<pin id="523" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="line_buff_group_3_val_V_2_addr_1_gep_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="11" slack="0"/>
<pin id="530" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr_1/10 "/>
</bind>
</comp>

<comp id="533" class="1004" name="line_buff_group_3_val_V_2_addr_2_gep_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="12" slack="0"/>
<pin id="537" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr_2/10 "/>
</bind>
</comp>

<comp id="540" class="1004" name="line_buff_group_3_val_V_2_addr_3_gep_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="12" slack="0"/>
<pin id="544" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr_3/10 "/>
</bind>
</comp>

<comp id="547" class="1004" name="line_buff_group_3_val_V_2_addr_4_gep_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="0" index="2" bw="13" slack="0"/>
<pin id="551" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr_4/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="line_buff_group_3_val_V_2_addr_5_gep_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="13" slack="0"/>
<pin id="558" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr_5/10 "/>
</bind>
</comp>

<comp id="561" class="1004" name="line_buff_group_3_val_V_2_addr_6_gep_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="0" index="2" bw="13" slack="0"/>
<pin id="565" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buff_group_3_val_V_2_addr_6/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="0" slack="0"/>
<pin id="570" dir="0" index="1" bw="2" slack="7"/>
<pin id="571" dir="0" index="2" bw="10" slack="0"/>
<pin id="572" dir="0" index="3" bw="9" slack="7"/>
<pin id="573" dir="0" index="4" bw="3" slack="0"/>
<pin id="574" dir="0" index="5" bw="10" slack="0"/>
<pin id="575" dir="0" index="6" bw="9" slack="7"/>
<pin id="576" dir="0" index="7" bw="26" slack="1"/>
<pin id="577" dir="0" index="8" bw="17" slack="5"/>
<pin id="578" dir="0" index="9" bw="1" slack="0"/>
<pin id="579" dir="0" index="10" bw="1" slack="0"/>
<pin id="580" dir="0" index="11" bw="1" slack="0"/>
<pin id="581" dir="0" index="12" bw="4" slack="7"/>
<pin id="582" dir="0" index="13" bw="1" slack="0"/>
<pin id="583" dir="0" index="14" bw="6" slack="6"/>
<pin id="584" dir="0" index="15" bw="1" slack="1"/>
<pin id="585" dir="0" index="16" bw="15" slack="6"/>
<pin id="586" dir="0" index="17" bw="1" slack="1"/>
<pin id="587" dir="0" index="18" bw="16" slack="2147483647"/>
<pin id="588" dir="0" index="19" bw="16" slack="2147483647"/>
<pin id="589" dir="0" index="20" bw="16" slack="2147483647"/>
<pin id="590" dir="0" index="21" bw="16" slack="2147483647"/>
<pin id="591" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="592" dir="0" index="23" bw="16" slack="2147483647"/>
<pin id="593" dir="0" index="24" bw="16" slack="2147483647"/>
<pin id="594" dir="0" index="25" bw="16" slack="2147483647"/>
<pin id="595" dir="0" index="26" bw="112" slack="0"/>
<pin id="596" dir="0" index="27" bw="5" slack="0"/>
<pin id="597" dir="0" index="28" bw="112" slack="0"/>
<pin id="598" dir="1" index="29" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln4/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln4_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="1"/>
<pin id="604" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln4_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="1"/>
<pin id="607" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_1/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="mul_ln4_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2" slack="0"/>
<pin id="610" dir="0" index="1" bw="4" slack="0"/>
<pin id="611" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln4_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="1"/>
<pin id="616" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_2/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln4_3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="0"/>
<pin id="619" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_3/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="mul_ln4_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="0"/>
<pin id="623" dir="0" index="1" bw="6" slack="0"/>
<pin id="624" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4_1/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln4_4_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="2" slack="2"/>
<pin id="629" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_4/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln4_5_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="15" slack="1"/>
<pin id="632" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_5/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="mul_ln4_2_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="2" slack="0"/>
<pin id="635" dir="0" index="1" bw="15" slack="0"/>
<pin id="636" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4_2/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln4_6_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="9" slack="3"/>
<pin id="641" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_6/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln4_7_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="17" slack="1"/>
<pin id="644" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_7/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln1027_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="5"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_1/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln1027_2_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="15" slack="5"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_2/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="stride_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="7"/>
<pin id="657" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="stride_cast/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sub_i_i270_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="2" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i270/8 "/>
</bind>
</comp>

<comp id="665" class="1004" name="output_h_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="9" slack="7"/>
<pin id="667" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_h_cast/8 "/>
</bind>
</comp>

<comp id="668" class="1004" name="sub_i_i87_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="9" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i87/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="output_w_cast_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="9" slack="7"/>
<pin id="677" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_w_cast/8 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sub_i_i56_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="9" slack="0"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i56/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="input_fold_ch_cast_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="7"/>
<pin id="687" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_fold_ch_cast/8 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sub_i_i_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="notlhs1_mid1182_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="3" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1_mid1182/8 "/>
</bind>
</comp>

<comp id="702" class="1004" name="notrhs_mid1192_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="10" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_mid1192/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="cmp_i_i606_not_mid1214_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="9" slack="7"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i606_not_mid1214/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="icmp_ln1027_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="7"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/8 "/>
</bind>
</comp>

<comp id="721" class="1007" name="grp_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="9" slack="0"/>
<pin id="723" dir="0" index="1" bw="17" slack="0"/>
<pin id="724" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4_3/4 "/>
</bind>
</comp>

<comp id="727" class="1005" name="stride_read_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="1"/>
<pin id="729" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="stride_read "/>
</bind>
</comp>

<comp id="735" class="1005" name="input_fold_ch_read_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="1"/>
<pin id="737" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_fold_ch_read "/>
</bind>
</comp>

<comp id="743" class="1005" name="input_w_read_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="9" slack="7"/>
<pin id="745" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="input_w_read "/>
</bind>
</comp>

<comp id="749" class="1005" name="input_h_read_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="9" slack="7"/>
<pin id="751" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="input_h_read "/>
</bind>
</comp>

<comp id="754" class="1005" name="output_w_read_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="9" slack="1"/>
<pin id="756" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_w_read "/>
</bind>
</comp>

<comp id="760" class="1005" name="output_h_read_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="9" slack="3"/>
<pin id="762" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="output_h_read "/>
</bind>
</comp>

<comp id="766" class="1005" name="mul_ln4_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="6" slack="5"/>
<pin id="768" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln4 "/>
</bind>
</comp>

<comp id="772" class="1005" name="mul_ln4_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="15" slack="1"/>
<pin id="774" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4_1 "/>
</bind>
</comp>

<comp id="779" class="1005" name="mul_ln4_2_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="17" slack="1"/>
<pin id="781" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4_2 "/>
</bind>
</comp>

<comp id="785" class="1005" name="zext_ln4_6_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="26" slack="1"/>
<pin id="787" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln4_6 "/>
</bind>
</comp>

<comp id="790" class="1005" name="zext_ln4_7_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="26" slack="1"/>
<pin id="792" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln4_7 "/>
</bind>
</comp>

<comp id="795" class="1005" name="mul_ln4_3_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="26" slack="1"/>
<pin id="797" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4_3 "/>
</bind>
</comp>

<comp id="800" class="1005" name="icmp_ln1027_1_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="icmp_ln1027_2_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_2 "/>
</bind>
</comp>

<comp id="810" class="1005" name="sub_i_i270_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="3" slack="1"/>
<pin id="812" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i270 "/>
</bind>
</comp>

<comp id="815" class="1005" name="sub_i_i87_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="1"/>
<pin id="817" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i87 "/>
</bind>
</comp>

<comp id="820" class="1005" name="sub_i_i56_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="1"/>
<pin id="822" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i56 "/>
</bind>
</comp>

<comp id="825" class="1005" name="sub_i_i_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="5" slack="1"/>
<pin id="827" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="830" class="1005" name="notlhs1_mid1182_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs1_mid1182 "/>
</bind>
</comp>

<comp id="835" class="1005" name="notrhs_mid1192_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs_mid1192 "/>
</bind>
</comp>

<comp id="840" class="1005" name="cmp_i_i606_not_mid1214_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i606_not_mid1214 "/>
</bind>
</comp>

<comp id="845" class="1005" name="icmp_ln1027_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="84" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="86" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="84" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="88" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="84" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="90" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="84" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="92" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="84" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="94" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="84" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="96" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="84" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="98" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="84" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="86" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="84" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="88" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="84" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="90" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="84" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="92" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="84" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="94" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="84" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="96" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="84" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="98" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="84" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="86" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="84" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="88" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="84" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="90" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="84" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="92" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="84" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="94" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="84" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="96" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="84" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="98" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="84" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="86" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="84" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="88" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="84" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="90" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="349"><net_src comp="84" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="92" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="84" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="94" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="84" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="96" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="84" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="98" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="84" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="378"><net_src comp="86" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="84" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="88" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="84" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="90" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="84" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="92" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="84" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="94" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="84" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="96" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="84" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="98" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="84" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="427"><net_src comp="86" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="84" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="88" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="84" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="90" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="84" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="448"><net_src comp="92" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="84" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="455"><net_src comp="94" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="84" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="462"><net_src comp="96" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="84" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="469"><net_src comp="98" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="84" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="86" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="84" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="483"><net_src comp="88" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="84" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="490"><net_src comp="90" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="84" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="497"><net_src comp="92" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="84" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="94" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="84" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="96" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="84" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="98" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="84" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="86" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="84" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="88" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="84" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="539"><net_src comp="90" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="84" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="546"><net_src comp="92" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="84" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="94" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="84" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="560"><net_src comp="96" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="84" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="567"><net_src comp="98" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="599"><net_src comp="44" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="600"><net_src comp="0" pin="0"/><net_sink comp="568" pin=26"/></net>

<net id="601"><net_src comp="2" pin="0"/><net_sink comp="568" pin=28"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="608" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="614" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="637"><net_src comp="627" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="649"><net_src comp="26" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="28" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="30" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="664"><net_src comp="658" pin="2"/><net_sink comp="568" pin=4"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="32" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="674"><net_src comp="668" pin="2"/><net_sink comp="568" pin=2"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="32" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="684"><net_src comp="678" pin="2"/><net_sink comp="568" pin=5"/></net>

<net id="692"><net_src comp="685" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="34" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="694"><net_src comp="688" pin="2"/><net_sink comp="568" pin=27"/></net>

<net id="699"><net_src comp="658" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="36" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="701"><net_src comp="695" pin="2"/><net_sink comp="568" pin=9"/></net>

<net id="706"><net_src comp="678" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="38" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="708"><net_src comp="702" pin="2"/><net_sink comp="568" pin=10"/></net>

<net id="713"><net_src comp="40" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="714"><net_src comp="709" pin="2"/><net_sink comp="568" pin=11"/></net>

<net id="719"><net_src comp="42" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="720"><net_src comp="715" pin="2"/><net_sink comp="568" pin=13"/></net>

<net id="725"><net_src comp="639" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="642" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="140" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="733"><net_src comp="727" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="734"><net_src comp="727" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="738"><net_src comp="146" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="742"><net_src comp="735" pin="1"/><net_sink comp="568" pin=12"/></net>

<net id="746"><net_src comp="152" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="568" pin=6"/></net>

<net id="752"><net_src comp="158" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="568" pin=3"/></net>

<net id="757"><net_src comp="164" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="763"><net_src comp="170" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="769"><net_src comp="608" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="568" pin=14"/></net>

<net id="775"><net_src comp="621" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="778"><net_src comp="772" pin="1"/><net_sink comp="568" pin=16"/></net>

<net id="782"><net_src comp="633" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="568" pin=8"/></net>

<net id="788"><net_src comp="639" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="793"><net_src comp="642" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="798"><net_src comp="721" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="568" pin=7"/></net>

<net id="803"><net_src comp="645" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="568" pin=15"/></net>

<net id="808"><net_src comp="650" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="568" pin=17"/></net>

<net id="813"><net_src comp="658" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="568" pin=4"/></net>

<net id="818"><net_src comp="668" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="823"><net_src comp="678" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="568" pin=5"/></net>

<net id="828"><net_src comp="688" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="568" pin=27"/></net>

<net id="833"><net_src comp="695" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="568" pin=9"/></net>

<net id="838"><net_src comp="702" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="568" pin=10"/></net>

<net id="843"><net_src comp="709" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="568" pin=11"/></net>

<net id="848"><net_src comp="715" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="568" pin=13"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream | {8 9 }
 - Input state : 
	Port: yolo_max_pool_top : inStream | {8 9 }
	Port: yolo_max_pool_top : output_h | {1 }
	Port: yolo_max_pool_top : output_w | {1 }
	Port: yolo_max_pool_top : input_h | {1 }
	Port: yolo_max_pool_top : input_w | {1 }
	Port: yolo_max_pool_top : input_fold_ch | {1 }
	Port: yolo_max_pool_top : stride | {1 }
  - Chain level:
	State 1
	State 2
		mul_ln4 : 1
		zext_ln4_3 : 2
		mul_ln4_1 : 3
	State 3
		mul_ln4_2 : 1
	State 4
		mul_ln4_3 : 1
	State 5
	State 6
	State 7
	State 8
		sub_i_i270 : 1
		sub_i_i87 : 1
		sub_i_i56 : 1
		sub_i_i : 1
		notlhs1_mid1182 : 2
		notrhs_mid1192 : 2
		call_ln4 : 3
	State 9
	State 10
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1
		specmemcore_ln731 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                       Functional Unit                                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568 |    0    | 28.2712 |   1365  |   1652  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                        mul_ln4_fu_608                                       |    0    |    0    |    0    |    13   |
|    mul   |                                       mul_ln4_1_fu_621                                      |    0    |    0    |    0    |    51   |
|          |                                       mul_ln4_2_fu_633                                      |    0    |    0    |    0    |    6    |
|          |                                          grp_fu_721                                         |    1    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                     icmp_ln1027_1_fu_645                                    |    0    |    0    |    0    |    10   |
|          |                                     icmp_ln1027_2_fu_650                                    |    0    |    0    |    0    |    12   |
|   icmp   |                                    notlhs1_mid1182_fu_695                                   |    0    |    0    |    0    |    8    |
|          |                                    notrhs_mid1192_fu_702                                    |    0    |    0    |    0    |    11   |
|          |                                cmp_i_i606_not_mid1214_fu_709                                |    0    |    0    |    0    |    11   |
|          |                                      icmp_ln1027_fu_715                                     |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                      sub_i_i270_fu_658                                      |    0    |    0    |    0    |    10   |
|    add   |                                       sub_i_i87_fu_668                                      |    0    |    0    |    0    |    14   |
|          |                                       sub_i_i56_fu_678                                      |    0    |    0    |    0    |    14   |
|          |                                        sub_i_i_fu_688                                       |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   stride_read_read_fu_140                                   |    0    |    0    |    0    |    0    |
|          |                                input_fold_ch_read_read_fu_146                               |    0    |    0    |    0    |    0    |
|   read   |                                   input_w_read_read_fu_152                                  |    0    |    0    |    0    |    0    |
|          |                                   input_h_read_read_fu_158                                  |    0    |    0    |    0    |    0    |
|          |                                  output_w_read_read_fu_164                                  |    0    |    0    |    0    |    0    |
|          |                                  output_h_read_read_fu_170                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       zext_ln4_fu_602                                       |    0    |    0    |    0    |    0    |
|          |                                      zext_ln4_1_fu_605                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln4_2_fu_614                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln4_3_fu_617                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln4_4_fu_627                                      |    0    |    0    |    0    |    0    |
|   zext   |                                      zext_ln4_5_fu_630                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln4_6_fu_639                                      |    0    |    0    |    0    |    0    |
|          |                                      zext_ln4_7_fu_642                                      |    0    |    0    |    0    |    0    |
|          |                                      stride_cast_fu_655                                     |    0    |    0    |    0    |    0    |
|          |                                     output_h_cast_fu_665                                    |    0    |    0    |    0    |    0    |
|          |                                     output_w_cast_fu_675                                    |    0    |    0    |    0    |    0    |
|          |                                  input_fold_ch_cast_fu_685                                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                             |    1    | 28.2712 |   1365  |   1834  |
|----------|---------------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------------+--------+--------+--------+
|                         |  BRAM  |   FF   |   LUT  |
+-------------------------+--------+--------+--------+
| line_buff_group_0_val_V |    4   |    0   |    0   |
|line_buff_group_0_val_V_1|    4   |    0   |    0   |
| line_buff_group_1_val_V |    4   |    0   |    0   |
|line_buff_group_1_val_V_1|    4   |    0   |    0   |
| line_buff_group_2_val_V |    4   |    0   |    0   |
|line_buff_group_2_val_V_1|    4   |    0   |    0   |
| line_buff_group_3_val_V |    4   |    0   |    0   |
|line_buff_group_3_val_V_1|    4   |    0   |    0   |
+-------------------------+--------+--------+--------+
|          Total          |   32   |    0   |    0   |
+-------------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|cmp_i_i606_not_mid1214_reg_840|    1   |
|     icmp_ln1027_1_reg_800    |    1   |
|     icmp_ln1027_2_reg_805    |    1   |
|      icmp_ln1027_reg_845     |    1   |
|  input_fold_ch_read_reg_735  |    4   |
|     input_h_read_reg_749     |    9   |
|     input_w_read_reg_743     |    9   |
|       mul_ln4_1_reg_772      |   15   |
|       mul_ln4_2_reg_779      |   17   |
|       mul_ln4_3_reg_795      |   26   |
|        mul_ln4_reg_766       |    6   |
|    notlhs1_mid1182_reg_830   |    1   |
|    notrhs_mid1192_reg_835    |    1   |
|     output_h_read_reg_760    |    9   |
|     output_w_read_reg_754    |    9   |
|      stride_read_reg_727     |    2   |
|      sub_i_i270_reg_810      |    3   |
|       sub_i_i56_reg_820      |   10   |
|       sub_i_i87_reg_815      |   10   |
|        sub_i_i_reg_825       |    5   |
|      zext_ln4_6_reg_785      |   26   |
|      zext_ln4_7_reg_790      |   26   |
+------------------------------+--------+
|             Total            |   192  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                             Comp                                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568 |  p2  |   2  |  10  |   20   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568 |  p4  |   2  |   3  |    6   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568 |  p5  |   2  |  10  |   20   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568 |  p9  |   2  |   1  |    2   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568 |  p10 |   2  |   1  |    2   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568 |  p11 |   2  |   1  |    2   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568 |  p13 |   2  |   1  |    2   ||    9    |
| grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_568 |  p27 |   2  |   5  |   10   ||    9    |
|                                          grp_fu_721                                         |  p0  |   2  |   9  |   18   ||    9    |
|                                          grp_fu_721                                         |  p1  |   2  |  17  |   34   ||    9    |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                            Total                                            |      |      |      |   116  ||  15.88  ||    90   |
|---------------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   28   |  1365  |  1834  |
|   Memory  |   32   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   90   |
|  Register |    -   |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |    1   |   44   |  1557  |  1924  |
+-----------+--------+--------+--------+--------+--------+
