git clone --depth 1 --no-tags https://github.com/siliconcompiler/scgallery.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651987281
git clone --depth 1 --no-tags https://github.com/Manistein/let-us-build-a-computer-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651320618
git clone --depth 1 --no-tags https://github.com/Subhashpadamata/100-DAYS-OF-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651185460
git clone --depth 1 --no-tags https://github.com/Escapeey/CpuDesign-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656469221
git clone --depth 1 --no-tags https://github.com/mahdizynali/verilog-digital-circuit-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650192017
git clone --depth 1 --no-tags https://github.com/dh219/IDE_Adapter_Autoswap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656640695
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/MatrixMonSTARS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654275631
git clone --depth 1 --no-tags https://github.com/TAlmeida003/Sistema-de-Gestao-Digital-de-Acesso-Veicular.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656337754
git clone --depth 1 --no-tags https://github.com/kanna-akshay/100-DAYS-OF-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652627813
git clone --depth 1 --no-tags https://github.com/efabless/openlane-ci-designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656185776
git clone --depth 1 --no-tags https://github.com/Melmaphother/ustc-codh-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651954343
git clone --depth 1 --no-tags https://github.com/adhilsalim/CSL202.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655453500
git clone --depth 1 --no-tags https://github.com/Yahooyuan/ICALB-2023_sp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651889658
git clone --depth 1 --no-tags https://github.com/MakarenaLabs/NES-KR260.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651239258
git clone --depth 1 --no-tags https://github.com/jcgs2503/FPGA-Based-Minecraft-Theme-3D-Arrow-Shooting-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650259815
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654168628
git clone --depth 1 --no-tags https://github.com/jhead96/FPGA-based-NMR_spectrometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653152640
git clone --depth 1 --no-tags https://github.com/punzik/simbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652218127
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Router-Synchronizer-Day-071-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655832683
git clone --depth 1 --no-tags https://github.com/SougataDe1/100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651229842
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Pulse-Generator-Day-073-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656824718
git clone --depth 1 --no-tags https://github.com/DuBirdFly/Dissertation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650025471
git clone --depth 1 --no-tags https://github.com/cirofabianbermudez/curso_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649916366
git clone --depth 1 --no-tags https://github.com/Gugugugugutian/WHU-CPU-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651929252
git clone --depth 1 --no-tags https://github.com/yuuuuuuan/FPGA_Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650904929
git clone --depth 1 --no-tags https://github.com/chengquan/riscv_openocd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656463949
git clone --depth 1 --no-tags https://github.com/Paranoia-Code/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653147815
git clone --depth 1 --no-tags https://github.com/tangzihengtzh/statemachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655532598
git clone --depth 1 --no-tags https://github.com/MobinaAbf/Logical-circuit-laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651810894
git clone --depth 1 --no-tags https://github.com/johnwinans/2067-Z8S180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655021465
git clone --depth 1 --no-tags https://github.com/Wissance/QmtechCycloneIVBoardDemos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653048295
git clone --depth 1 --no-tags https://github.com/prodhan2/DSD_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649849958
git clone --depth 1 --no-tags https://github.com/spacistor0408/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649706184
git clone --depth 1 --no-tags https://github.com/Vinayak1409/Pipelined_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650409674
git clone --depth 1 --no-tags https://github.com/ludiwangfpga/foc-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652529226
git clone --depth 1 --no-tags https://github.com/GeorgeDong32/FIADS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652260752
git clone --depth 1 --no-tags https://github.com/wind4110/SystemDesignLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650451086
git clone --depth 1 --no-tags https://github.com/DrEden33773/single_cycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653052004
git clone --depth 1 --no-tags https://github.com/1111394/didital-ic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654604780
git clone --depth 1 --no-tags https://github.com/TheSonders/SDRAM_SVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652303655
git clone --depth 1 --no-tags https://github.com/Karagatharavishal/Verilog-Decoded.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653755496
git clone --depth 1 --no-tags https://github.com/jerrita/refemv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651769494
git clone --depth 1 --no-tags https://github.com/FoolgryGamer/multiplier_16-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650017963
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/FPGA_LORENZ_ATTRACTOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652261260
git clone --depth 1 --no-tags https://github.com/avdssrk/Sigmoid_Appr_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652468733
git clone --depth 1 --no-tags https://github.com/abdelazeem201/DTMF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651018777
git clone --depth 1 --no-tags https://github.com/ElTheScreeps/Fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656901368
git clone --depth 1 --no-tags https://github.com/Sravanth-M/Radix-4-Booth-Multipler-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653776520
git clone --depth 1 --no-tags https://github.com/Visruat/VSD-TCL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653090278
git clone --depth 1 --no-tags https://github.com/yousefkhaled1750/Digital_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654786725
git clone --depth 1 --no-tags https://github.com/PickleCoop/SimpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656908701
git clone --depth 1 --no-tags https://github.com/mobslayer202/CSE145-FrankenServer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649939485
git clone --depth 1 --no-tags https://github.com/01sharanshetty/gitpractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650021221
git clone --depth 1 --no-tags https://github.com/tommy73594/cardinal_CMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654841346
git clone --depth 1 --no-tags https://github.com/capt-FROSTY/PWM_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649653736
git clone --depth 1 --no-tags https://github.com/NarasimhaInamdar/16BIT-MAC-UNIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650156324
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Johnson-Counter-Day-070-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655379232
git clone --depth 1 --no-tags https://github.com/sunil6309/100daysofverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650237598
git clone --depth 1 --no-tags https://github.com/RIOSMPW/GreenRio-V2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656155883
git clone --depth 1 --no-tags https://github.com/PawelZieba01/FPGA_WARSHIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653801341
git clone --depth 1 --no-tags https://github.com/michalmonday/xohw23-121.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654070483
git clone --depth 1 --no-tags https://github.com/whb04/RISCV-pipeline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653956069
git clone --depth 1 --no-tags https://github.com/laishuzhong/LzuCourseResource.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655155767
git clone --depth 1 --no-tags https://github.com/hemanthdogga/-Experimentally-determining-the-peak-DDR-bandwidth-of-HLS-FPGA-accelerators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653328036
git clone --depth 1 --no-tags https://github.com/SagarSorathiya2002/APB_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651136818
git clone --depth 1 --no-tags https://github.com/AEmreEser/Sobel-Edge-Detection-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653570689
git clone --depth 1 --no-tags https://github.com/Sarcasticdude/RISC-V-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649842890
git clone --depth 1 --no-tags https://github.com/MateusPincho/Bomba-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654991370
git clone --depth 1 --no-tags https://github.com/maochiyu1111/miniRV-SoC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650448864
git clone --depth 1 --no-tags https://github.com/Luan-Daniel/verilog-prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653819326
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/fx_pt_add.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650633387
git clone --depth 1 --no-tags https://github.com/richa-singh01/vedic_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656054532
git clone --depth 1 --no-tags https://github.com/rahulk29/delay_line_sky130_macros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649499547
git clone --depth 1 --no-tags https://github.com/johnforgit/Verilog-Programs-Digital-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649756606
git clone --depth 1 --no-tags https://github.com/HebaBoudy/AES-encryption-and-decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654599065
git clone --depth 1 --no-tags https://github.com/Gemidge/update_flash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651844851
git clone --depth 1 --no-tags https://github.com/niklasekstrom/a314-1000-gateware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651995129
git clone --depth 1 --no-tags https://github.com/goktugkorkulu/Logic-and-Digital-System-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652361159
git clone --depth 1 --no-tags https://github.com/ronaldofreitas41/OAC-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653343400
git clone --depth 1 --no-tags https://github.com/Essenceia/ITCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649548768
git clone --depth 1 --no-tags https://github.com/atharvaagiwal2/HDLBits-solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651829052
git clone --depth 1 --no-tags https://github.com/ksareen123/369-Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656482388
git clone --depth 1 --no-tags https://github.com/Peter-Herrmann/obi-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650362042
git clone --depth 1 --no-tags https://github.com/nango2000/flappybird-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652609445
git clone --depth 1 --no-tags https://github.com/efabless/caravel_aes_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649627331
git clone --depth 1 --no-tags https://github.com/sh7078/verilog_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652276846
git clone --depth 1 --no-tags https://github.com/112101011/Signals-and-systems-Designing-24Hr-clock-and-alarm..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650067700
git clone --depth 1 --no-tags https://github.com/BHa2R00/fp_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652477869
git clone --depth 1 --no-tags https://github.com/rodrigorcz/ProjetoSistemasDigitais_SEL0628.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655950967
git clone --depth 1 --no-tags https://github.com/1111394/Digital-ic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654579673
git clone --depth 1 --no-tags https://github.com/Plutoisy/8_and_16_point_fft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652452512
git clone --depth 1 --no-tags https://github.com/ARJinturkar/Convolution-encoder-and-Viterbi-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654056523
git clone --depth 1 --no-tags https://github.com/farid03/circuit_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652027860
git clone --depth 1 --no-tags https://github.com/zzhaire/31SinglePeriodMipsCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651951898
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/-Low-Memory-Onboard-Convolution-Engine-using-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649992608
