#!/usr/bin/env python3
import argparse
import json
import os
import re
import shutil
import subprocess
import sys
import time

from pathlib import Path

repo_dir = Path(__file__).resolve().parent.parent.parent
sys.path.append(str(repo_dir / "lib" / "python3"))

from yosys_systemverilog.run_command import run_command


def get_testlist(listfile):
    """
    Reads file with a list of tests
    """
    entries = set()
    with open(listfile, "r") as f:
        for line in f:
            line = line.strip()
            if not line.startswith("#"):
                entries.add(line)

    return entries

def convert_to_extra_arg_dict(extra_arg_list):
    """
    Packs extra_arg_list into dict
    """
    extra_arg_dict = dict()
    for line in extra_arg_list:
        test = line.split(' ')[0]
        extra_arg = line.split(' ')[1]
        extra_arg_dict[test] = extra_arg

    return extra_arg_dict

def get_test_top_module(work_path, prefix=""):
    """
    Extracts top module name from Surelog output
    """

    log = []
    with open(os.path.join(work_path, "%ssurelog.out" % prefix), "r") as surelog_out:
        log = surelog_out.readlines()
        surelog_out.close()

    for line in log:
        if line.startswith("Top module:"):
            return line.split("\\")[-1]


def run_command_result_to_dict(result):
    cpu_usage = (result.utime_s + result.stime_s) / result.elapsed_s

    result = {
        "user": round(result.utime_s, 3),
        "elapsed": round(result.elapsed_s, 3),
        "cpu": int(cpu_usage * 100.0 + 0.5),
        "resident": round(result.rss_kb / 1024, 3),
    }
    return result


def preprocess_sv2v(test_sources, work_path):
    """
    Converts all source files from test to Verilog with sv2v
    """

    sv2v_out = os.path.join(work_path, "sv2v.v")
    # Measurements show this normally takes up to 1 second.
    # sv2v allocates huge buffers and relies on overcommiting. No vmem limit as a result.
    result = run_command(
            ["sv2v", test_sources, f"-w={sv2v_out}"],
            timeout=30,
            capture_stderr=True,
            oom_score_adj=1000
        )
    print(f"# preprocess_sv2v: {result}")
    if result.stderr:
        for line in result.stderr.decode("UTF-8").splitlines():
            print(f"┆ \x1b[33m{line}\x1b[0m")
    if result.status != 0:
        return None

    return sv2v_out


def find_xilinx_cells():
    """
    Returns a path of Xilinx techlibs for default Yosys installation
    """

    yosys_bin_path = shutil.which("yosys")
    if not yosys_bin_path:
        raise FileNotFoundError("yosys")
    head_tail = os.path.split(yosys_bin_path)
    cells_path = os.path.join(head_tail[0], "..", "share", "yosys", "xilinx")
    return cells_path


def postprocess_gate_v(gate_v_path):
    """
    Normalizes `*_gate.v` file by removing non-important details
    and initializing registers to 0.
    """
    gate_v_path = Path(gate_v_path)
    if not gate_v_path.is_file():
        return None

    # Each alternate pattern is inside its own group.
    # The replace() function below checks which group has been matched
    # and returns adequate replacement string.
    # If you need to change this, avoid using nested capturing groups.
    # Non capturing groups are OK though.
    PATTERNS = re.compile(
            r"(\b1'hx\b)|" +
            r"( *\(\* src = \"[a-zA-Z0-9_/|:\.-]*\" \*\)\s*)|" +
            r"( *\(\* keep = +1 +\*\)\s*)")

    def replace(match):
        if match.group(1):
            return "1'h0"
        elif match.group(2) or match.group(3):
            return ""
        raise Exception(f"Unexpected match: {match.group(0)!r}")

    content = None
    with open(gate_v_path, "r") as f:
        content = f.read()
    # Keep original file for debugging purposes.
    gate_v_path.rename(gate_v_path.with_suffix(".v.orig"))

    content = PATTERNS.sub(replace, content)

    with open(gate_v_path, "w") as f:
        f.write(content)


def run_surelog(test_path, output_dir, extra_arg, prefix=""):
    """
    Writes and executes Surelog synthesis script
    """

    gate_v = Path(output_dir) / f"{prefix}surelog_gate.v"
    script = [
        "plugin -i systemverilog",
        "tee -o %s/%ssurelog_ast.txt read_systemverilog -dump_ast1 -mutestdout %s %s" % (output_dir, prefix, extra_arg, test_path),
        "synth_xilinx",
        "write_verilog %s/%ssurelog_gate.v" % (output_dir, prefix),
    ]

    script_path = os.path.join(output_dir, "%ssurelog.ys" % prefix)

    with open(script_path, "w") as script_file:
        script_file.write("\n".join(script))
        script_file.close()

    # Measurements show this normally takes up to 350 seconds.
    result = run_command(
            ["yosys", "-s", script_path, "-q", "-q", "-l", f"{output_dir}/{prefix}surelog.out"],
            timeout=10*60,
            # Max measured RSS: 398MB; Note that this sets virtual memory (address space) limit, not RSS!
            vmem_limit_kb=2*1024*1024,
            capture_stderr=True,
            oom_score_adj=500
        )
    print(f"# run_surelog:     {result}")
    if result.stderr:
        for line in result.stderr.decode("UTF-8").splitlines():
            print(f"┆ \x1b[33m{line}\x1b[0m")

    postprocess_gate_v(os.path.join(output_dir, f"{prefix}surelog_gate.v"))

    return result.status


def run_yosys(test_path, output_dir, prefix=""):
    """
    Writes and executes Yosys synthesis script
    """

    script = [
        "tee -o %s/%syosys_ast.txt read_verilog -dump_ast1 -sv %s" % (output_dir, prefix, test_path),
        "synth_xilinx",
        "write_verilog %s/%syosys_gate.v" % (output_dir, prefix),
    ]

    script_path = os.path.join(output_dir, "%syosys.ys" % prefix)

    with open(script_path, "w") as script_file:
        script_file.write("\n".join(script))
        script_file.close()

    # Measurements show this normally takes up to 132 seconds.
    result = run_command(
            ["yosys", "-s", script_path, "-q", "-q", "-l", f"{output_dir}/{prefix}yosys.out"],
            timeout=5*60,
            # Max measured RSS: 164MB; Note that this sets virtual memory (address space) limit, not RSS!
            vmem_limit_kb=2*1024*1024,
            capture_stderr=True,
            oom_score_adj=500
        )
    print(f"# run_yosys:       {result}")
    if result.stderr:
        for line in result.stderr.decode("UTF-8").splitlines():
            print(f"┆ \x1b[33m{line}\x1b[0m")

    postprocess_gate_v(os.path.join(output_dir, f"{prefix}yosys_gate.v"))

    return result.status


def run_equiv(top_module, output_dir, surelog_gate="surelog_gate.v", yosys_gate="yosys_gate.v"):
    """
    Writes and executes Yosys equivalence check script
    """

    output_dir = Path(output_dir)
    prefix = "sv2v_" if surelog_gate.startswith("sv2v_") else ""

    equiv_out = output_dir / f"{prefix}equiv.out"
    surelog_gate_file = output_dir / surelog_gate
    yosys_gate_file = output_dir / yosys_gate

    # Report equivalence without running actual check when both netlists
    # have the same contents. Otherwise Yosys can report inequivalence just
    # because it is unable to prove something.
    with open(surelog_gate_file, "r") as sgf, open(yosys_gate_file, "r") as ygf:
        surelog_gate_content = sgf.read()
        yosys_gate_content = ygf.read()
        if surelog_gate_content == yosys_gate_content:
            with open(equiv_out, "w") as outf:
                print(f"# run_equiv: netlist contents equal, skipping actual equivalence check.")
                # The string written below is checked by `get_equiv_result()`
                outf.write("Same content")
                return None

    if top_module is None:
        print(f"# run_equiv: unknown top module name")
        with open(equiv_out, "w") as outf:
            # The string written below is checked by `get_equiv_result()`
            outf.write("ERROR: Failed to find top module.")
            return None

    cells_path = find_xilinx_cells()
    cells = [
        os.path.join(cells_path, "cells_sim.v"),
        os.path.join(cells_path, "cells_xtra.v"),
    ]

    script = [
        f"read_verilog -sv {surelog_gate_file} {cells[0]} {cells[1]}",
        f"prep -flatten -top {top_module}",
        "splitnets -ports;;",
        "design -stash surelog",
        f"read_verilog -sv {yosys_gate_file} {cells[0]} {cells[1]}",
        "splitnets -ports;;",
        f"prep -flatten -top {top_module}",
        "design -stash yosys",
        f"design -copy-from surelog -as surelog {top_module}",
        f"design -copy-from yosys -as yosys {top_module}",
        "equiv_make surelog yosys equiv",
        "prep -flatten -top equiv",
        "opt_clean -purge",
        # "show -prefix equiv-prep -colors 1 -stretch",
        "opt -full",
        "equiv_simple -seq 5",
        "equiv_induct -seq 5",
        "equiv_status -assert",
    ]

    script_file = output_dir / f"{prefix}sequiv.ys"

    with open(script_file, "w") as f:
        f.write("\n".join(script))
        f.close()

    # Measurements show this normally takes up to 117 seconds.
    cmd = ["yosys", "-s", script_file, "-q", "-q", "-l", equiv_out]
    result = run_command(
            cmd,
            timeout=5*60,
            # Max measured RSS: 830MB; Note that this sets virtual memory (address space) limit, not RSS!
            vmem_limit_kb=3*1024*1024,
            capture_merged_outputs=True,
            oom_score_adj=500
        )
    print(f"# run_equiv:       {result}")
    if result.status != 0:
        cmd_str = subprocess.list2cmdline(cmd)
        print(f"# cmd: \x1b[37m{cmd_str}\x1b[0m")
        for line in result.stdout.decode("UTF-8").splitlines():
            print(f"┆ \x1b[33m{line}\x1b[0m")

    return result


def get_equiv_result(surelog_out, yosys_out, output_dir, prefix=""):
    """
    Parses equivalence check log to find a final result
    """

    equiv_patterns = {
        "Same content": "PASS",  # EQUIVALENT
        "Equivalence successfully proven": "PASS",  # EQUIVALENT
        "Unproven": "DIFF",  # NOT_EQUIVALENT
        "[0-9]+ unproven": "DIFF",  # NOT_EQUIVALENT
        "ERROR: Can't find gold module surelog": "S GATE",  # INVALID_MODEL_SURELOG
        "ERROR: Can't find gate module yosys": "Y GATE",  # INVALID_MODEL_YOSYS
        "Proved 0 previously unproven \$equiv cells\.": "MODEL EM",  # EMPTY_MODEL
        "ERROR:": "MODEL_ER",  # ERROR_MODEL
    }

    log = ""
    status = "INCONCLUSIVE"

    # Check equivalence check output
    with open(os.path.join(output_dir, "%sequiv.out" % prefix), "r") as equiv_out:
        log = equiv_out.read()
        equiv_out.close()

    for pattern in equiv_patterns.keys():
        if re.search(pattern, log):
            return equiv_patterns[pattern]

    # Inconclusive, check Surelog output
    with open(os.path.join(output_dir, surelog_out), "r") as surelog_out:
        log = surelog_out.read()
        surelog_out.close()

    if re.search("Nb undefined modules: [1-9][0-9]*", log):
        status = "INCOM"
    if re.search("Dumping module ", log) == None:
        status = "S GATE"
    if re.search("^ERROR: ", log):
        status = "UH PLUG"

    # Inconclusive, check Yosys output
    with open(os.path.join(output_dir, yosys_out), "r") as yosys_out:
        log = yosys_out.read()
        yosys_out.close()

    if re.search("Dumping module ", log):
        if status == "S GATE":
            status = "NO GATE"
        elif status == "UH PLUG":
            status = "UH YGATE"
        else:
            status = "Y GATE"

    return status


def log_result(result, output_dir):
    print(result)
    with open(os.path.join(output_dir, "result.json"), "w") as result_file:
        result_file.write(json.dumps(result))
        result_file.close()


def get_test_label(name: str, test_id: int, tests_count: int, skipped: bool = False):
    prefix = ""
    if test_id > 0 and tests_count > 0:
        id_width = (
            1 if tests_count < 10 else
            2 if tests_count < 100 else
            3 if tests_count < 1000 else
            4
        )
        prefix = f"[{test_id:{id_width}}/{tests_count}] "

    if skipped:
        return f"\x1b[2m{prefix}\x1b[33m{name}\x1b[39m (skipped)\x1b[0m"
    else:
        return f"{prefix}\x1b[97;1m{name}\x1b[0m"


def group_begin(name: str, test_id: int, tests_count: int, skipped: bool = False):
    sys.stdout.flush()
    sys.stderr.flush()
    label = get_test_label(name, test_id, tests_count, skipped)
    if os.environ.get("GITHUB_ACTIONS") == "true":
        print(f"::group::{label}")
    else:
        print(label)


def group_end():
    sys.stdout.flush()
    sys.stderr.flush()
    if os.environ.get("GITHUB_ACTIONS") == "true":
        print("::endgroup::")
    else:
        print()


def main():
    parser = argparse.ArgumentParser()
    parser.add_argument("--test-id", type=int, default=-1,
            help="The test number. For status logging only.")
    parser.add_argument("--tests-count", type=int, default=-1,
            help="Total tests count. For status logging only.")

    parser.add_argument("--test-suite-name", type=str, default="",
            help="Used as a part of test name when performing lookup in skiplist. "
            + "Also used as a name of a directory created under output directory.")
    parser.add_argument("--test-suite-dir", type=Path, default=Path.cwd(),
            help="Base directory of the test suite. "
            + "The test file should be located in this directory tree.")

    parser.add_argument("--output-dir", type=Path, default=Path.cwd()/"build"/"tests")

    parser.add_argument("test_src_file", type=Path, help="(System)Verilog source file to test.")
    args = parser.parse_args()

    test_id = args.test_id
    tests_count = args.tests_count
    if test_id > tests_count:
        print(f"Warning: Invalid Arguments: `test_id` ({test_id}) > `tests_count` ({tests_count}). Assuming unset.")
        test_id = tests_count = -1

    test_suite_dir = args.test_suite_dir.resolve()
    if not test_suite_dir.is_dir():
        print(f"Warning: Invalid Arguments: `test_suite_dir` ({args.test_suite_dir}) is not a directory. Using CWD ({Path.cwd()}) instead.")
        test_suite_dir = Path.cwd().resolve()

    test_src_file = args.test_src_file.resolve()
    if not test_src_file.exists():
        print(f"Error: Invalid Arguments: `test_src_file` ({args.test_src_file}) does not exist. Aborting.")
        sys.exit(1)

    # Test name presented to the user.
    try:
        # Path to the source file relative to the test suite directory.
        test_name = str(test_src_file.relative_to(test_suite_dir))
    except ValueError:
        print(f"Warning: Invalid Arguments: `test_src_file` ({test_src_file}) is not located below `test_suite_dir` ({test_suite_dir}).")
        # Use file path as specified in the argument.
        test_name = str(test_src_file)

    # Full test name presented to the user, with test suite name as a prefix.
    # This name is used in passlist.txt and skiplist.txt.
    if args.test_suite_name:
        full_test_name = f"{args.test_suite_name}:{test_name}"
    else:
        full_test_name = test_name

    # Test name suitable for use as a file name (no whitespace, `:`, `/`, control characters).
    safe_test_name = re.sub(r"[\s:/\x00-\x20\x7f-\x9f]", "_", test_name)

    # Directory for storing result.
    output_path = args.output_dir.resolve()

    # Get a list of tests to be skipped
    skiplist = get_testlist(repo_dir/"tests"/"formal"/"skiplist.txt")

    # Get a list of tests that require extra argument
    extra_arg_list = get_testlist(repo_dir/"tests"/"formal"/"extra_arg_list.txt")
    extra_arg_dict = convert_to_extra_arg_dict(extra_arg_list)

    if args.test_suite_name:
        test_suite_work_dir = output_path/args.test_suite_name
    else:
        test_suite_work_dir = output_path

    try:
        test_suite_work_dir.mkdir(parents=True, exist_ok=True)
    except FileExistsError:
        print(f"Error: Output path (or its ancestor) exists and is not a directory: {test_suite_work_dir}")
        sys.exit(1)

    work_dir = test_suite_work_dir/safe_test_name
    test_result = {"name": test_name}

    # Create new work directory, removing existing one if needed.
    if work_dir.is_dir():
        shutil.rmtree(work_dir)
    elif work_dir.exists():
        work_dir.unlink()
    work_dir.mkdir()

    os.chdir(work_dir)

    if full_test_name in skiplist:
        group_begin(full_test_name, test_id, tests_count, True)
        group_end()
        # Intentionally do not save test result.
        return 0

    # Prepare extra arguments for test if one is provided.
    extra_arg = extra_arg_dict[full_test_name] if (full_test_name in extra_arg_dict) else ""

    cancelled = False
    try:
        group_begin(full_test_name, test_id, tests_count)
        # Run synthesis of test's source files and export Verilog
        ret_yosys = run_yosys(test_src_file, work_dir)
        ys_prefix = ""
        preprocessed_path = None
        if ret_yosys:
            ys_prefix = "sv2v_"
            test_result["yosys"] = "FAIL"
            test_result["sv2v_yosys"] = "OK"
            preprocessed_path = preprocess_sv2v(test_src_file, work_dir)
            if preprocessed_path == None:
                test_result["sv2v_yosys"] = "SV2V_FAIL"
                test_result["surelog"] = "SKIPPED"
                test_result["sv2v_surelog"] = "SKIPPED"
                return 0

            ret_yosys = run_yosys(preprocessed_path, work_dir, ys_prefix)
            if ret_yosys:
                test_result["sv2v_yosys"] = "FAIL"
                test_result["surelog"] = "SKIPPED"
                test_result["sv2v_surelog"] = "SKIPPED"
                return 0
        else:
            test_result["yosys"] = "OK"
            test_result["sv2v_yosys"] = "SKIPPED"

        ret_equiv = None
        ret_surelog = run_surelog(test_src_file, work_dir, extra_arg)
        if not ret_surelog:
            top_module_name = get_test_top_module(work_dir)
            ret_equiv = run_equiv(top_module_name, work_dir, yosys_gate=(ys_prefix + "yosys_gate.v"))
            test_result["surelog"] = get_equiv_result("surelog.out", ys_prefix + "yosys.out", work_dir)
        else:
            test_result["surelog"] = "FAIL"

        if preprocessed_path:
            ret_surelog = run_surelog(preprocessed_path, work_dir, extra_arg, "sv2v_")
            if not ret_surelog:
                top_module_name = get_test_top_module(work_dir, "sv2v_")
                ret_equiv = run_equiv(top_module_name, work_dir, surelog_gate="sv2v_surelog_gate.v", yosys_gate=(ys_prefix + "yosys_gate.v"))
                test_result["sv2v_surelog"] = get_equiv_result("sv2v_surelog.out", ys_prefix + "yosys.out", work_dir, "sv2v_")
            else:
                test_result["sv2v_surelog"] = "FAIL"
        else:
            test_result["sv2v_surelog"] = "SKIPPED"

        if ret_equiv is not None:
            test_result.update(run_command_result_to_dict(ret_equiv))

    except KeyboardInterrupt as e:
        # Catch the interrupt here to print a message between group_begin
        # and group_end and ultimately allow to see in the middle of which
        # test it happened.
        cancelled = True
        import traceback
        print("Cancelled:")
        traceback.print_tb(e.__traceback__, file=sys.stdout)
        return 1

    except Exception:
        import traceback
        # Print to stdout to be in sync with `group_end()`
        traceback.print_exc(file=sys.stdout)
        return 1

    finally:
        if not cancelled:
            log_result(test_result, work_dir)
        group_end()


if __name__ == "__main__":
    sys.exit(main())
