---
block/AREF:
  description: AREF configuration
  items:
    - name: AREF_CTRL
      description: global AREF control
      byte_offset: 0
      fieldset: AREF_CTRL
block/PASS:
  description: "PASS top-level MMIO (DSABv2, INTR)"
  items:
    - name: INTR_CAUSE
      description: Interrupt cause register
      byte_offset: 0
      access: Read
      fieldset: INTR_CAUSE
    - name: AREF
      description: AREF configuration
      byte_offset: 3584
      block: AREF
    - name: VREF_TRIM0
      description: VREF Trim bits
      byte_offset: 3840
      fieldset: VREF_TRIM0
    - name: VREF_TRIM1
      description: VREF Trim bits
      byte_offset: 3844
      fieldset: VREF_TRIM1
    - name: VREF_TRIM2
      description: VREF Trim bits
      byte_offset: 3848
      fieldset: VREF_TRIM2
    - name: VREF_TRIM3
      description: VREF Trim bits
      byte_offset: 3852
      fieldset: VREF_TRIM3
    - name: IZTAT_TRIM0
      description: IZTAT Trim bits
      byte_offset: 3856
      fieldset: IZTAT_TRIM0
    - name: IZTAT_TRIM1
      description: IZTAT Trim bits
      byte_offset: 3860
      fieldset: IZTAT_TRIM1
    - name: IPTAT_TRIM0
      description: IPTAT Trim bits
      byte_offset: 3864
      fieldset: IPTAT_TRIM0
    - name: ICTAT_TRIM0
      description: ICTAT Trim bits
      byte_offset: 3868
      fieldset: ICTAT_TRIM0
fieldset/AREF_CTRL:
  description: global AREF control
  fields:
    - name: AREF_MODE
      description: Control bit to trade off AREF settling and noise performance
      bit_offset: 0
      bit_size: 1
      enum: AREF_MODE
    - name: AREF_BIAS_SCALE
      description: "BIAS Current Control for all AREF Amplifiers. (These are risk mitigation bits that should not be touched by the customer: the impact on IDDA/noise/startup still needs to be characterized) 0: 125nA (reduced bias: reduction in total AREF IDDA, higher noise and longer startup times) 1: 250nA ('default' setting to meet bandgap performance (noise/startup) and IDDA specifications) 2: 375nA (increased bias: increase in total AREF IDDA, lower noise and shorter startup times) 3: 500nA (further increased bias: increase in total AREF IDDA, lower noise and shorter startup times)"
      bit_offset: 2
      bit_size: 2
    - name: AREF_RMB
      description: "AREF control signals (RMB). Bit 0: Manual VBG startup circuit enable 0: normal VBG startup circuit operation 1: VBG startup circuit is forced 'always on' Bit 1: Manual disable of IPTAT2 DAC 0: normal IPTAT2 DAC operation 1: PTAT2 DAC is disabled while VBG startup is active Bit 2: Manual enable of VBG offset correction DAC 0: normal VBG offset correction DAC operation 1: VBG offset correction DAC is enabled while VBG startup is active"
      bit_offset: 4
      bit_size: 3
    - name: CTB_IPTAT_SCALE
      description: "CTB IPTAT current scaler. This bit must be set in order to operate the CTB amplifiers in the lowest power mode. This bit is chip-wide (controls all CTB amplifiers). 0: 1uA 1: 100nA"
      bit_offset: 7
      bit_size: 1
    - name: CTB_IPTAT_REDIRECT
      description: "Re-direct the CTB IPTAT output current. This can be used to reduce amplifier bias glitches during power mode transitions (for PSoC4A/B DSAB backwards compatibility). 0: Opamp<n>.IPTAT = AREF.IPTAT and Opamp<n>.IZTAT= AREF.IZTAT 1: Opamp<n>.IPTAT = HiZ and Opamp<n>.IZTAT= AREF.IPTAT *Note that in Deep Sleep, the AREF IZTAT and/or IPTAT currents can be disabled and therefore the corresponding Opamp<n>.IZTAT/IPTAT will be HiZ."
      bit_offset: 8
      bit_size: 8
    - name: IZTAT_SEL
      description: iztat current select control
      bit_offset: 16
      bit_size: 1
      enum: IZTAT_SEL
    - name: CLOCK_PUMP_PERI_SEL
      description: "CTBm charge pump clock source select. This field has nothing to do with the AREF. 0: Use the dedicated pump clock from SRSS (default) 1: Use one of the CLK_PERI dividers"
      bit_offset: 19
      bit_size: 1
    - name: VREF_SEL
      description: bandgap voltage select control
      bit_offset: 20
      bit_size: 2
      enum: VREF_SEL
    - name: DEEPSLEEP_MODE
      description: AREF DeepSleep Operation Modes (only applies if DEEPSLEEP_ON = 1)
      bit_offset: 28
      bit_size: 2
      enum: DEEPSLEEP_MODE
    - name: DEEPSLEEP_ON
      description: "- 0: AREF IP disabled/off during DeepSleep power mode - 1: AREF IP remains enabled during DeepSleep power mode (if ENABLED=1)"
      bit_offset: 30
      bit_size: 1
    - name: ENABLED
      description: Disable AREF
      bit_offset: 31
      bit_size: 1
fieldset/ICTAT_TRIM0:
  description: ICTAT Trim bits
  fields:
    - name: ICTAT_TRIM
      description: "ICTAT trim 0x00 : Minimum ICTAT current (~150nA at room) 0x0F : Maximum ICTAT current (~350nA at room)"
      bit_offset: 0
      bit_size: 4
fieldset/INTR_CAUSE:
  description: Interrupt cause register
  fields:
    - name: CTB0_INT
      description: CTB0 interrupt pending
      bit_offset: 0
      bit_size: 1
    - name: CTB1_INT
      description: CTB1 interrupt pending
      bit_offset: 1
      bit_size: 1
    - name: CTB2_INT
      description: CTB2 interrupt pending
      bit_offset: 2
      bit_size: 1
    - name: CTB3_INT
      description: CTB3 interrupt pending
      bit_offset: 3
      bit_size: 1
    - name: CTDAC0_INT
      description: CTDAC0 interrupt pending
      bit_offset: 4
      bit_size: 1
    - name: CTDAC1_INT
      description: CTDAC1 interrupt pending
      bit_offset: 5
      bit_size: 1
    - name: CTDAC2_INT
      description: CTDAC2 interrupt pending
      bit_offset: 6
      bit_size: 1
    - name: CTDAC3_INT
      description: CTDAC3 interrupt pending
      bit_offset: 7
      bit_size: 1
fieldset/IPTAT_TRIM0:
  description: IPTAT Trim bits
  fields:
    - name: IPTAT_CORE_TRIM
      description: "IPTAT trim 0x0 : Minimum IPTAT current (~150nA at room) 0xF : Maximum IPTAT current (~350nA at room)"
      bit_offset: 0
      bit_size: 4
    - name: IPTAT_CTBM_TRIM
      description: "CTMB PTAT Current Trim 0x0 : Minimum CTMB IPTAT Current (~875nA) 0xF : Maximum CTMB IPTAT Current (~1.1uA)"
      bit_offset: 4
      bit_size: 4
fieldset/IZTAT_TRIM0:
  description: IZTAT Trim bits
  fields:
    - name: IZTAT_ABS_TRIM
      description: N/A
      bit_offset: 0
      bit_size: 8
fieldset/IZTAT_TRIM1:
  description: IZTAT Trim bits
  fields:
    - name: IZTAT_TC_TRIM
      description: "IZTAT temperature correction trim (RMB) 0x00 : No IZTAT temperature correction 0xFF : Maximum IZTAT temperature correction As this is a Risk Mitigation Register, it should be loaded with 0x08."
      bit_offset: 0
      bit_size: 8
fieldset/VREF_TRIM0:
  description: VREF Trim bits
  fields:
    - name: VREF_ABS_TRIM
      description: N/A
      bit_offset: 0
      bit_size: 8
fieldset/VREF_TRIM1:
  description: VREF Trim bits
  fields:
    - name: VREF_TEMPCO_TRIM
      description: N/A
      bit_offset: 0
      bit_size: 8
fieldset/VREF_TRIM2:
  description: VREF Trim bits
  fields:
    - name: VREF_CURV_TRIM
      description: N/A
      bit_offset: 0
      bit_size: 8
fieldset/VREF_TRIM3:
  description: VREF Trim bits
  fields:
    - name: VREF_ATTEN_TRIM
      description: Obsolete
      bit_offset: 0
      bit_size: 4
enum/AREF_MODE:
  bit_size: 1
  variants:
    - name: NORMAL
      description: Nominal noise normal startup mode (meets normal mode settling and noise specifications)
      value: 0
    - name: FAST_START
      description: High noise fast startup mode (meets fast mode settling and noise specifications)
      value: 1
enum/DEEPSLEEP_MODE:
  bit_size: 2
  variants:
    - name: "OFF"
      description: "All blocks 'OFF' in DeepSleep"
      value: 0
    - name: IPTAT
      description: "IPTAT bias generator 'ON' in DeepSleep (used for fast AREF wakeup only: IPTAT outputs not available)"
      value: 1
    - name: IPTAT_IZTAT
      description: "IPTAT bias generator and outputs 'ON' in DeepSleep (used for biasing the CTBm with a PTAT current only in deep sleep) *Note that this mode also requires that the CTB_IPTAT_REDIRECT be set if the CTBm opamp is to operate in DeepSleep"
      value: 2
    - name: IPTAT_IZTAT_VREF
      description: "IPTAT, VREF, and IZTAT generators 'ON' in DeepSleep. This mode provides identical AREF functionality in DeepSleep as in the Active mode."
      value: 3
enum/IZTAT_SEL:
  bit_size: 1
  variants:
    - name: SRSS
      description: Use 250nA IZTAT from SRSS
      value: 0
    - name: LOCAL
      description: Use locally generated 250nA
      value: 1
enum/VREF_SEL:
  bit_size: 2
  variants:
    - name: SRSS
      description: Use 0.8V Vref from SRSS
      value: 0
    - name: LOCAL
      description: Use locally generated Vref
      value: 1
    - name: EXTERNAL
      description: Use externally supplied Vref (aref_ext_vref)
      value: 2
