// Seed: 2633843944
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  reg id_3;
  generate
    always @(*) begin
      SystemTFIdentifier(1'd0);
      if (id_2) begin
        id_1 <= 1'h0;
      end else id_3 <= id_2;
    end
  endgenerate
endmodule
