// Seed: 1096217364
module module_0 (
    output tri0 id_0,
    output wor  id_1
);
  wire id_3 = id_3;
  wire id_4;
  assign id_0 = -1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    output wor id_2,
    output supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wand id_8
);
  wire  id_43;
  wire  id_44 = 1;
  wire  id_45;
  wire  id_46 = id_45;
  wire  id_47;
  uwire id_48, id_49 = 1'b0;
  wand  id_50 = 1;
  assign id_23 = id_40#(1);
  assign id_12 = id_10;
  wire id_51, id_52, id_53;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  assign modCall_1.type_0 = 0;
  assign id_27 = {id_11};
  wire id_54;
endmodule
