// Seed: 2472974064
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output tri id_2,
    input supply0 id_3,
    input wand id_4,
    input wire id_5,
    output supply0 id_6,
    input uwire id_7,
    input supply1 id_8,
    output tri0 id_9,
    input tri1 id_10,
    output wand id_11,
    output uwire id_12,
    input wand id_13,
    output uwire id_14,
    input tri id_15,
    output tri1 id_16,
    output wand id_17
);
  logic [7:0] id_19;
  wire id_20, id_21, id_22;
  wire id_23;
  assign id_21 = id_19[1];
  assign id_9  = id_3;
  wire id_24;
  assign id_12 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output tri id_2,
    input supply1 id_3,
    input wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    output wand id_8,
    input supply1 id_9,
    output wand id_10
);
  wire id_12, id_13, id_14;
  assign id_13 = 1;
  assign id_6  = 1;
  module_0(
      id_3,
      id_4,
      id_6,
      id_9,
      id_5,
      id_9,
      id_6,
      id_5,
      id_4,
      id_2,
      id_5,
      id_2,
      id_2,
      id_3,
      id_2,
      id_4,
      id_6,
      id_8
  );
endmodule
