[submodule "verilog/ram"]
	path = verilog/ram
	url = git@github.com:kevintownsend/ram.git
[submodule "verilog/common"]
	path = verilog/common
	url = git@github.com:kevintownsend/common.git
[submodule "verilog/std_fifo"]
	path = verilog/std_fifo
	url = git@github.com:kevintownsend/std_fifo.git
[submodule "decoders"]
	path = decoders
	url = git@github.com:kevintownsend/decoders.git
