   1                             		.file	"SCI7.c"
   2                             		.section P,"ax"
   3                             	.Ltext0:
   4                             		.section	.bss.sci7_tx_address,"aw",@nobits
   5                             		.balign 4
   8                             	_sci7_tx_address:
   9 0000 00 00 00 00             		.zero	4
  10                             		.section	.bss.sci7_tx_count,"aw",@nobits
  11                             		.balign 2
  14                             	_sci7_tx_count:
  15 0000 00 00                   		.zero	2
  16                             		.section	.bss.sci7_rx_address,"aw",@nobits
  17                             		.balign 4
  20                             	_sci7_rx_address:
  21 0000 00 00 00 00             		.zero	4
  22                             		.section	.bss.sci7_rx_count,"aw",@nobits
  23                             		.balign 2
  26                             	_sci7_rx_count:
  27 0000 00 00                   		.zero	2
  28                             		.section	.bss.sci7_rx_length,"aw",@nobits
  29                             		.balign 2
  32                             	_sci7_rx_length:
  33 0000 00 00                   		.zero	2
  34                             		.global	_sci7_send_end_flag
  35                             		.section	.data.sci7_send_end_flag,"aw"
  38                             	_sci7_send_end_flag:
  39 0000 01                      		.byte	1
  40                             		.section	.text.uart_create,"ax",@progbits
  41                             		.global	_uart_create
  43                             	_uart_create:
  44                             	.LFB0:
  45                             		.file 1 "../src/peripheral/SCI7.c"
   1:../src/peripheral/SCI7.c **** /*
   2:../src/peripheral/SCI7.c ****  * SCI7.c
   3:../src/peripheral/SCI7.c ****  *
   4:../src/peripheral/SCI7.c ****  *  Created on: 2024/02/01
   5:../src/peripheral/SCI7.c ****  *      Author: sata
   6:../src/peripheral/SCI7.c ****  */
   7:../src/peripheral/SCI7.c **** 
   8:../src/peripheral/SCI7.c **** #include "SCI7.h"
   9:../src/peripheral/SCI7.c **** #include "interrupt_handlers.h"
  10:../src/peripheral/SCI7.c **** 
  11:../src/peripheral/SCI7.c **** static volatile uint8 *sci7_tx_address;	/* SCI7 transmit buffer address */
  12:../src/peripheral/SCI7.c **** static volatile uint16 sci7_tx_count;		/* SCI7 transmit data number */
  13:../src/peripheral/SCI7.c **** static volatile uint8 *sci7_rx_address;	/* SCI7 receive buffer address */
  14:../src/peripheral/SCI7.c **** static volatile uint16 sci7_rx_count;		/* SCI7 receive data number */
  15:../src/peripheral/SCI7.c **** static volatile uint16 sci7_rx_length;		/* SCI7 receive data length */
  16:../src/peripheral/SCI7.c **** 
  17:../src/peripheral/SCI7.c **** uint8 sci7_send_end_flag = 1;
  18:../src/peripheral/SCI7.c **** 
  19:../src/peripheral/SCI7.c **** void uart_create(UART_BAUD baud) {
  46                             		.loc 1 19 34
  47 0000 7E AA                   		push.l	r10
  48                             	.LCFI0:
  49 0002 71 0A FC                		add	#-4, r0, r10
  50                             	.LCFI1:
  51 0005 EF A0                   		mov.L	r10, r0
  52 0007 E3 A1                   		mov.L	r1, [r10]
  20:../src/peripheral/SCI7.c **** 
  21:../src/peripheral/SCI7.c **** 
  22:../src/peripheral/SCI7.c **** 	IPR(SCI7,RXI7) = _IPR_LEVEL10;
  53                             		.loc 1 22 2
  54 0009 FB 4E 00 70 08          		mov.L	#0x87000, r4
  55                             		.loc 1 22 17
  56 000e CE 45 62 03             		mov.B	866[r4], r5
  57 0012 75 25 F0                		and	#-16, r5
  58 0015 65 A5                   		or	#10, r5
  59 0017 CB 45 62 03             		mov.B	r5, 866[r4]
  23:../src/peripheral/SCI7.c **** 	IPR(SCI7,TXI7) = _IPR_LEVEL10;
  60                             		.loc 1 23 2
  61 001b FB 4E 00 70 08          		mov.L	#0x87000, r4
  62                             		.loc 1 23 17
  63 0020 CE 45 63 03             		mov.B	867[r4], r5
  64 0024 75 25 F0                		and	#-16, r5
  65 0027 65 A5                   		or	#10, r5
  66 0029 CB 45 63 03             		mov.B	r5, 867[r4]
  24:../src/peripheral/SCI7.c **** 
  25:../src/peripheral/SCI7.c **** 	SCI7.SCR.BYTE = 0x00u;	/* Clear the control register */
  67                             		.loc 1 25 2
  68 002d FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
  69                             		.loc 1 25 16
  70 0032 3C 52 00                		mov.B	#0, 2[r5]
  26:../src/peripheral/SCI7.c **** 	SCI7.SCR.BYTE = 0x00u;	/* Set clock enable */
  71                             		.loc 1 26 2
  72 0035 FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
  73                             		.loc 1 26 16
  74 003a 3C 52 00                		mov.B	#0, 2[r5]
  27:../src/peripheral/SCI7.c **** 
  28:../src/peripheral/SCI7.c **** 	/* Clear the SIMR1.IICM, SPMR.CKPH, and CKPOL bit, and set SPMR */
  29:../src/peripheral/SCI7.c **** 	SCI7.SIMR1.BIT.IICM = 0u;
  75                             		.loc 1 29 2
  76 003d FB 4E E0 A0 08          		mov.L	#0x8a0e0, r4
  77                             		.loc 1 29 22
  78 0042 8A 4D                   		mov.B	9[r4], r5
  79 0044 7A 05                   		bclr	#0, r5
  80 0046 82 4D                   		mov.B	r5, 9[r4]
  30:../src/peripheral/SCI7.c **** 	SCI7.SPMR.BYTE = 0x00u;
  81                             		.loc 1 30 2
  82 0048 FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
  83                             		.loc 1 30 17
  84 004d 3C 5D 00                		mov.B	#0, 13[r5]
  31:../src/peripheral/SCI7.c **** 
  32:../src/peripheral/SCI7.c **** 	switch (baud)
  85                             		.loc 1 32 2
  86 0050 EC A5                   		mov.L	[r10], r5
  87 0052 61 05                   		cmp	#0, r5
  88 0054 21 33                   		bne	.L2
  33:../src/peripheral/SCI7.c **** 	{
  34:../src/peripheral/SCI7.c **** 	case UART_9600:
  35:../src/peripheral/SCI7.c **** 		/* Set control registers */
  36:../src/peripheral/SCI7.c **** 		SCI7.SMR.BYTE = 0x00u;
  89                             		.loc 1 36 3
  90 0056 FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
  91                             		.loc 1 36 17
  92 005b F8 54 00                		mov.B	#0, [r5]
  37:../src/peripheral/SCI7.c **** 		SCI7.SMR.BIT.CKS = 2u;	// pclk / 16
  93                             		.loc 1 37 3
  94 005e FB 4E E0 A0 08          		mov.L	#0x8a0e0, r4
  95                             		.loc 1 37 20
  96 0063 CC 45                   		mov.B	[r4], r5
  97 0065 75 25 FC                		and	#-4, r5
  98 0068 65 25                   		or	#2, r5
  99 006a C3 45                   		mov.B	r5, [r4]
  38:../src/peripheral/SCI7.c **** 		SCI7.SCMR.BYTE = 0xF2u;
 100                             		.loc 1 38 3
 101 006c FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
 102                             		.loc 1 38 18
 103 0071 F9 54 06 F2             		mov.B	#-14, 6[r5]
  39:../src/peripheral/SCI7.c **** 		SCI7.SEMR.BYTE = 0x00u;
 104                             		.loc 1 39 3
 105 0075 FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
 106                             		.loc 1 39 18
 107 007a 3C 57 00                		mov.B	#0, 7[r5]
  40:../src/peripheral/SCI7.c **** 
  41:../src/peripheral/SCI7.c **** 		/* Set bit rate */
  42:../src/peripheral/SCI7.c **** 		SCI7.BRR = 11u;	// 9600 bps
 108                             		.loc 1 42 3
 109 007d FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
 110                             		.loc 1 42 12
 111 0082 3C 51 0B                		mov.B	#11, 1[r5]
  43:../src/peripheral/SCI7.c **** 		break;
 112                             		.loc 1 43 3
 113 0085 2E 32                   		bra	.L3
 114                             	.L2:
  44:../src/peripheral/SCI7.c **** 	default:
  45:../src/peripheral/SCI7.c **** 		/* Set control registers */
  46:../src/peripheral/SCI7.c **** 		SCI7.SMR.BYTE = 0x00u;
 115                             		.loc 1 46 3
 116 0087 FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
 117                             		.loc 1 46 17
 118 008c F8 54 00                		mov.B	#0, [r5]
  47:../src/peripheral/SCI7.c **** 		SCI7.SMR.BIT.CKS = 2u;	// pclk / 16
 119                             		.loc 1 47 3
 120 008f FB 4E E0 A0 08          		mov.L	#0x8a0e0, r4
 121                             		.loc 1 47 20
 122 0094 CC 45                   		mov.B	[r4], r5
 123 0096 75 25 FC                		and	#-4, r5
 124 0099 65 25                   		or	#2, r5
 125 009b C3 45                   		mov.B	r5, [r4]
  48:../src/peripheral/SCI7.c **** 		SCI7.SCMR.BYTE = 0xF2u;
 126                             		.loc 1 48 3
 127 009d FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
 128                             		.loc 1 48 18
 129 00a2 F9 54 06 F2             		mov.B	#-14, 6[r5]
  49:../src/peripheral/SCI7.c **** 		SCI7.SEMR.BYTE = 0x00u;
 130                             		.loc 1 49 3
 131 00a6 FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
 132                             		.loc 1 49 18
 133 00ab 3C 57 00                		mov.B	#0, 7[r5]
  50:../src/peripheral/SCI7.c **** 
  51:../src/peripheral/SCI7.c **** 		/* Set bit rate */
  52:../src/peripheral/SCI7.c **** 		SCI7.BRR = 11u;	// 9600 bps
 134                             		.loc 1 52 3
 135 00ae FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
 136                             		.loc 1 52 12
 137 00b3 3C 51 0B                		mov.B	#11, 1[r5]
  53:../src/peripheral/SCI7.c **** 		break;
 138                             		.loc 1 53 3
 139 00b6 03                      		nop
 140                             	.L3:
  54:../src/peripheral/SCI7.c **** 
  55:../src/peripheral/SCI7.c **** 	}
  56:../src/peripheral/SCI7.c **** }
 141                             		.loc 1 56 1
 142 00b7 03                      		nop
 143 00b8 3F AA 02                		rtsd	#8, r10-r10
 144                             	.LFE0:
 146                             		.section	.text.uart_start,"ax",@progbits
 147                             		.global	_uart_start
 149                             	_uart_start:
 150                             	.LFB1:
  57:../src/peripheral/SCI7.c **** 
  58:../src/peripheral/SCI7.c **** 
  59:../src/peripheral/SCI7.c **** 
  60:../src/peripheral/SCI7.c **** void uart_start(void) {
 151                             		.loc 1 60 23
 152 0000 7E AA                   		push.l	r10
 153                             	.LCFI2:
 154 0002 EF 0A                   		mov.L	r0, r10
 155                             	.LCFI3:
  61:../src/peripheral/SCI7.c **** 	sci7_send_end_flag = 0;
 156                             		.loc 1 61 21
 157 0004 FB 52 00 00 00 00       		mov.L	#_sci7_send_end_flag, r5
 158 000a F8 54 00                		mov.B	#0, [r5]
  62:../src/peripheral/SCI7.c **** 
  63:../src/peripheral/SCI7.c **** 	IR(SCI7,TXI7) = 0u;
 159                             		.loc 1 63 2
 160 000d FB 4E 00 70 08          		mov.L	#0x87000, r4
 161                             		.loc 1 63 16
 162 0012 CD 45 63                		mov.B	99[r4], r5
 163 0015 7A 05                   		bclr	#0, r5
 164 0017 C7 45 63                		mov.B	r5, 99[r4]
  64:../src/peripheral/SCI7.c **** 	IR(SCI7,RXI7) = 0u;
 165                             		.loc 1 64 2
 166 001a FB 4E 00 70 08          		mov.L	#0x87000, r4
 167                             		.loc 1 64 16
 168 001f CD 45 62                		mov.B	98[r4], r5
 169 0022 7A 05                   		bclr	#0, r5
 170 0024 C7 45 62                		mov.B	r5, 98[r4]
  65:../src/peripheral/SCI7.c **** 
  66:../src/peripheral/SCI7.c **** 	IEN(SCI7,TXI7) = 1u;
 171                             		.loc 1 66 2
 172 0027 FB 4E 00 70 08          		mov.L	#0x87000, r4
 173                             		.loc 1 66 17
 174 002c CE 45 0C 02             		mov.B	524[r4], r5
 175 0030 78 35                   		bset	#3, r5
 176 0032 CB 45 0C 02             		mov.B	r5, 524[r4]
  67:../src/peripheral/SCI7.c **** 	ICU.GENBL0.BIT.EN14 = 1u;	// TEI7 (Transmit Error Interrupt)
 177                             		.loc 1 67 2
 178 0036 FB 4E 00 70 08          		mov.L	#0x87000, r4
 179                             		.loc 1 67 22
 180 003b EE 45 9C 01             		mov.L	1648[r4], r5
 181 003f 78 E5                   		bset	#14, r5
 182 0041 EB 45 9C 01             		mov.L	r5, 1648[r4]
  68:../src/peripheral/SCI7.c **** 	IEN(SCI7,RXI7) = 1u;
 183                             		.loc 1 68 2
 184 0045 FB 4E 00 70 08          		mov.L	#0x87000, r4
 185                             		.loc 1 68 17
 186 004a CE 45 0C 02             		mov.B	524[r4], r5
 187 004e 78 25                   		bset	#2, r5
 188 0050 CB 45 0C 02             		mov.B	r5, 524[r4]
  69:../src/peripheral/SCI7.c **** 	ICU.GENBL0.BIT.EN15 = 1u;	// ERI7 (Error Recieve Interrupt)
 189                             		.loc 1 69 2
 190 0054 FB 4E 00 70 08          		mov.L	#0x87000, r4
 191                             		.loc 1 69 22
 192 0059 EE 45 9C 01             		mov.L	1648[r4], r5
 193 005d 78 F5                   		bset	#15, r5
 194 005f EB 45 9C 01             		mov.L	r5, 1648[r4]
  70:../src/peripheral/SCI7.c **** 
  71:../src/peripheral/SCI7.c **** }
 195                             		.loc 1 71 1
 196 0063 03                      		nop
 197 0064 3F AA 01                		rtsd	#4, r10-r10
 198                             	.LFE1:
 200                             		.section	.text.uart_stop,"ax",@progbits
 201                             		.global	_uart_stop
 203                             	_uart_stop:
 204                             	.LFB2:
  72:../src/peripheral/SCI7.c **** 
  73:../src/peripheral/SCI7.c **** 
  74:../src/peripheral/SCI7.c **** void uart_stop(void) {
 205                             		.loc 1 74 22
 206 0000 7E AA                   		push.l	r10
 207                             	.LCFI4:
 208 0002 EF 0A                   		mov.L	r0, r10
 209                             	.LCFI5:
  75:../src/peripheral/SCI7.c **** 
  76:../src/peripheral/SCI7.c **** 	/* Set TXD7 pin */
  77:../src/peripheral/SCI7.c **** 	PORT9.PMR.BYTE &= 0xFEU;
 210                             		.loc 1 77 17
 211 0004 FB 5E 09 C0 08          		mov.L	#0x8c009, r5
 212 0009 CD 54 60                		mov.B	96[r5], r4
 213 000c FB 5E 09 C0 08          		mov.L	#0x8c009, r5
 214 0011 75 24 FE                		and	#-2, r4
 215 0014 C7 54 60                		mov.B	r4, 96[r5]
  78:../src/peripheral/SCI7.c **** 
  79:../src/peripheral/SCI7.c **** 	/* Disable serial transmit */
  80:../src/peripheral/SCI7.c **** 	SCI7.SCR.BIT.TE = 0U;
 216                             		.loc 1 80 2
 217 0017 FB 4E E0 A0 08          		mov.L	#0x8a0e0, r4
 218                             		.loc 1 80 18
 219 001c 88 C5                   		mov.B	2[r4], r5
 220 001e 7A 55                   		bclr	#5, r5
 221 0020 80 C5                   		mov.B	r5, 2[r4]
  81:../src/peripheral/SCI7.c **** 
  82:../src/peripheral/SCI7.c **** 	/* Disable serial receive */
  83:../src/peripheral/SCI7.c **** 	SCI7.SCR.BIT.RE = 0U;
 222                             		.loc 1 83 2
 223 0022 FB 4E E0 A0 08          		mov.L	#0x8a0e0, r4
 224                             		.loc 1 83 18
 225 0027 88 C5                   		mov.B	2[r4], r5
 226 0029 7A 45                   		bclr	#4, r5
 227 002b 80 C5                   		mov.B	r5, 2[r4]
  84:../src/peripheral/SCI7.c **** 
  85:../src/peripheral/SCI7.c **** 	/* Disable SCI interrupt */
  86:../src/peripheral/SCI7.c **** 	SCI7.SCR.BIT.TIE = 0U;
 228                             		.loc 1 86 2
 229 002d FB 4E E0 A0 08          		mov.L	#0x8a0e0, r4
 230                             		.loc 1 86 19
 231 0032 88 C5                   		mov.B	2[r4], r5
 232 0034 7A 75                   		bclr	#7, r5
 233 0036 80 C5                   		mov.B	r5, 2[r4]
  87:../src/peripheral/SCI7.c **** 	SCI7.SCR.BIT.RIE = 0U;
 234                             		.loc 1 87 2
 235 0038 FB 4E E0 A0 08          		mov.L	#0x8a0e0, r4
 236                             		.loc 1 87 19
 237 003d 88 C5                   		mov.B	2[r4], r5
 238 003f 7A 65                   		bclr	#6, r5
 239 0041 80 C5                   		mov.B	r5, 2[r4]
  88:../src/peripheral/SCI7.c **** 	IEN(SCI7,TXI7) = 0U;
 240                             		.loc 1 88 2
 241 0043 FB 4E 00 70 08          		mov.L	#0x87000, r4
 242                             		.loc 1 88 17
 243 0048 CE 45 0C 02             		mov.B	524[r4], r5
 244 004c 7A 35                   		bclr	#3, r5
 245 004e CB 45 0C 02             		mov.B	r5, 524[r4]
  89:../src/peripheral/SCI7.c **** 	ICU.GENBL0.BIT.EN14 = 0U;
 246                             		.loc 1 89 2
 247 0052 FB 4E 00 70 08          		mov.L	#0x87000, r4
 248                             		.loc 1 89 22
 249 0057 EE 45 9C 01             		mov.L	1648[r4], r5
 250 005b 7A E5                   		bclr	#14, r5
 251 005d EB 45 9C 01             		mov.L	r5, 1648[r4]
  90:../src/peripheral/SCI7.c **** 	IR(SCI7,TXI7) = 0U;
 252                             		.loc 1 90 2
 253 0061 FB 4E 00 70 08          		mov.L	#0x87000, r4
 254                             		.loc 1 90 16
 255 0066 CD 45 63                		mov.B	99[r4], r5
 256 0069 7A 05                   		bclr	#0, r5
 257 006b C7 45 63                		mov.B	r5, 99[r4]
  91:../src/peripheral/SCI7.c **** 	IEN(SCI7,RXI7) = 0U;
 258                             		.loc 1 91 2
 259 006e FB 4E 00 70 08          		mov.L	#0x87000, r4
 260                             		.loc 1 91 17
 261 0073 CE 45 0C 02             		mov.B	524[r4], r5
 262 0077 7A 25                   		bclr	#2, r5
 263 0079 CB 45 0C 02             		mov.B	r5, 524[r4]
  92:../src/peripheral/SCI7.c **** 	ICU.GENBL0.BIT.EN15 = 0U;
 264                             		.loc 1 92 2
 265 007d FB 4E 00 70 08          		mov.L	#0x87000, r4
 266                             		.loc 1 92 22
 267 0082 EE 45 9C 01             		mov.L	1648[r4], r5
 268 0086 7A F5                   		bclr	#15, r5
 269 0088 EB 45 9C 01             		mov.L	r5, 1648[r4]
  93:../src/peripheral/SCI7.c **** 	IR(SCI7,RXI7) = 0U;
 270                             		.loc 1 93 2
 271 008c FB 4E 00 70 08          		mov.L	#0x87000, r4
 272                             		.loc 1 93 16
 273 0091 CD 45 62                		mov.B	98[r4], r5
 274 0094 7A 05                   		bclr	#0, r5
 275 0096 C7 45 62                		mov.B	r5, 98[r4]
  94:../src/peripheral/SCI7.c **** }
 276                             		.loc 1 94 1
 277 0099 03                      		nop
 278 009a 3F AA 01                		rtsd	#4, r10-r10
 279                             	.LFE2:
 281                             		.section	.text.SCI7_Serial_Send,"ax",@progbits
 282                             		.global	_SCI7_Serial_Send
 284                             	_SCI7_Serial_Send:
 285                             	.LFB3:
  95:../src/peripheral/SCI7.c **** 
  96:../src/peripheral/SCI7.c **** 
  97:../src/peripheral/SCI7.c **** void SCI7_Serial_Send(uint8 *const tx_buf, uint16 tx_num)
  98:../src/peripheral/SCI7.c **** {
 286                             		.loc 1 98 1
 287 0000 7E AA                   		push.l	r10
 288                             	.LCFI6:
 289 0002 71 0A F8                		add	#-8, r0, r10
 290                             	.LCFI7:
 291 0005 EF A0                   		mov.L	r10, r0
 292 0007 E3 A1                   		mov.L	r1, [r10]
 293 0009 D7 A2 02                		mov.W	r2, 4[r10]
  99:../src/peripheral/SCI7.c **** 
 100:../src/peripheral/SCI7.c **** 	if (1U > tx_num) {
 294                             		.loc 1 100 5
 295 000c 5D A5 02                		movu.W	4[r10], r5
 296 000f 61 05                   		cmp	#0, r5
 297 0011 20 6E                   		beq	.L9
 101:../src/peripheral/SCI7.c **** 		// status = MD_ARGERROR;
 102:../src/peripheral/SCI7.c **** 	}
 103:../src/peripheral/SCI7.c **** 	else if (0U == IEN(SCI7, TXI7)) {
 298                             		.loc 1 103 17
 299 0013 FB 5E 00 70 08          		mov.L	#0x87000, r5
 300 0018 CE 55 0C 02             		mov.B	524[r5], r5
 301 001c 5B 55                   		movu.B	r5, r5
 302 001e 68 35                   		shlr	#3, r5
 303 0020 64 15                   		and	#1, r5
 304                             		.loc 1 103 10
 305 0022 5B 55                   		movu.B	r5, r5
 306 0024 61 05                   		cmp	#0, r5
 307 0026 20 59                   		beq	.L9
 104:../src/peripheral/SCI7.c **** 		// status = MD_ERROR;
 105:../src/peripheral/SCI7.c **** 	}
 106:../src/peripheral/SCI7.c **** 	else {
 107:../src/peripheral/SCI7.c **** 		sci7_tx_address = tx_buf;
 308                             		.loc 1 107 19
 309 0028 FB 52 00 00 00 00       		mov.L	#_sci7_tx_address, r5
 310 002e EC A4                   		mov.L	[r10], r4
 311 0030 E3 54                   		mov.L	r4, [r5]
 108:../src/peripheral/SCI7.c **** 		sci7_tx_count = tx_num;
 312                             		.loc 1 108 17
 313 0032 FB 52 00 00 00 00       		mov.L	#_sci7_tx_count, r5
 314 0038 DD A4 02                		mov.W	4[r10], r4
 315 003b D3 54                   		mov.W	r4, [r5]
 109:../src/peripheral/SCI7.c **** 		IEN(SCI7, TXI7) = 0U;
 316                             		.loc 1 109 3
 317 003d FB 4E 00 70 08          		mov.L	#0x87000, r4
 318                             		.loc 1 109 19
 319 0042 CE 45 0C 02             		mov.B	524[r4], r5
 320 0046 7A 35                   		bclr	#3, r5
 321 0048 CB 45 0C 02             		mov.B	r5, 524[r4]
 110:../src/peripheral/SCI7.c **** 		SCI7.SCR.BYTE |= 0xA0U;
 322                             		.loc 1 110 17
 323 004c FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
 324 0051 88 D4                   		mov.B	2[r5], r4
 325 0053 FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
 326 0058 75 34 A0                		or	#-96, r4
 327 005b 80 D4                   		mov.B	r4, 2[r5]
 111:../src/peripheral/SCI7.c **** 
 112:../src/peripheral/SCI7.c **** 		/* Set TXD7 pin */
 113:../src/peripheral/SCI7.c **** 		PORT9.PMR.BYTE |= 0x01U;
 328                             		.loc 1 113 18
 329 005d FB 5E 09 C0 08          		mov.L	#0x8c009, r5
 330 0062 CD 54 60                		mov.B	96[r5], r4
 331 0065 FB 5E 09 C0 08          		mov.L	#0x8c009, r5
 332 006a 65 14                   		or	#1, r4
 333 006c C7 54 60                		mov.B	r4, 96[r5]
 114:../src/peripheral/SCI7.c **** 		IEN(SCI7, TXI7) = 1U;
 334                             		.loc 1 114 3
 335 006f FB 4E 00 70 08          		mov.L	#0x87000, r4
 336                             		.loc 1 114 19
 337 0074 CE 45 0C 02             		mov.B	524[r4], r5
 338 0078 78 35                   		bset	#3, r5
 339 007a CB 45 0C 02             		mov.B	r5, 524[r4]
 115:../src/peripheral/SCI7.c **** 	}
 116:../src/peripheral/SCI7.c **** 
 117:../src/peripheral/SCI7.c **** 	return;
 340                             		.loc 1 117 2
 341 007e 03                      		nop
 342                             	.L9:
 343 007f 03                      		nop
 118:../src/peripheral/SCI7.c **** }
 344                             		.loc 1 118 1
 345 0080 3F AA 03                		rtsd	#12, r10-r10
 346                             	.LFE3:
 348                             		.section	.text.INT_Excep_SCI7_TXI7,"ax",@progbits
 349                             		.global	_INT_Excep_SCI7_TXI7
 351                             	_INT_Excep_SCI7_TXI7:
 352                             	.LFB4:
 119:../src/peripheral/SCI7.c **** 
 120:../src/peripheral/SCI7.c **** 
 121:../src/peripheral/SCI7.c **** void INT_Excep_SCI7_TXI7(void){
 353                             		.loc 1 121 31
 354                             		; Note: Interrupt Handler
 355 0000 7E AA                   		push.l	r10
 356                             	.LCFI8:
 357 0002 6E 45                   		pushm	r4-r5
 358                             	.LCFI9:
 359 0004 EF 0A                   		mov.L	r0, r10
 360                             	.LCFI10:
 122:../src/peripheral/SCI7.c **** 	if (0U < sci7_tx_count) {
 361                             		.loc 1 122 9
 362 0006 FB 52 00 00 00 00       		mov.L	#_sci7_tx_count, r5
 363 000c DC 55                   		mov.W	[r5], r5
 364                             		.loc 1 122 5
 365 000e 5F 55                   		movu.W	r5, r5
 366 0010 61 05                   		cmp	#0, r5
 367 0012 20 3C                   		beq	.L11
 123:../src/peripheral/SCI7.c **** 		SCI7.TDR = *sci7_tx_address;
 368                             		.loc 1 123 14
 369 0014 FB 52 00 00 00 00       		mov.L	#_sci7_tx_address, r5
 370 001a EC 54                   		mov.L	[r5], r4
 371                             		.loc 1 123 3
 372 001c FB 5E E0 A0 08          		mov.L	#0x8a0e0, r5
 373                             		.loc 1 123 14
 374 0021 CC 44                   		mov.B	[r4], r4
 375                             		.loc 1 123 12
 376 0023 80 DC                   		mov.B	r4, 3[r5]
 124:../src/peripheral/SCI7.c **** 		sci7_tx_address++;
 377                             		.loc 1 124 18
 378 0025 FB 52 00 00 00 00       		mov.L	#_sci7_tx_address, r5
 379 002b EC 55                   		mov.L	[r5], r5
 380 002d 71 54 01                		add	#1, r5, r4
 381 0030 FB 52 00 00 00 00       		mov.L	#_sci7_tx_address, r5
 382 0036 E3 54                   		mov.L	r4, [r5]
 125:../src/peripheral/SCI7.c **** 		sci7_tx_count--;
 383                             		.loc 1 125 16
 384 0038 FB 52 00 00 00 00       		mov.L	#_sci7_tx_count, r5
 385 003e DC 55                   		mov.W	[r5], r5
 386 0040 60 15                   		sub	#1, r5
 387 0042 DF 54                   		mov.W	r5, r4
 388 0044 FB 52 00 00 00 00       		mov.L	#_sci7_tx_count, r5
 389 004a D3 54                   		mov.W	r4, [r5]
 126:../src/peripheral/SCI7.c **** 	}
 127:../src/peripheral/SCI7.c **** 	else {
 128:../src/peripheral/SCI7.c **** 		SCI7.SCR.BIT.TIE = 0U;
 129:../src/peripheral/SCI7.c **** 		SCI7.SCR.BIT.TEIE = 1U;
 130:../src/peripheral/SCI7.c **** 	}
 131:../src/peripheral/SCI7.c **** 
 132:../src/peripheral/SCI7.c **** }
 390                             		.loc 1 132 1
 391 004c 2E 18                   		bra	.L13
 392                             	.L11:
 128:../src/peripheral/SCI7.c **** 		SCI7.SCR.BIT.TEIE = 1U;
 393                             		.loc 1 128 3
 394 004e FB 4E E0 A0 08          		mov.L	#0x8a0e0, r4
 128:../src/peripheral/SCI7.c **** 		SCI7.SCR.BIT.TEIE = 1U;
 395                             		.loc 1 128 20
 396 0053 88 C5                   		mov.B	2[r4], r5
 397 0055 7A 75                   		bclr	#7, r5
 398 0057 80 C5                   		mov.B	r5, 2[r4]
 129:../src/peripheral/SCI7.c **** 	}
 399                             		.loc 1 129 3
 400 0059 FB 4E E0 A0 08          		mov.L	#0x8a0e0, r4
 129:../src/peripheral/SCI7.c **** 	}
 401                             		.loc 1 129 21
 402 005e 88 C5                   		mov.B	2[r4], r5
 403 0060 78 25                   		bset	#2, r5
 404 0062 80 C5                   		mov.B	r5, 2[r4]
 405                             	.L13:
 406                             		.loc 1 132 1
 407 0064 03                      		nop
 408 0065 6F 45                   		popm	r4-r5
 409 0067 7E BA                   		pop	r10
 410 0069 7F 95                   		rte
 411                             	.LFE4:
 413                             		.section	.text.Excep_TEI7,"ax",@progbits
 414                             		.global	_Excep_TEI7
 416                             	_Excep_TEI7:
 417                             	.LFB5:
 133:../src/peripheral/SCI7.c **** 
 134:../src/peripheral/SCI7.c **** void Excep_TEI7(void) {
 418                             		.loc 1 134 23
 419 0000 7E AA                   		push.l	r10
 420                             	.LCFI11:
 421 0002 EF 0A                   		mov.L	r0, r10
 422                             	.LCFI12:
 135:../src/peripheral/SCI7.c **** 	PORT9.PMR.BYTE &= 0xFEU;
 423                             		.loc 1 135 17
 424 0004 FB 5E 09 C0 08          		mov.L	#0x8c009, r5
 425 0009 CD 54 60                		mov.B	96[r5], r4
 426 000c FB 5E 09 C0 08          		mov.L	#0x8c009, r5
 427 0011 75 24 FE                		and	#-2, r4
 428 0014 C7 54 60                		mov.B	r4, 96[r5]
 136:../src/peripheral/SCI7.c **** 
 137:../src/peripheral/SCI7.c **** 	SCI7.SCR.BIT.TIE = 0U;
 429                             		.loc 1 137 2
 430 0017 FB 4E E0 A0 08          		mov.L	#0x8a0e0, r4
 431                             		.loc 1 137 19
 432 001c 88 C5                   		mov.B	2[r4], r5
 433 001e 7A 75                   		bclr	#7, r5
 434 0020 80 C5                   		mov.B	r5, 2[r4]
 138:../src/peripheral/SCI7.c **** 	SCI7.SCR.BIT.TE = 0U;
 435                             		.loc 1 138 2
 436 0022 FB 4E E0 A0 08          		mov.L	#0x8a0e0, r4
 437                             		.loc 1 138 18
 438 0027 88 C5                   		mov.B	2[r4], r5
 439 0029 7A 55                   		bclr	#5, r5
 440 002b 80 C5                   		mov.B	r5, 2[r4]
 139:../src/peripheral/SCI7.c **** 	SCI7.SCR.BIT.TEIE = 0U;
 441                             		.loc 1 139 2
 442 002d FB 4E E0 A0 08          		mov.L	#0x8a0e0, r4
 443                             		.loc 1 139 20
 444 0032 88 C5                   		mov.B	2[r4], r5
 445 0034 7A 25                   		bclr	#2, r5
 446 0036 80 C5                   		mov.B	r5, 2[r4]
 140:../src/peripheral/SCI7.c **** 
 141:../src/peripheral/SCI7.c **** 	sci7_send_end_flag = 1;
 447                             		.loc 1 141 21
 448 0038 FB 52 00 00 00 00       		mov.L	#_sci7_send_end_flag, r5
 449 003e F8 54 01                		mov.B	#1, [r5]
 142:../src/peripheral/SCI7.c **** }
 450                             		.loc 1 142 1
 451 0041 03                      		nop
 452 0042 3F AA 01                		rtsd	#4, r10-r10
 453                             	.LFE5:
 455                             		.section	.text.INT_Excep_ICU_GROUPBL0,"ax",@progbits
 456                             		.global	_INT_Excep_ICU_GROUPBL0
 458                             	_INT_Excep_ICU_GROUPBL0:
 459                             	.LFB6:
 143:../src/peripheral/SCI7.c **** 
 144:../src/peripheral/SCI7.c **** void INT_Excep_ICU_GROUPBL0(void){
 460                             		.loc 1 144 34
 461                             		; Note: Interrupt Handler
 462 0000 6E 1F                   		pushm	r1-r15
 463                             	.LCFI13:
 464 0002 EF 0A                   		mov.L	r0, r10
 465                             	.LCFI14:
 145:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS0);
 146:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS1);
 147:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS2);
 148:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS3);
 149:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS4);
 150:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS5);
 151:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS6);
 152:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS7);
 153:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS8);
 154:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS9);
 155:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS10);
 156:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS11);
 157:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS12);
 158:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS13);
 159:../src/peripheral/SCI7.c **** 	if (ICU.GRPBL0.BIT.IS14)	Excep_TEI7();	// SCI7送信完了
 466                             		.loc 1 159 6
 467 0004 FB 5E 00 70 08          		mov.L	#0x87000, r5
 468                             		.loc 1 159 20
 469 0009 EE 55 8C 01             		mov.L	1584[r5], r5
 470 000d 68 E5                   		shlr	#14, r5
 471 000f 64 15                   		and	#1, r5
 472                             		.loc 1 159 5
 473 0011 5B 55                   		movu.B	r5, r5
 474 0013 61 05                   		cmp	#0, r5
 475 0015 15                      		beq	.L17
 476                             		.loc 1 159 27 discriminator 1
 477 0016 05 00 00 00             		bsr	_Excep_TEI7
 478                             	.L17:
 160:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS15)	Excep_ERI7();	// SCI7受信エラー
 161:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS16);
 162:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS17);
 163:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS18);
 164:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS19);
 165:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS20);
 166:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS21);
 167:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS22);	// received
 168:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS23);	// received
 169:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS24);
 170:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS25);	// received
 171:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS26);
 172:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS27);
 173:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS28);
 174:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS29);
 175:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS30);
 176:../src/peripheral/SCI7.c **** 	// if (ICU.GRPBL0.BIT.IS31);
 177:../src/peripheral/SCI7.c **** }
 479                             		.loc 1 177 1
 480 001a 03                      		nop
 481 001b 6F 1F                   		popm	r1-r15
 482 001d 7F 95                   		rte
 483                             	.LFE6:
 485                             		.section	.text.INT_Excep_SCI7_RXI7,"ax",@progbits
 486                             		.global	_INT_Excep_SCI7_RXI7
 488                             	_INT_Excep_SCI7_RXI7:
 489                             	.LFB7:
 178:../src/peripheral/SCI7.c **** 
 179:../src/peripheral/SCI7.c **** 
 180:../src/peripheral/SCI7.c **** void INT_Excep_SCI7_RXI7(void){ }
 490                             		.loc 1 180 31
 491                             		; Note: Interrupt Handler
 492 0000 7E AA                   		push.l	r10
 493                             	.LCFI15:
 494 0002 EF 0A                   		mov.L	r0, r10
 495                             	.LCFI16:
 496                             		.loc 1 180 1
 497 0004 03                      		nop
 498 0005 7E BA                   		pop	r10
 499 0007 7F 95                   		rte
 500                             	.LFE7:
 702                             	.Letext0:
 703                             		.file 2 "C:/Users/sata/develop/Renesas/e2_kaede/KAEDE_GCC/generate/iodefine.h"
 704                             		.file 3 "../src/peripheral/../common.h"
 705                             		.file 4 "../src/peripheral/SCI7.h"
