Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Thu Oct 29 20:21:49 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file ./report/DCT_timing_routed.rpt
| Design       : DCT
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.554        0.000                      0                  299        0.166        0.000                      0                  299        4.020        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.554        0.000                      0                  299        0.166        0.000                      0                  299        4.020        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 4.390ns (61.043%)  route 2.802ns (38.957%))
  Logic Levels:           4  (DSP48E1=1 LUT5=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 11.464 - 10.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          1.731     1.731    DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y27          DSP48E1                                      r  DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.500     4.231 r  DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCOUT[47]
                         net (fo=1, routed)           0.002     4.233    DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_CASC[47]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518     5.751 r  DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[30]
                         net (fo=1, routed)           1.226     6.976    DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0[23]
    SLICE_X36Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.100 r  DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_7/O
                         net (fo=8, routed)           0.678     7.779    DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/round_exp_inc_op
    SLICE_X35Y72         LUT5 (Prop_lut5_I1_O)        0.124     7.903 r  DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/RESULT_REG.NORMAL.exp_op[0]_i_2/O
                         net (fo=1, routed)           0.403     8.306    DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/DSP
    SLICE_X35Y72         LUT5 (Prop_lut5_I0_O)        0.124     8.430 r  DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[0]_i_1/O
                         net (fo=1, routed)           0.492     8.922    DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/D[0]
    SLICE_X33Y72         FDRE                                         r  DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=172, unset)          1.464    11.464    DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X33Y72         FDRE                                         r  DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
                         clock pessimism              0.115    11.579    
                         clock uncertainty           -0.035    11.544    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)       -0.067    11.477    DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  2.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DCT_Loop_1_proc_U0/temp_reg_117_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din0_buf1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.044%)  route 0.109ns (39.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.551     0.551    DCT_Loop_1_proc_U0/ap_clk
    SLICE_X32Y67         FDRE                                         r  DCT_Loop_1_proc_U0/temp_reg_117_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  DCT_Loop_1_proc_U0/temp_reg_117_reg[1]/Q
                         net (fo=1, routed)           0.109     0.824    DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/Q[1]
    SLICE_X34Y67         FDRE                                         r  DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din0_buf1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.817     0.817    DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/ap_clk
    SLICE_X34Y67         FDRE                                         r  DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din0_buf1_reg[1]/C
                         clock pessimism             -0.235     0.582    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.076     0.658    DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/din0_buf1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X2Y26   DCT_Loop_1_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U0/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y73  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[4]_srl2___DCT_Loop_1_proc_U0_ap_CS_fsm_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y73  DCT_Loop_1_proc_U0/ap_CS_fsm_reg[4]_srl2___DCT_Loop_1_proc_U0_ap_CS_fsm_reg_r_0/CLK



