

================================================================
== Vitis HLS Report for 'SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1'
================================================================
* Date:           Mon Oct 28 13:35:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SCIG_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_1  |        ?|        ?|         8|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [stream_convolution_slideWindow.cpp:153]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%oy = alloca i32 1" [stream_convolution_slideWindow.cpp:146]   --->   Operation 12 'alloca' 'oy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ox = alloca i32 1" [stream_convolution_slideWindow.cpp:146]   --->   Operation 13 'alloca' 'ox' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ky = alloca i32 1" [stream_convolution_slideWindow.cpp:146]   --->   Operation 14 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inp_i = alloca i32 1" [stream_convolution_slideWindow.cpp:147]   --->   Operation 15 'alloca' 'inp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%inp = alloca i32 1" [stream_convolution_slideWindow.cpp:146]   --->   Operation 16 'alloca' 'inp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kx = alloca i32 1" [stream_convolution_slideWindow.cpp:146]   --->   Operation 17 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inp_j = alloca i32 1" [stream_convolution_slideWindow.cpp:147]   --->   Operation 18 'alloca' 'inp_j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 21 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mul44_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul44"   --->   Operation 22 'read' 'mul44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inputBuf = alloca i64 1" [stream_convolution_slideWindow.cpp:136]   --->   Operation 23 'alloca' 'inputBuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5760> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln147 = store i32 4294967294, i32 %inp_j" [stream_convolution_slideWindow.cpp:147]   --->   Operation 24 'store' 'store_ln147' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 0, i32 %kx" [stream_convolution_slideWindow.cpp:146]   --->   Operation 25 'store' 'store_ln146' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 0, i32 %inp" [stream_convolution_slideWindow.cpp:146]   --->   Operation 26 'store' 'store_ln146' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln147 = store i32 4294967294, i32 %inp_i" [stream_convolution_slideWindow.cpp:147]   --->   Operation 27 'store' 'store_ln147' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 0, i32 %ky" [stream_convolution_slideWindow.cpp:146]   --->   Operation 28 'store' 'store_ln146' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 0, i32 %ox" [stream_convolution_slideWindow.cpp:146]   --->   Operation 29 'store' 'store_ln146' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 0, i32 %oy" [stream_convolution_slideWindow.cpp:146]   --->   Operation 30 'store' 'store_ln146' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln153 = store i32 0, i32 %i" [stream_convolution_slideWindow.cpp:153]   --->   Operation 31 'store' 'store_ln153' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_3 = load i32 %i" [stream_convolution_slideWindow.cpp:153]   --->   Operation 33 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%inp_i_3 = load i32 %inp_i" [stream_convolution_slideWindow.cpp:183]   --->   Operation 34 'load' 'inp_i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%inp_5 = load i32 %inp"   --->   Operation 35 'load' 'inp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%inp_j_2 = load i32 %inp_j" [stream_convolution_slideWindow.cpp:180]   --->   Operation 36 'load' 'inp_j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.55ns)   --->   "%icmp_ln153 = icmp_eq  i32 %i_3, i32 %mul44_read" [stream_convolution_slideWindow.cpp:153]   --->   Operation 37 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%i_4 = add i32 %i_3, i32 1" [stream_convolution_slideWindow.cpp:153]   --->   Operation 38 'add' 'i_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %for.body.split, void %if.end152.loopexit2.exitStub" [stream_convolution_slideWindow.cpp:153]   --->   Operation 39 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%inElem_addr_1 = getelementptr i16 %inElem, i64 0, i64 0"   --->   Operation 40 'getelementptr' 'inElem_addr_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.55ns)   --->   "%icmp_ln156 = icmp_ult  i32 %inp_5, i32 1296" [stream_convolution_slideWindow.cpp:156]   --->   Operation 41 'icmp' 'icmp_ln156' <Predicate = (!icmp_ln153)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %if.end96, void %if.then47" [stream_convolution_slideWindow.cpp:156]   --->   Operation 42 'br' 'br_ln156' <Predicate = (!icmp_ln153)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln158 = specmemcore void @_ssdm_op_SpecMemCore, i16 %inElem, i64 666, i64 27, i64 18446744073709551615" [stream_convolution_slideWindow.cpp:158]   --->   Operation 43 'specmemcore' 'specmemcore_ln158' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln159)   --->   "%tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %inp_i_3, i32 5, i32 31" [stream_convolution_slideWindow.cpp:159]   --->   Operation 44 'partselect' 'tmp_2' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln159)   --->   "%tmp_3 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %inp_j_2, i32 5, i32 31" [stream_convolution_slideWindow.cpp:159]   --->   Operation 45 'partselect' 'tmp_3' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln159)   --->   "%or_ln159 = or i27 %tmp_2, i27 %tmp_3" [stream_convolution_slideWindow.cpp:159]   --->   Operation 46 'or' 'or_ln159' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.40ns) (out node of the LUT)   --->   "%icmp_ln159 = icmp_eq  i27 %or_ln159, i27 0" [stream_convolution_slideWindow.cpp:159]   --->   Operation 47 'icmp' 'icmp_ln159' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %for.inc, void %for.inc69" [stream_convolution_slideWindow.cpp:159]   --->   Operation 48 'br' 'br_ln159' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln163 = store i16 %tmp_1, i8 %inElem_addr_1" [stream_convolution_slideWindow.cpp:163]   --->   Operation 49 'store' 'store_ln163' <Predicate = (!icmp_ln153 & icmp_ln156 & !icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln165 = br void %VITIS_LOOP_175_4" [stream_convolution_slideWindow.cpp:165]   --->   Operation 50 'br' 'br_ln165' <Predicate = (!icmp_ln153 & icmp_ln156 & !icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:170]   --->   Operation 51 'read' 'in_r_read' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln159)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i64 %in_r_read" [stream_convolution_slideWindow.cpp:171]   --->   Operation 52 'trunc' 'trunc_ln171' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln171 = store i16 %trunc_ln171, i8 %inElem_addr_1" [stream_convolution_slideWindow.cpp:171]   --->   Operation 53 'store' 'store_ln171' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 54 [1/1] (2.55ns)   --->   "%inp_6 = add i32 %inp_5, i32 1" [stream_convolution_slideWindow.cpp:179]   --->   Operation 54 'add' 'inp_6' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (2.55ns)   --->   "%inp_j_3 = add i32 %inp_j_2, i32 1" [stream_convolution_slideWindow.cpp:180]   --->   Operation 55 'add' 'inp_j_3' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%icmp_ln181 = icmp_eq  i32 %inp_j_3, i32 34" [stream_convolution_slideWindow.cpp:181]   --->   Operation 56 'icmp' 'icmp_ln181' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %VITIS_LOOP_175_4.if.end96_crit_edge, void %if.then90" [stream_convolution_slideWindow.cpp:181]   --->   Operation 57 'br' 'br_ln181' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln147 = store i32 %inp_j_3, i32 %inp_j" [stream_convolution_slideWindow.cpp:147]   --->   Operation 58 'store' 'store_ln147' <Predicate = (!icmp_ln153 & icmp_ln156 & !icmp_ln181)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln181 = br void %if.end96" [stream_convolution_slideWindow.cpp:181]   --->   Operation 59 'br' 'br_ln181' <Predicate = (!icmp_ln153 & icmp_ln156 & !icmp_ln181)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (2.55ns)   --->   "%inp_i_4 = add i32 %inp_i_3, i32 1" [stream_convolution_slideWindow.cpp:183]   --->   Operation 60 'add' 'inp_i_4' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln181)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln147 = store i32 4294967294, i32 %inp_j" [stream_convolution_slideWindow.cpp:147]   --->   Operation 61 'store' 'store_ln147' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln181)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln187 = br void %if.end96" [stream_convolution_slideWindow.cpp:187]   --->   Operation 62 'br' 'br_ln187' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln181)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln153 = store i32 %i_4, i32 %i" [stream_convolution_slideWindow.cpp:153]   --->   Operation 63 'store' 'store_ln153' <Predicate = (!icmp_ln153)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.67>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%oy_load = load i32 %oy" [stream_convolution_slideWindow.cpp:153]   --->   Operation 64 'load' 'oy_load' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%ox_load = load i32 %ox" [stream_convolution_slideWindow.cpp:153]   --->   Operation 65 'load' 'ox_load' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%ky_load = load i32 %ky" [stream_convolution_slideWindow.cpp:153]   --->   Operation 66 'load' 'ky_load' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%kx_load = load i32 %kx" [stream_convolution_slideWindow.cpp:153]   --->   Operation 67 'load' 'kx_load' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%inElem_addr_2 = getelementptr i16 %inElem, i64 0, i64 1"   --->   Operation 68 'getelementptr' 'inElem_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i32 %inp_5" [stream_convolution_slideWindow.cpp:153]   --->   Operation 69 'trunc' 'trunc_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln153_1 = trunc i32 %kx_load" [stream_convolution_slideWindow.cpp:153]   --->   Operation 70 'trunc' 'trunc_ln153_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln153_2 = trunc i32 %ox_load" [stream_convolution_slideWindow.cpp:153]   --->   Operation 71 'trunc' 'trunc_ln153_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln153_3 = trunc i32 %ky_load" [stream_convolution_slideWindow.cpp:153]   --->   Operation 72 'trunc' 'trunc_ln153_3' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln153_4 = trunc i32 %oy_load" [stream_convolution_slideWindow.cpp:153]   --->   Operation 73 'trunc' 'trunc_ln153_4' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (2.32ns)   --->   "%store_ln163 = store i16 %tmp_1, i8 %inElem_addr_2" [stream_convolution_slideWindow.cpp:163]   --->   Operation 74 'store' 'store_ln163' <Predicate = (!icmp_ln153 & icmp_ln156 & !icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 75 [1/1] (1.00ns)   --->   "%in_r_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:170]   --->   Operation 75 'read' 'in_r_read_1' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln159)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln171_1 = trunc i64 %in_r_read_1" [stream_convolution_slideWindow.cpp:171]   --->   Operation 76 'trunc' 'trunc_ln171_1' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln171 = store i16 %trunc_ln171_1, i8 %inElem_addr_2" [stream_convolution_slideWindow.cpp:171]   --->   Operation 77 'store' 'store_ln171' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_22 = trunc i32 %inp_5"   --->   Operation 78 'trunc' 'empty_22' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_22, i2 0"   --->   Operation 79 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.67ns)   --->   "%mul80 = sub i13 %p_shl_cast, i13 %trunc_ln153" [stream_convolution_slideWindow.cpp:153]   --->   Operation 80 'sub' 'mul80' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [2/2] (2.32ns)   --->   "%inElem_load = load i8 %inElem_addr_1" [stream_convolution_slideWindow.cpp:177]   --->   Operation 81 'load' 'inElem_load' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 82 [1/1] (2.55ns)   --->   "%icmp_ln184 = icmp_eq  i32 %inp_i_4, i32 34" [stream_convolution_slideWindow.cpp:184]   --->   Operation 82 'icmp' 'icmp_ln184' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln181)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.69ns)   --->   "%inp_i_5 = select i1 %icmp_ln184, i32 4294967294, i32 %inp_i_4" [stream_convolution_slideWindow.cpp:184]   --->   Operation 83 'select' 'inp_i_5' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln181)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln147 = store i32 %inp_i_5, i32 %inp_i" [stream_convolution_slideWindow.cpp:147]   --->   Operation 84 'store' 'store_ln147' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln181)> <Delay = 1.58>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%inp_1 = phi i32 %inp_6, void %if.then90, i32 %inp_5, void %for.body.split, i32 %inp_6, void %VITIS_LOOP_175_4.if.end96_crit_edge"   --->   Operation 85 'phi' 'inp_1' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.55ns)   --->   "%icmp_ln189 = icmp_ugt  i32 %inp_1, i32 216" [stream_convolution_slideWindow.cpp:189]   --->   Operation 86 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln153)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln189 = br i1 %icmp_ln189, void %for.inc136, void %VITIS_LOOP_196_5" [stream_convolution_slideWindow.cpp:189]   --->   Operation 87 'br' 'br_ln189' <Predicate = (!icmp_ln153)> <Delay = 1.58>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%kx_load_1 = load i32 %kx" [stream_convolution_slideWindow.cpp:201]   --->   Operation 88 'load' 'kx_load_1' <Predicate = (!icmp_ln153 & icmp_ln189)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.63ns)   --->   "%tmp = add i11 %trunc_ln153_4, i11 %trunc_ln153_3" [stream_convolution_slideWindow.cpp:153]   --->   Operation 89 'add' 'tmp' <Predicate = (!icmp_ln153 & icmp_ln189)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%empty_23 = trunc i11 %tmp" [stream_convolution_slideWindow.cpp:153]   --->   Operation 90 'trunc' 'empty_23' <Predicate = (!icmp_ln153 & icmp_ln189)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %empty_23, i5 0" [stream_convolution_slideWindow.cpp:153]   --->   Operation 91 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln153 & icmp_ln189)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %tmp, i2 0" [stream_convolution_slideWindow.cpp:153]   --->   Operation 92 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln153 & icmp_ln189)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i13 %trunc_ln153_2, i13 %trunc_ln153_1" [stream_convolution_slideWindow.cpp:153]   --->   Operation 93 'add' 'tmp1' <Predicate = (!icmp_ln153 & icmp_ln189)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (1.67ns)   --->   "%tmp3 = add i13 %p_shl4, i13 %p_shl3" [stream_convolution_slideWindow.cpp:153]   --->   Operation 94 'add' 'tmp3' <Predicate = (!icmp_ln153 & icmp_ln189)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%thr_add219 = add i13 %tmp3, i13 %tmp1" [stream_convolution_slideWindow.cpp:153]   --->   Operation 95 'add' 'thr_add219' <Predicate = (!icmp_ln153 & icmp_ln189)> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (2.55ns)   --->   "%kx_1 = add i32 %kx_load_1, i32 1" [stream_convolution_slideWindow.cpp:201]   --->   Operation 96 'add' 'kx_1' <Predicate = (!icmp_ln153 & icmp_ln189)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (2.55ns)   --->   "%icmp_ln202 = icmp_eq  i32 %kx_1, i32 5" [stream_convolution_slideWindow.cpp:202]   --->   Operation 97 'icmp' 'icmp_ln202' <Predicate = (!icmp_ln153 & icmp_ln189)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %VITIS_LOOP_196_5.for.inc136_crit_edge, void %if.then121" [stream_convolution_slideWindow.cpp:202]   --->   Operation 98 'br' 'br_ln202' <Predicate = (!icmp_ln153 & icmp_ln189)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 %kx_1, i32 %kx" [stream_convolution_slideWindow.cpp:146]   --->   Operation 99 'store' 'store_ln146' <Predicate = (!icmp_ln153 & icmp_ln189 & !icmp_ln202)> <Delay = 1.58>
ST_3 : Operation 100 [1/1] (1.58ns)   --->   "%br_ln202 = br void %for.inc136" [stream_convolution_slideWindow.cpp:202]   --->   Operation 100 'br' 'br_ln202' <Predicate = (!icmp_ln153 & icmp_ln189 & !icmp_ln202)> <Delay = 1.58>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%ky_load_1 = load i32 %ky" [stream_convolution_slideWindow.cpp:204]   --->   Operation 101 'load' 'ky_load_1' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.55ns)   --->   "%ky_1 = add i32 %ky_load_1, i32 1" [stream_convolution_slideWindow.cpp:204]   --->   Operation 102 'add' 'ky_1' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (2.55ns)   --->   "%icmp_ln205 = icmp_eq  i32 %ky_1, i32 5" [stream_convolution_slideWindow.cpp:205]   --->   Operation 103 'icmp' 'icmp_ln205' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %if.then121.for.inc136_crit_edge, void %if.then124" [stream_convolution_slideWindow.cpp:205]   --->   Operation 104 'br' 'br_ln205' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 0, i32 %kx" [stream_convolution_slideWindow.cpp:146]   --->   Operation 105 'store' 'store_ln146' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & !icmp_ln205)> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 %ky_1, i32 %ky" [stream_convolution_slideWindow.cpp:146]   --->   Operation 106 'store' 'store_ln146' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & !icmp_ln205)> <Delay = 1.58>
ST_3 : Operation 107 [1/1] (1.58ns)   --->   "%br_ln205 = br void %for.inc136" [stream_convolution_slideWindow.cpp:205]   --->   Operation 107 'br' 'br_ln205' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & !icmp_ln205)> <Delay = 1.58>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%ox_load_1 = load i32 %ox" [stream_convolution_slideWindow.cpp:207]   --->   Operation 108 'load' 'ox_load_1' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.55ns)   --->   "%ox_1 = add i32 %ox_load_1, i32 1" [stream_convolution_slideWindow.cpp:207]   --->   Operation 109 'add' 'ox_1' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (2.55ns)   --->   "%icmp_ln208 = icmp_eq  i32 %ox_1, i32 32" [stream_convolution_slideWindow.cpp:208]   --->   Operation 110 'icmp' 'icmp_ln208' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 0, i32 %ky" [stream_convolution_slideWindow.cpp:146]   --->   Operation 111 'store' 'store_ln146' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205)> <Delay = 1.58>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %if.then124.for.inc136_crit_edge, void %if.then127" [stream_convolution_slideWindow.cpp:208]   --->   Operation 112 'br' 'br_ln208' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 0, i32 %kx" [stream_convolution_slideWindow.cpp:146]   --->   Operation 113 'store' 'store_ln146' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205 & !icmp_ln208)> <Delay = 1.58>
ST_3 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 %ox_1, i32 %ox" [stream_convolution_slideWindow.cpp:146]   --->   Operation 114 'store' 'store_ln146' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205 & !icmp_ln208)> <Delay = 1.58>
ST_3 : Operation 115 [1/1] (1.58ns)   --->   "%br_ln208 = br void %for.inc136" [stream_convolution_slideWindow.cpp:208]   --->   Operation 115 'br' 'br_ln208' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205 & !icmp_ln208)> <Delay = 1.58>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%oy_load_1 = load i32 %oy" [stream_convolution_slideWindow.cpp:210]   --->   Operation 116 'load' 'oy_load_1' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205 & icmp_ln208)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (2.55ns)   --->   "%oy_1 = add i32 %oy_load_1, i32 1" [stream_convolution_slideWindow.cpp:210]   --->   Operation 117 'add' 'oy_1' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205 & icmp_ln208)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 0, i32 %kx" [stream_convolution_slideWindow.cpp:146]   --->   Operation 118 'store' 'store_ln146' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205 & icmp_ln208)> <Delay = 1.58>
ST_3 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 0, i32 %ox" [stream_convolution_slideWindow.cpp:146]   --->   Operation 119 'store' 'store_ln146' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205 & icmp_ln208)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.42>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%inElem_addr = getelementptr i16 %inElem, i64 0, i64 2"   --->   Operation 120 'getelementptr' 'inElem_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [stream_convolution_slideWindow.cpp:155]   --->   Operation 121 'specpipeline' 'specpipeline_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [stream_convolution_slideWindow.cpp:153]   --->   Operation 122 'specloopname' 'specloopname_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.00ns)   --->   "%in_r_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [stream_convolution_slideWindow.cpp:170]   --->   Operation 123 'read' 'in_r_read_2' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln159)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln171_2 = trunc i64 %in_r_read_2" [stream_convolution_slideWindow.cpp:171]   --->   Operation 124 'trunc' 'trunc_ln171_2' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.58ns)   --->   "%br_ln0 = br void %VITIS_LOOP_175_4"   --->   Operation 125 'br' 'br_ln0' <Predicate = (!icmp_ln153 & icmp_ln156 & icmp_ln159)> <Delay = 1.58>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %trunc_ln171_2, void %for.inc69, i16 %tmp_1, void %for.inc" [stream_convolution_slideWindow.cpp:171]   --->   Operation 126 'phi' 'storemerge' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln163 = store i16 %storemerge, i8 %inElem_addr" [stream_convolution_slideWindow.cpp:163]   --->   Operation 127 'store' 'store_ln163' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 128 [1/2] (2.32ns)   --->   "%inElem_load = load i8 %inElem_addr_1" [stream_convolution_slideWindow.cpp:177]   --->   Operation 128 'load' 'inElem_load' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i13 %mul80" [stream_convolution_slideWindow.cpp:177]   --->   Operation 129 'zext' 'zext_ln177' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%inputBuf_addr = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln177" [stream_convolution_slideWindow.cpp:177]   --->   Operation 130 'getelementptr' 'inputBuf_addr' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (3.25ns)   --->   "%store_ln177 = store i16 %inElem_load, i13 %inputBuf_addr" [stream_convolution_slideWindow.cpp:177]   --->   Operation 131 'store' 'store_ln177' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5760> <RAM>
ST_4 : Operation 132 [2/2] (2.32ns)   --->   "%inElem_load_1 = load i8 %inElem_addr_2" [stream_convolution_slideWindow.cpp:177]   --->   Operation 132 'load' 'inElem_load_1' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 133 [1/1] (2.55ns)   --->   "%icmp_ln211 = icmp_eq  i32 %oy_1, i32 32" [stream_convolution_slideWindow.cpp:211]   --->   Operation 133 'icmp' 'icmp_ln211' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205 & icmp_ln208)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.69ns)   --->   "%inp_7 = select i1 %icmp_ln211, i32 0, i32 %inp_1" [stream_convolution_slideWindow.cpp:211]   --->   Operation 134 'select' 'inp_7' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205 & icmp_ln208)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.69ns)   --->   "%oy_2 = select i1 %icmp_ln211, i32 0, i32 %oy_1" [stream_convolution_slideWindow.cpp:211]   --->   Operation 135 'select' 'oy_2' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205 & icmp_ln208)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 %oy_2, i32 %oy" [stream_convolution_slideWindow.cpp:146]   --->   Operation 136 'store' 'store_ln146' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205 & icmp_ln208)> <Delay = 1.58>
ST_4 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln215 = br void %for.inc136" [stream_convolution_slideWindow.cpp:215]   --->   Operation 137 'br' 'br_ln215' <Predicate = (!icmp_ln153 & icmp_ln189 & icmp_ln202 & icmp_ln205 & icmp_ln208)> <Delay = 1.58>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%inp_4 = phi i32 %inp_7, void %if.then127, i32 %inp_1, void %if.end96, i32 %inp_1, void %VITIS_LOOP_196_5.for.inc136_crit_edge, i32 %inp_1, void %if.then121.for.inc136_crit_edge, i32 %inp_1, void %if.then124.for.inc136_crit_edge"   --->   Operation 138 'phi' 'inp_4' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln146 = store i32 %inp_4, i32 %inp" [stream_convolution_slideWindow.cpp:146]   --->   Operation 139 'store' 'store_ln146' <Predicate = (!icmp_ln153)> <Delay = 1.58>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln153 = br void %for.body" [stream_convolution_slideWindow.cpp:153]   --->   Operation 140 'br' 'br_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 141 [1/2] (2.32ns)   --->   "%inElem_load_1 = load i8 %inElem_addr_2" [stream_convolution_slideWindow.cpp:177]   --->   Operation 141 'load' 'inElem_load_1' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 142 [1/1] (1.67ns)   --->   "%add_ln177 = add i13 %mul80, i13 1" [stream_convolution_slideWindow.cpp:177]   --->   Operation 142 'add' 'add_ln177' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i13 %add_ln177" [stream_convolution_slideWindow.cpp:177]   --->   Operation 143 'zext' 'zext_ln177_1' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%inputBuf_addr_1 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln177_1" [stream_convolution_slideWindow.cpp:177]   --->   Operation 144 'getelementptr' 'inputBuf_addr_1' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln177 = store i16 %inElem_load_1, i13 %inputBuf_addr_1" [stream_convolution_slideWindow.cpp:177]   --->   Operation 145 'store' 'store_ln177' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5760> <RAM>
ST_5 : Operation 146 [1/1] (1.67ns)   --->   "%add_ln177_1 = add i13 %mul80, i13 2" [stream_convolution_slideWindow.cpp:177]   --->   Operation 146 'add' 'add_ln177_1' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i13 %add_ln177_1" [stream_convolution_slideWindow.cpp:177]   --->   Operation 147 'zext' 'zext_ln177_2' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%inputBuf_addr_2 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln177_2" [stream_convolution_slideWindow.cpp:177]   --->   Operation 148 'getelementptr' 'inputBuf_addr_2' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln177 = store i16 %storemerge, i13 %inputBuf_addr_2" [stream_convolution_slideWindow.cpp:177]   --->   Operation 149 'store' 'store_ln177' <Predicate = (!icmp_ln153 & icmp_ln156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5760> <RAM>

State 6 <SV = 5> <Delay = 6.61>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node thr_mul220)   --->   "%empty_24 = shl i13 %thr_add219, i13 2" [stream_convolution_slideWindow.cpp:153]   --->   Operation 150 'shl' 'empty_24' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (1.67ns) (out node of the LUT)   --->   "%thr_mul220 = sub i13 %empty_24, i13 %thr_add219" [stream_convolution_slideWindow.cpp:153]   --->   Operation 151 'sub' 'thr_mul220' <Predicate = (icmp_ln189)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i13 %thr_mul220" [stream_convolution_slideWindow.cpp:198]   --->   Operation 152 'zext' 'zext_ln198' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%inputBuf_addr_3 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln198" [stream_convolution_slideWindow.cpp:198]   --->   Operation 153 'getelementptr' 'inputBuf_addr_3' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_6 : Operation 154 [2/2] (3.25ns)   --->   "%inElem_data = load i13 %inputBuf_addr_3" [stream_convolution_slideWindow.cpp:198]   --->   Operation 154 'load' 'inElem_data' <Predicate = (icmp_ln189)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5760> <RAM>
ST_6 : Operation 155 [1/1] (1.67ns)   --->   "%add_ln198 = add i13 %thr_mul220, i13 1" [stream_convolution_slideWindow.cpp:198]   --->   Operation 155 'add' 'add_ln198' <Predicate = (icmp_ln189)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln198_1 = zext i13 %add_ln198" [stream_convolution_slideWindow.cpp:198]   --->   Operation 156 'zext' 'zext_ln198_1' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%inputBuf_addr_4 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln198_1" [stream_convolution_slideWindow.cpp:198]   --->   Operation 157 'getelementptr' 'inputBuf_addr_4' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (3.25ns)   --->   "%inElem_data_1 = load i13 %inputBuf_addr_4" [stream_convolution_slideWindow.cpp:198]   --->   Operation 158 'load' 'inElem_data_1' <Predicate = (icmp_ln189)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5760> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 175 'ret' 'ret_ln0' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.93>
ST_7 : Operation 159 [1/2] (3.25ns)   --->   "%inElem_data = load i13 %inputBuf_addr_3" [stream_convolution_slideWindow.cpp:198]   --->   Operation 159 'load' 'inElem_data' <Predicate = (icmp_ln189)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5760> <RAM>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i16 %inElem_data" [stream_convolution_slideWindow.cpp:199]   --->   Operation 160 'sext' 'sext_ln199' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i32 %sext_ln199" [stream_convolution_slideWindow.cpp:199]   --->   Operation 161 'zext' 'zext_ln199' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (1.00ns)   --->   "%write_ln199 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln199" [stream_convolution_slideWindow.cpp:199]   --->   Operation 162 'write' 'write_ln199' <Predicate = (icmp_ln189)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 163 [1/2] (3.25ns)   --->   "%inElem_data_1 = load i13 %inputBuf_addr_4" [stream_convolution_slideWindow.cpp:198]   --->   Operation 163 'load' 'inElem_data_1' <Predicate = (icmp_ln189)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5760> <RAM>
ST_7 : Operation 164 [1/1] (1.67ns)   --->   "%add_ln198_1 = add i13 %thr_mul220, i13 2" [stream_convolution_slideWindow.cpp:198]   --->   Operation 164 'add' 'add_ln198_1' <Predicate = (icmp_ln189)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln198_2 = zext i13 %add_ln198_1" [stream_convolution_slideWindow.cpp:198]   --->   Operation 165 'zext' 'zext_ln198_2' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%inputBuf_addr_5 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln198_2" [stream_convolution_slideWindow.cpp:198]   --->   Operation 166 'getelementptr' 'inputBuf_addr_5' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_7 : Operation 167 [2/2] (3.25ns)   --->   "%inElem_data_2 = load i13 %inputBuf_addr_5" [stream_convolution_slideWindow.cpp:198]   --->   Operation 167 'load' 'inElem_data_2' <Predicate = (icmp_ln189)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5760> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln199_1 = sext i16 %inElem_data_1" [stream_convolution_slideWindow.cpp:199]   --->   Operation 168 'sext' 'sext_ln199_1' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i32 %sext_ln199_1" [stream_convolution_slideWindow.cpp:199]   --->   Operation 169 'zext' 'zext_ln199_1' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (1.00ns)   --->   "%write_ln199 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln199_1" [stream_convolution_slideWindow.cpp:199]   --->   Operation 170 'write' 'write_ln199' <Predicate = (icmp_ln189)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 171 [1/2] (3.25ns)   --->   "%inElem_data_2 = load i13 %inputBuf_addr_5" [stream_convolution_slideWindow.cpp:198]   --->   Operation 171 'load' 'inElem_data_2' <Predicate = (icmp_ln189)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5760> <RAM>

State 9 <SV = 8> <Delay = 1.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln199_2 = sext i16 %inElem_data_2" [stream_convolution_slideWindow.cpp:199]   --->   Operation 172 'sext' 'sext_ln199_2' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln199_2 = zext i32 %sext_ln199_2" [stream_convolution_slideWindow.cpp:199]   --->   Operation 173 'zext' 'zext_ln199_2' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (1.00ns)   --->   "%write_ln199 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln199_2" [stream_convolution_slideWindow.cpp:199]   --->   Operation 174 'write' 'write_ln199' <Predicate = (icmp_ln189)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 32 bit ('inp_j', stream_convolution_slideWindow.cpp:147) [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln147', stream_convolution_slideWindow.cpp:147) of constant 4294967294 on local variable 'inp_j', stream_convolution_slideWindow.cpp:147 [19]  (1.588 ns)

 <State 2>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('inp_j', stream_convolution_slideWindow.cpp:180) on local variable 'inp_j', stream_convolution_slideWindow.cpp:147 [32]  (0.000 ns)
	'add' operation 32 bit ('inp_j', stream_convolution_slideWindow.cpp:180) [94]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln181', stream_convolution_slideWindow.cpp:181) [95]  (2.552 ns)
	'store' operation 0 bit ('store_ln147', stream_convolution_slideWindow.cpp:147) of variable 'inp_j', stream_convolution_slideWindow.cpp:180 on local variable 'inp_j', stream_convolution_slideWindow.cpp:147 [98]  (1.588 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('oy_load', stream_convolution_slideWindow.cpp:153) on local variable 'oy', stream_convolution_slideWindow.cpp:146 [37]  (0.000 ns)
	'add' operation 11 bit ('tmp', stream_convolution_slideWindow.cpp:153) [113]  (1.639 ns)
	'add' operation 13 bit ('tmp3', stream_convolution_slideWindow.cpp:153) [118]  (1.679 ns)
	'add' operation 13 bit ('thr_add219', stream_convolution_slideWindow.cpp:153) [119]  (3.815 ns)
	blocking operation 0.53625 ns on control path)

 <State 4>: 6.426ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln211', stream_convolution_slideWindow.cpp:211) [170]  (2.552 ns)
	'select' operation 32 bit ('inp', stream_convolution_slideWindow.cpp:211) [171]  (0.698 ns)
	multiplexor before 'phi' operation 32 bit ('inp') with incoming values : ('inp') ('inp', stream_convolution_slideWindow.cpp:179) ('inp', stream_convolution_slideWindow.cpp:211) [178]  (1.588 ns)
	'phi' operation 32 bit ('inp') with incoming values : ('inp') ('inp', stream_convolution_slideWindow.cpp:179) ('inp', stream_convolution_slideWindow.cpp:211) [178]  (0.000 ns)
	'store' operation 0 bit ('store_ln146', stream_convolution_slideWindow.cpp:146) of variable 'inp' on local variable 'inp', stream_convolution_slideWindow.cpp:146 [179]  (1.588 ns)

 <State 5>: 5.576ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem_load_1', stream_convolution_slideWindow.cpp:177) on array 'inElem' [84]  (2.322 ns)
	'store' operation 0 bit ('store_ln177', stream_convolution_slideWindow.cpp:177) of variable 'inElem_load_1', stream_convolution_slideWindow.cpp:177 on array 'inputBuf', stream_convolution_slideWindow.cpp:136 [88]  (3.254 ns)

 <State 6>: 6.613ns
The critical path consists of the following:
	'shl' operation 13 bit ('empty_24', stream_convolution_slideWindow.cpp:153) [120]  (0.000 ns)
	'sub' operation 13 bit ('thr_mul220', stream_convolution_slideWindow.cpp:153) [121]  (1.679 ns)
	'add' operation 13 bit ('add_ln198', stream_convolution_slideWindow.cpp:198) [128]  (1.679 ns)
	'getelementptr' operation 13 bit ('inputBuf_addr_4', stream_convolution_slideWindow.cpp:198) [130]  (0.000 ns)
	'load' operation 16 bit ('inElem.data', stream_convolution_slideWindow.cpp:198) on array 'inputBuf', stream_convolution_slideWindow.cpp:136 [131]  (3.254 ns)

 <State 7>: 4.934ns
The critical path consists of the following:
	'add' operation 13 bit ('add_ln198_1', stream_convolution_slideWindow.cpp:198) [135]  (1.679 ns)
	'getelementptr' operation 13 bit ('inputBuf_addr_5', stream_convolution_slideWindow.cpp:198) [137]  (0.000 ns)
	'load' operation 16 bit ('inElem.data', stream_convolution_slideWindow.cpp:198) on array 'inputBuf', stream_convolution_slideWindow.cpp:136 [138]  (3.254 ns)

 <State 8>: 3.254ns
The critical path consists of the following:
	'load' operation 16 bit ('inElem.data', stream_convolution_slideWindow.cpp:198) on array 'inputBuf', stream_convolution_slideWindow.cpp:136 [138]  (3.254 ns)

 <State 9>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln199', stream_convolution_slideWindow.cpp:199) on port 'out_r' (stream_convolution_slideWindow.cpp:199) [141]  (1.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
