

================================================================
== Vitis HLS Report for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2'
================================================================
* Date:           Thu Jul 18 10:37:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        teste_hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.500 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min    |    max    | min |    max    |   Type  |
    +---------+-----------+-----------+-----------+-----+-----------+---------+
    |        2|  858993462|  20.000 ns|  8.590 sec|    2|  858993462|       no|
    +---------+-----------+-----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  |      Trip     |          |
        |     Loop Name     |   min   |    max    |  Latency |  achieved |   target  |     Count     | Pipelined|
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+
        |- VITIS_LOOP_32_2  |        0|  858993460|         3|          1|          1|  0 ~ 858993459|       yes|
        +-------------------+---------+-----------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      75|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      75|    134|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_112_p2         |         +|   0|  0|  37|          30|           1|
    |icmp_ln32_fu_106_p2        |      icmp|   0|  0|  37|          30|          30|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  80|          63|          35|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_1     |   9|          2|   30|         60|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n   |   9|          2|    1|          2|
    |p_fu_66                  |   9|          2|   30|         60|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   64|        128|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_fu_66                           |  30|   0|   30|          0|
    |pixel_data_reg_149                |  40|   0|   40|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  75|   0|   75|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    8|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                          gmem|       pointer|
|out_stream_TREADY    |   in|    1|        axis|                           out_stream_V_data_V|       pointer|
|out_stream_TDATA     |  out|   40|        axis|                           out_stream_V_data_V|       pointer|
|out_stream_TVALID    |  out|    1|        axis|                           out_stream_V_data_V|       pointer|
|trunc_ln28_1         |   in|   30|     ap_none|                                  trunc_ln28_1|        scalar|
|sext_ln25            |   in|   61|     ap_none|                                     sext_ln25|        scalar|
+---------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.66>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 6 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln25_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln25"   --->   Operation 7 'read' 'sext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln28_1_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %trunc_ln28_1"   --->   Operation 8 'read' 'trunc_ln28_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln25_cast = sext i61 %sext_ln25_read"   --->   Operation 9 'sext' 'sext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i40 %out_stream_V_data_V, i1 0, i1 0, i1 0, i1 0, i1 0, i1 0, void @empty_3"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i40 %out_stream_V_data_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_8, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty, void @empty_0, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln32 = store i30 0, i30 %p" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 13 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_1 = load i30 %p" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 15 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.49ns)   --->   "%icmp_ln32 = icmp_eq  i30 %p_1, i30 %trunc_ln28_1_read" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 17 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.49ns)   --->   "%add_ln32 = add i30 %p_1, i30 1" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 18 'add' 'add_ln32' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc.split, void %for.inc8.loopexit.exitStub" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 19 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln32 = store i30 %add_ln32, i30 %p" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 20 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 9.50>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln25_cast" [hls_sources/finn_feeder_chiplet.cpp:25]   --->   Operation 21 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (9.50ns)   --->   "%gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 22 'read' 'gmem_addr_read' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%pixel_data = trunc i64 %gmem_addr_read" [hls_sources/finn_feeder_chiplet.cpp:34]   --->   Operation 23 'trunc' 'pixel_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [hls_sources/finn_feeder_chiplet.cpp:33]   --->   Operation 24 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 858993459, i64 429496729" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 26 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.axis.volatile.i40P0A, i40 %out_stream_V_data_V, i40 %pixel_data" [hls_sources/finn_feeder_chiplet.cpp:35]   --->   Operation 27 'write' 'write_ln35' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [hls_sources/finn_feeder_chiplet.cpp:32]   --->   Operation 28 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ trunc_ln28_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p                       (alloca             ) [ 0100]
sext_ln25_read          (read               ) [ 0000]
trunc_ln28_1_read       (read               ) [ 0000]
sext_ln25_cast          (sext               ) [ 0110]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
store_ln32              (store              ) [ 0000]
br_ln0                  (br                 ) [ 0000]
p_1                     (load               ) [ 0000]
specbitsmap_ln0         (specbitsmap        ) [ 0000]
icmp_ln32               (icmp               ) [ 0110]
add_ln32                (add                ) [ 0000]
br_ln32                 (br                 ) [ 0000]
store_ln32              (store              ) [ 0000]
gmem_addr               (getelementptr      ) [ 0000]
gmem_addr_read          (read               ) [ 0000]
pixel_data              (trunc              ) [ 0101]
specpipeline_ln33       (specpipeline       ) [ 0000]
speclooptripcount_ln32  (speclooptripcount  ) [ 0000]
specloopname_ln32       (specloopname       ) [ 0000]
write_ln35              (write              ) [ 0000]
br_ln32                 (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln28_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln28_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln25">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i40P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="p_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sext_ln25_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="61" slack="0"/>
<pin id="72" dir="0" index="1" bw="61" slack="0"/>
<pin id="73" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln25_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="trunc_ln28_1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="30" slack="0"/>
<pin id="78" dir="0" index="1" bw="30" slack="0"/>
<pin id="79" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln28_1_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="gmem_addr_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln35_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="40" slack="0"/>
<pin id="90" dir="0" index="2" bw="40" slack="1"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln25_cast_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="61" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_cast/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln32_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="30" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="p_1_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="30" slack="0"/>
<pin id="105" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln32_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="30" slack="0"/>
<pin id="108" dir="0" index="1" bw="30" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln32_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="30" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln32_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="30" slack="0"/>
<pin id="120" dir="0" index="1" bw="30" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="gmem_addr_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="1"/>
<pin id="126" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="pixel_data_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixel_data/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="p_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="30" slack="0"/>
<pin id="135" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="140" class="1005" name="sext_ln25_cast_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="1"/>
<pin id="142" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_cast "/>
</bind>
</comp>

<comp id="145" class="1005" name="icmp_ln32_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="149" class="1005" name="pixel_data_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="40" slack="1"/>
<pin id="151" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="pixel_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="64" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="70" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="76" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="123" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="132"><net_src comp="82" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="66" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="139"><net_src comp="133" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="143"><net_src comp="94" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="148"><net_src comp="106" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="129" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="87" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: out_stream_V_data_V | {3 }
 - Input state : 
	Port: finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2 : gmem | {2 }
	Port: finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2 : trunc_ln28_1 | {1 }
	Port: finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2 : sext_ln25 | {1 }
	Port: finn_feeder_chiplet_Pipeline_VITIS_LOOP_32_2 : out_stream_V_data_V | {}
  - Chain level:
	State 1
		store_ln32 : 1
		p_1 : 1
		icmp_ln32 : 2
		add_ln32 : 2
		br_ln32 : 3
		store_ln32 : 3
	State 2
		gmem_addr_read : 1
		pixel_data : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln32_fu_106       |    0    |    37   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln32_fu_112       |    0    |    37   |
|----------|------------------------------|---------|---------|
|          |   sext_ln25_read_read_fu_70  |    0    |    0    |
|   read   | trunc_ln28_1_read_read_fu_76 |    0    |    0    |
|          |   gmem_addr_read_read_fu_82  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln35_write_fu_87    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |     sext_ln25_cast_fu_94     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       pixel_data_fu_129      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    74   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   icmp_ln32_reg_145  |    1   |
|       p_reg_133      |   30   |
|  pixel_data_reg_149  |   40   |
|sext_ln25_cast_reg_140|   64   |
+----------------------+--------+
|         Total        |   135  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   74   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   135  |    -   |
+-----------+--------+--------+
|   Total   |   135  |   74   |
+-----------+--------+--------+
