INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/BCD_to_sevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_sevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/decoder_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/new_clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/tdm_display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdm_display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sim_1/new/tdm_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdm_test
