
010Cnt_Semaphore_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cb0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08006e80  08006e80  00016e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006fa0  08006fa0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08006fa0  08006fa0  00016fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006fa8  08006fa8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006fa8  08006fa8  00016fa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006fac  08006fac  00016fac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08006fb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00019368  20000074  08007024  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200193dc  08007024  000293dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000154de  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030f0  00000000  00000000  00035582  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001280  00000000  00000000  00038678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001148  00000000  00000000  000398f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024b9e  00000000  00000000  0003aa40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017125  00000000  00000000  0005f5de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0251  00000000  00000000  00076703  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00156954  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005140  00000000  00000000  001569a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006e68 	.word	0x08006e68

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08006e68 	.word	0x08006e68

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	4603      	mov	r3, r0
 80005cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	db0b      	blt.n	80005ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005d6:	79fb      	ldrb	r3, [r7, #7]
 80005d8:	f003 021f 	and.w	r2, r3, #31
 80005dc:	4907      	ldr	r1, [pc, #28]	; (80005fc <__NVIC_EnableIRQ+0x38>)
 80005de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e2:	095b      	lsrs	r3, r3, #5
 80005e4:	2001      	movs	r0, #1
 80005e6:	fa00 f202 	lsl.w	r2, r0, r2
 80005ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80005ee:	bf00      	nop
 80005f0:	370c      	adds	r7, #12
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	e000e100 	.word	0xe000e100

08000600 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8000600:	b480      	push	{r7}
 8000602:	b083      	sub	sp, #12
 8000604:	af00      	add	r7, sp, #0
 8000606:	4603      	mov	r3, r0
 8000608:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800060a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800060e:	2b00      	cmp	r3, #0
 8000610:	db0c      	blt.n	800062c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000612:	79fb      	ldrb	r3, [r7, #7]
 8000614:	f003 021f 	and.w	r2, r3, #31
 8000618:	4907      	ldr	r1, [pc, #28]	; (8000638 <__NVIC_SetPendingIRQ+0x38>)
 800061a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800061e:	095b      	lsrs	r3, r3, #5
 8000620:	2001      	movs	r0, #1
 8000622:	fa00 f202 	lsl.w	r2, r0, r2
 8000626:	3340      	adds	r3, #64	; 0x40
 8000628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800062c:	bf00      	nop
 800062e:	370c      	adds	r7, #12
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr
 8000638:	e000e100 	.word	0xe000e100

0800063c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	6039      	str	r1, [r7, #0]
 8000646:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064c:	2b00      	cmp	r3, #0
 800064e:	db0a      	blt.n	8000666 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	b2da      	uxtb	r2, r3
 8000654:	490c      	ldr	r1, [pc, #48]	; (8000688 <__NVIC_SetPriority+0x4c>)
 8000656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065a:	0112      	lsls	r2, r2, #4
 800065c:	b2d2      	uxtb	r2, r2
 800065e:	440b      	add	r3, r1
 8000660:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000664:	e00a      	b.n	800067c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	b2da      	uxtb	r2, r3
 800066a:	4908      	ldr	r1, [pc, #32]	; (800068c <__NVIC_SetPriority+0x50>)
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	f003 030f 	and.w	r3, r3, #15
 8000672:	3b04      	subs	r3, #4
 8000674:	0112      	lsls	r2, r2, #4
 8000676:	b2d2      	uxtb	r2, r2
 8000678:	440b      	add	r3, r1
 800067a:	761a      	strb	r2, [r3, #24]
}
 800067c:	bf00      	nop
 800067e:	370c      	adds	r7, #12
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	e000e100 	.word	0xe000e100
 800068c:	e000ed00 	.word	0xe000ed00

08000690 <printmsg>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void printmsg(char *format,...)
{
 8000690:	b40f      	push	{r0, r1, r2, r3}
 8000692:	b580      	push	{r7, lr}
 8000694:	b096      	sub	sp, #88	; 0x58
 8000696:	af00      	add	r7, sp, #0

	char str[80];

	/*Extract the the argument list using VA apis */
	va_list args;
	va_start(args, format);
 8000698:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800069c:	607b      	str	r3, [r7, #4]
	vsprintf(str, format,args);
 800069e:	f107 0308 	add.w	r3, r7, #8
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80006a6:	4618      	mov	r0, r3
 80006a8:	f005 ff94 	bl	80065d4 <vsiprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)str, strlen(str),HAL_MAX_DELAY);
 80006ac:	f107 0308 	add.w	r3, r7, #8
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff fdad 	bl	8000210 <strlen>
 80006b6:	4603      	mov	r3, r0
 80006b8:	b29a      	uxth	r2, r3
 80006ba:	f107 0108 	add.w	r1, r7, #8
 80006be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80006c2:	4805      	ldr	r0, [pc, #20]	; (80006d8 <printmsg+0x48>)
 80006c4:	f002 f847 	bl	8002756 <HAL_UART_Transmit>
	va_end(args);

}
 80006c8:	bf00      	nop
 80006ca:	3758      	adds	r7, #88	; 0x58
 80006cc:	46bd      	mov	sp, r7
 80006ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006d2:	b004      	add	sp, #16
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	20000090 	.word	0x20000090

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e2:	f000 fb79 	bl	8000dd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e6:	f000 f847 	bl	8000778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ea:	f000 f8e5 	bl	80008b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006ee:	f000 f8b9 	bl	8000864 <MX_USART2_UART_Init>

  //SEGGER_UART_init(500000);

  //this is here to collect segger event time stamp
  //CYCLCNT enable
  DWT_CTRL |= ( 1 << 0);
 80006f2:	4b19      	ldr	r3, [pc, #100]	; (8000758 <main+0x7c>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a18      	ldr	r2, [pc, #96]	; (8000758 <main+0x7c>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	6013      	str	r3, [r2, #0]

  //SEGGER_SYSVIEW_Conf();

  //SEGGER_SYSVIEW_Start();

  sprintf(usr_msg,"Demo of usage of counting semaphore\r\n");
 80006fe:	4917      	ldr	r1, [pc, #92]	; (800075c <main+0x80>)
 8000700:	4817      	ldr	r0, [pc, #92]	; (8000760 <main+0x84>)
 8000702:	f005 ff31 	bl	8006568 <siprintf>
  printmsg(usr_msg);
 8000706:	4816      	ldr	r0, [pc, #88]	; (8000760 <main+0x84>)
 8000708:	f7ff ffc2 	bl	8000690 <printmsg>

  /* Before a semaphore is used it must be explicitly created.  In this example
	a counting semaphore is created.  The semaphore is created to have a maximum
	count value of 10, and an initial count value of 0. */
  xCountingSemaphore = xSemaphoreCreateCounting( 10, 0 );
 800070c:	2100      	movs	r1, #0
 800070e:	200a      	movs	r0, #10
 8000710:	f003 f986 	bl	8003a20 <xQueueCreateCountingSemaphore>
 8000714:	4603      	mov	r3, r0
 8000716:	4a13      	ldr	r2, [pc, #76]	; (8000764 <main+0x88>)
 8000718:	6013      	str	r3, [r2, #0]

  /* Check the semaphore was created successfully. */
  if( xCountingSemaphore != NULL )
 800071a:	4b12      	ldr	r3, [pc, #72]	; (8000764 <main+0x88>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	2b00      	cmp	r3, #0
 8000720:	d019      	beq.n	8000756 <main+0x7a>
  {
	/* Enable the button interrupt and set its priority. */
	prvSetupSoftwareInterrupt();
 8000722:	f000 f971 	bl	8000a08 <prvSetupSoftwareInterrupt>

	/* Create the 'handler' task.  This is the task that will be synchronized
	with the interrupt.  The handler task is created with a high priority to
	ensure it runs immediately after the interrupt exits.  In this case a
	priority of 3 is chosen. */
	xTaskCreate( vHandlerTask, "Handler", 500, NULL, 1, NULL );
 8000726:	2300      	movs	r3, #0
 8000728:	9301      	str	r3, [sp, #4]
 800072a:	2301      	movs	r3, #1
 800072c:	9300      	str	r3, [sp, #0]
 800072e:	2300      	movs	r3, #0
 8000730:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000734:	490c      	ldr	r1, [pc, #48]	; (8000768 <main+0x8c>)
 8000736:	480d      	ldr	r0, [pc, #52]	; (800076c <main+0x90>)
 8000738:	f003 ff5c 	bl	80045f4 <xTaskCreate>

	/* Create the task that will periodically generate a software interrupt.
	This is created with a priority below the handler task to ensure it will
	get preempted each time the handler task exist the Blocked state. */
	xTaskCreate( vPeriodicTask, "Periodic", 500, NULL, 3, NULL );
 800073c:	2300      	movs	r3, #0
 800073e:	9301      	str	r3, [sp, #4]
 8000740:	2303      	movs	r3, #3
 8000742:	9300      	str	r3, [sp, #0]
 8000744:	2300      	movs	r3, #0
 8000746:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800074a:	4909      	ldr	r1, [pc, #36]	; (8000770 <main+0x94>)
 800074c:	4809      	ldr	r0, [pc, #36]	; (8000774 <main+0x98>)
 800074e:	f003 ff51 	bl	80045f4 <xTaskCreate>

	/* Start the scheduler so the created tasks start executing. */
	vTaskStartScheduler();
 8000752:	f004 f8c9 	bl	80048e8 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000756:	e7fe      	b.n	8000756 <main+0x7a>
 8000758:	e0001000 	.word	0xe0001000
 800075c:	08006e80 	.word	0x08006e80
 8000760:	200000d4 	.word	0x200000d4
 8000764:	200001d0 	.word	0x200001d0
 8000768:	08006ea8 	.word	0x08006ea8
 800076c:	08000995 	.word	0x08000995
 8000770:	08006eb0 	.word	0x08006eb0
 8000774:	080009c9 	.word	0x080009c9

08000778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b094      	sub	sp, #80	; 0x50
 800077c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077e:	f107 031c 	add.w	r3, r7, #28
 8000782:	2234      	movs	r2, #52	; 0x34
 8000784:	2100      	movs	r1, #0
 8000786:	4618      	mov	r0, r3
 8000788:	f005 fee6 	bl	8006558 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800078c:	f107 0308 	add.w	r3, r7, #8
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
 800079a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800079c:	2300      	movs	r3, #0
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	4b2e      	ldr	r3, [pc, #184]	; (800085c <SystemClock_Config+0xe4>)
 80007a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a4:	4a2d      	ldr	r2, [pc, #180]	; (800085c <SystemClock_Config+0xe4>)
 80007a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007aa:	6413      	str	r3, [r2, #64]	; 0x40
 80007ac:	4b2b      	ldr	r3, [pc, #172]	; (800085c <SystemClock_Config+0xe4>)
 80007ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007b4:	607b      	str	r3, [r7, #4]
 80007b6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007b8:	2300      	movs	r3, #0
 80007ba:	603b      	str	r3, [r7, #0]
 80007bc:	4b28      	ldr	r3, [pc, #160]	; (8000860 <SystemClock_Config+0xe8>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a27      	ldr	r2, [pc, #156]	; (8000860 <SystemClock_Config+0xe8>)
 80007c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007c6:	6013      	str	r3, [r2, #0]
 80007c8:	4b25      	ldr	r3, [pc, #148]	; (8000860 <SystemClock_Config+0xe8>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007d0:	603b      	str	r3, [r7, #0]
 80007d2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80007d4:	230a      	movs	r3, #10
 80007d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 80007d8:	2300      	movs	r3, #0
 80007da:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007dc:	2301      	movs	r3, #1
 80007de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007e0:	2310      	movs	r3, #16
 80007e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80007e4:	2301      	movs	r3, #1
 80007e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e8:	2302      	movs	r3, #2
 80007ea:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007ec:	2300      	movs	r3, #0
 80007ee:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007f0:	2308      	movs	r3, #8
 80007f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80007f4:	23b4      	movs	r3, #180	; 0xb4
 80007f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007f8:	2302      	movs	r3, #2
 80007fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007fc:	2302      	movs	r3, #2
 80007fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000800:	2302      	movs	r3, #2
 8000802:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000804:	f107 031c 	add.w	r3, r7, #28
 8000808:	4618      	mov	r0, r3
 800080a:	f001 fa01 	bl	8001c10 <HAL_RCC_OscConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000814:	f000 f94a 	bl	8000aac <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000818:	f000 fe2e 	bl	8001478 <HAL_PWREx_EnableOverDrive>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000822:	f000 f943 	bl	8000aac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000826:	230f      	movs	r3, #15
 8000828:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082a:	2302      	movs	r3, #2
 800082c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800082e:	2300      	movs	r3, #0
 8000830:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000832:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000836:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000838:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800083c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800083e:	f107 0308 	add.w	r3, r7, #8
 8000842:	2105      	movs	r1, #5
 8000844:	4618      	mov	r0, r3
 8000846:	f000 fe67 	bl	8001518 <HAL_RCC_ClockConfig>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8000850:	f000 f92c 	bl	8000aac <Error_Handler>
  }}
 8000854:	bf00      	nop
 8000856:	3750      	adds	r7, #80	; 0x50
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40023800 	.word	0x40023800
 8000860:	40007000 	.word	0x40007000

08000864 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000868:	4b11      	ldr	r3, [pc, #68]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 800086a:	4a12      	ldr	r2, [pc, #72]	; (80008b4 <MX_USART2_UART_Init+0x50>)
 800086c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800086e:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 8000870:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000874:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000876:	4b0e      	ldr	r3, [pc, #56]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800087c:	4b0c      	ldr	r3, [pc, #48]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 800087e:	2200      	movs	r2, #0
 8000880:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000882:	4b0b      	ldr	r3, [pc, #44]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 8000884:	2200      	movs	r2, #0
 8000886:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000888:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 800088a:	220c      	movs	r2, #12
 800088c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800088e:	4b08      	ldr	r3, [pc, #32]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 8000890:	2200      	movs	r2, #0
 8000892:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000894:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 8000896:	2200      	movs	r2, #0
 8000898:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800089a:	4805      	ldr	r0, [pc, #20]	; (80008b0 <MX_USART2_UART_Init+0x4c>)
 800089c:	f001 ff0e 	bl	80026bc <HAL_UART_Init>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008a6:	f000 f901 	bl	8000aac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	20000090 	.word	0x20000090
 80008b4:	40004400 	.word	0x40004400

080008b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b08a      	sub	sp, #40	; 0x28
 80008bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008be:	f107 0314 	add.w	r3, r7, #20
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	613b      	str	r3, [r7, #16]
 80008d2:	4b2d      	ldr	r3, [pc, #180]	; (8000988 <MX_GPIO_Init+0xd0>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	4a2c      	ldr	r2, [pc, #176]	; (8000988 <MX_GPIO_Init+0xd0>)
 80008d8:	f043 0304 	orr.w	r3, r3, #4
 80008dc:	6313      	str	r3, [r2, #48]	; 0x30
 80008de:	4b2a      	ldr	r3, [pc, #168]	; (8000988 <MX_GPIO_Init+0xd0>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	f003 0304 	and.w	r3, r3, #4
 80008e6:	613b      	str	r3, [r7, #16]
 80008e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	4b26      	ldr	r3, [pc, #152]	; (8000988 <MX_GPIO_Init+0xd0>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f2:	4a25      	ldr	r2, [pc, #148]	; (8000988 <MX_GPIO_Init+0xd0>)
 80008f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008f8:	6313      	str	r3, [r2, #48]	; 0x30
 80008fa:	4b23      	ldr	r3, [pc, #140]	; (8000988 <MX_GPIO_Init+0xd0>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	4b1f      	ldr	r3, [pc, #124]	; (8000988 <MX_GPIO_Init+0xd0>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090e:	4a1e      	ldr	r2, [pc, #120]	; (8000988 <MX_GPIO_Init+0xd0>)
 8000910:	f043 0301 	orr.w	r3, r3, #1
 8000914:	6313      	str	r3, [r2, #48]	; 0x30
 8000916:	4b1c      	ldr	r3, [pc, #112]	; (8000988 <MX_GPIO_Init+0xd0>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091a:	f003 0301 	and.w	r3, r3, #1
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	4b18      	ldr	r3, [pc, #96]	; (8000988 <MX_GPIO_Init+0xd0>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	4a17      	ldr	r2, [pc, #92]	; (8000988 <MX_GPIO_Init+0xd0>)
 800092c:	f043 0302 	orr.w	r3, r3, #2
 8000930:	6313      	str	r3, [r2, #48]	; 0x30
 8000932:	4b15      	ldr	r3, [pc, #84]	; (8000988 <MX_GPIO_Init+0xd0>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000936:	f003 0302 	and.w	r3, r3, #2
 800093a:	607b      	str	r3, [r7, #4]
 800093c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	2120      	movs	r1, #32
 8000942:	4812      	ldr	r0, [pc, #72]	; (800098c <MX_GPIO_Init+0xd4>)
 8000944:	f000 fd7e 	bl	8001444 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000948:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800094c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800094e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000952:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000954:	2300      	movs	r3, #0
 8000956:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000958:	f107 0314 	add.w	r3, r7, #20
 800095c:	4619      	mov	r1, r3
 800095e:	480c      	ldr	r0, [pc, #48]	; (8000990 <MX_GPIO_Init+0xd8>)
 8000960:	f000 fbdc 	bl	800111c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000964:	2320      	movs	r3, #32
 8000966:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000968:	2301      	movs	r3, #1
 800096a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000970:	2300      	movs	r3, #0
 8000972:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000974:	f107 0314 	add.w	r3, r7, #20
 8000978:	4619      	mov	r1, r3
 800097a:	4804      	ldr	r0, [pc, #16]	; (800098c <MX_GPIO_Init+0xd4>)
 800097c:	f000 fbce 	bl	800111c <HAL_GPIO_Init>

}
 8000980:	bf00      	nop
 8000982:	3728      	adds	r7, #40	; 0x28
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40023800 	.word	0x40023800
 800098c:	40020000 	.word	0x40020000
 8000990:	40020800 	.word	0x40020800

08000994 <vHandlerTask>:

/* USER CODE BEGIN 4 */

static void vHandlerTask( void *pvParameters )
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
		/* Use the semaphore to wait for the event.  The semaphore was created
		before the scheduler was started so before this task ran for the first
		time.  The task blocks indefinitely meaning this function call will only
		return once the semaphore has been successfully obtained - so there is no
		need to check the returned value. */
		xSemaphoreTake( xCountingSemaphore, portMAX_DELAY );
 800099c:	4b07      	ldr	r3, [pc, #28]	; (80009bc <vHandlerTask+0x28>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80009a4:	4618      	mov	r0, r3
 80009a6:	f003 fb93 	bl	80040d0 <xQueueSemaphoreTake>

		/* To get here the event must have occurred.  Process the event (in this
		case we just print out a message). */
		sprintf(usr_msg, "Handler task - Processing event.\r\n");
 80009aa:	4905      	ldr	r1, [pc, #20]	; (80009c0 <vHandlerTask+0x2c>)
 80009ac:	4805      	ldr	r0, [pc, #20]	; (80009c4 <vHandlerTask+0x30>)
 80009ae:	f005 fddb 	bl	8006568 <siprintf>
		printmsg(usr_msg);
 80009b2:	4804      	ldr	r0, [pc, #16]	; (80009c4 <vHandlerTask+0x30>)
 80009b4:	f7ff fe6c 	bl	8000690 <printmsg>
		xSemaphoreTake( xCountingSemaphore, portMAX_DELAY );
 80009b8:	e7f0      	b.n	800099c <vHandlerTask+0x8>
 80009ba:	bf00      	nop
 80009bc:	200001d0 	.word	0x200001d0
 80009c0:	08006ebc 	.word	0x08006ebc
 80009c4:	200000d4 	.word	0x200000d4

080009c8 <vPeriodicTask>:
	}
}

static void vPeriodicTask( void *pvParameters )
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
	/* As per most tasks, this task is implemented within an infinite loop. */
	for( ;; )
	{
		/* This task is just used to 'simulate' an interrupt.  This is done by
		periodically generating a software interrupt. */
		vTaskDelay( pdMS_TO_TICKS(500) );
 80009d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80009d4:	f003 ff54 	bl	8004880 <vTaskDelay>

		/* Generate the interrupt, printing a message both before hand and
		afterwards so the sequence of execution is evident from the output. */
        sprintf(usr_msg, "Periodic task - Pending the interrupt.\r\n" );
 80009d8:	4908      	ldr	r1, [pc, #32]	; (80009fc <vPeriodicTask+0x34>)
 80009da:	4809      	ldr	r0, [pc, #36]	; (8000a00 <vPeriodicTask+0x38>)
 80009dc:	f005 fdc4 	bl	8006568 <siprintf>
    	printmsg(usr_msg);
 80009e0:	4807      	ldr	r0, [pc, #28]	; (8000a00 <vPeriodicTask+0x38>)
 80009e2:	f7ff fe55 	bl	8000690 <printmsg>

        //pend the interrupt
        NVIC_SetPendingIRQ(EXTI15_10_IRQn);
 80009e6:	2028      	movs	r0, #40	; 0x28
 80009e8:	f7ff fe0a 	bl	8000600 <__NVIC_SetPendingIRQ>

        sprintf(usr_msg, "Periodic task - Resuming.\r\n" );
 80009ec:	4905      	ldr	r1, [pc, #20]	; (8000a04 <vPeriodicTask+0x3c>)
 80009ee:	4804      	ldr	r0, [pc, #16]	; (8000a00 <vPeriodicTask+0x38>)
 80009f0:	f005 fdba 	bl	8006568 <siprintf>
        printmsg(usr_msg);
 80009f4:	4802      	ldr	r0, [pc, #8]	; (8000a00 <vPeriodicTask+0x38>)
 80009f6:	f7ff fe4b 	bl	8000690 <printmsg>
		vTaskDelay( pdMS_TO_TICKS(500) );
 80009fa:	e7e9      	b.n	80009d0 <vPeriodicTask+0x8>
 80009fc:	08006ee0 	.word	0x08006ee0
 8000a00:	200000d4 	.word	0x200000d4
 8000a04:	08006f0c 	.word	0x08006f0c

08000a08 <prvSetupSoftwareInterrupt>:

	}
}

static void prvSetupSoftwareInterrupt()
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0

	/* The interrupt service routine uses an (interrupt safe) FreeRTOS API
	function so the interrupt priority must be at or below the priority defined
	by configSYSCALL_INTERRUPT_PRIORITY. */

	NVIC_SetPriority( EXTI15_10_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
 8000a0c:	2105      	movs	r1, #5
 8000a0e:	2028      	movs	r0, #40	; 0x28
 8000a10:	f7ff fe14 	bl	800063c <__NVIC_SetPriority>

	/* Enable the interrupt. */
	NVIC_EnableIRQ( EXTI15_10_IRQn );
 8000a14:	2028      	movs	r0, #40	; 0x28
 8000a16:	f7ff fdd5 	bl	80005c4 <__NVIC_EnableIRQ>
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
	...

08000a20 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler( void )
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8000a26:	2300      	movs	r3, #0
 8000a28:	607b      	str	r3, [r7, #4]
	task, the following 'gives' are to demonstrate that the semaphore latches
	the events to allow the handler task to process them in turn without any
	events getting lost.  This simulates multiple interrupts being taken by the
	processor, even though in this case the events are simulated within a single
	interrupt occurrence.*/
	sprintf(usr_msg,"==>Button_Handler\r\n");
 8000a2a:	491c      	ldr	r1, [pc, #112]	; (8000a9c <EXTI15_10_IRQHandler+0x7c>)
 8000a2c:	481c      	ldr	r0, [pc, #112]	; (8000aa0 <EXTI15_10_IRQHandler+0x80>)
 8000a2e:	f005 fd9b 	bl	8006568 <siprintf>
	printmsg(usr_msg);
 8000a32:	481b      	ldr	r0, [pc, #108]	; (8000aa0 <EXTI15_10_IRQHandler+0x80>)
 8000a34:	f7ff fe2c 	bl	8000690 <printmsg>

	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000a38:	4b1a      	ldr	r3, [pc, #104]	; (8000aa4 <EXTI15_10_IRQHandler+0x84>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	1d3a      	adds	r2, r7, #4
 8000a3e:	4611      	mov	r1, r2
 8000a40:	4618      	mov	r0, r3
 8000a42:	f003 f9c9 	bl	8003dd8 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000a46:	4b17      	ldr	r3, [pc, #92]	; (8000aa4 <EXTI15_10_IRQHandler+0x84>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	1d3a      	adds	r2, r7, #4
 8000a4c:	4611      	mov	r1, r2
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f003 f9c2 	bl	8003dd8 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000a54:	4b13      	ldr	r3, [pc, #76]	; (8000aa4 <EXTI15_10_IRQHandler+0x84>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	1d3a      	adds	r2, r7, #4
 8000a5a:	4611      	mov	r1, r2
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f003 f9bb 	bl	8003dd8 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000a62:	4b10      	ldr	r3, [pc, #64]	; (8000aa4 <EXTI15_10_IRQHandler+0x84>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	1d3a      	adds	r2, r7, #4
 8000a68:	4611      	mov	r1, r2
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f003 f9b4 	bl	8003dd8 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000a70:	4b0c      	ldr	r3, [pc, #48]	; (8000aa4 <EXTI15_10_IRQHandler+0x84>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	1d3a      	adds	r2, r7, #4
 8000a76:	4611      	mov	r1, r2
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f003 f9ad 	bl	8003dd8 <xQueueGiveFromISR>

    NOTE: The syntax for forcing a context switch within an ISR varies between
    FreeRTOS ports.  The portEND_SWITCHING_ISR() macro is provided as part of
    the Cortex M3 port layer for this purpose.  taskYIELD() must never be called
    from an ISR! */
    portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d007      	beq.n	8000a94 <EXTI15_10_IRQHandler+0x74>
 8000a84:	4b08      	ldr	r3, [pc, #32]	; (8000aa8 <EXTI15_10_IRQHandler+0x88>)
 8000a86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	f3bf 8f4f 	dsb	sy
 8000a90:	f3bf 8f6f 	isb	sy
}
 8000a94:	bf00      	nop
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	08006f28 	.word	0x08006f28
 8000aa0:	200000d4 	.word	0x200000d4
 8000aa4:	200001d0 	.word	0x200001d0
 8000aa8:	e000ed04 	.word	0xe000ed04

08000aac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ab0:	b672      	cpsid	i
}
 8000ab2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ab4:	e7fe      	b.n	8000ab4 <Error_Handler+0x8>
	...

08000ab8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	607b      	str	r3, [r7, #4]
 8000ac2:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <HAL_MspInit+0x4c>)
 8000ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ac6:	4a0f      	ldr	r2, [pc, #60]	; (8000b04 <HAL_MspInit+0x4c>)
 8000ac8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000acc:	6453      	str	r3, [r2, #68]	; 0x44
 8000ace:	4b0d      	ldr	r3, [pc, #52]	; (8000b04 <HAL_MspInit+0x4c>)
 8000ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ad2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ad6:	607b      	str	r3, [r7, #4]
 8000ad8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	603b      	str	r3, [r7, #0]
 8000ade:	4b09      	ldr	r3, [pc, #36]	; (8000b04 <HAL_MspInit+0x4c>)
 8000ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae2:	4a08      	ldr	r2, [pc, #32]	; (8000b04 <HAL_MspInit+0x4c>)
 8000ae4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8000aea:	4b06      	ldr	r3, [pc, #24]	; (8000b04 <HAL_MspInit+0x4c>)
 8000aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000af2:	603b      	str	r3, [r7, #0]
 8000af4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000af6:	f005 f957 	bl	8005da8 <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 8000afa:	bf00      	nop
 8000afc:	3708      	adds	r7, #8
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40023800 	.word	0x40023800

08000b08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b08a      	sub	sp, #40	; 0x28
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b10:	f107 0314 	add.w	r3, r7, #20
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
 8000b1a:	609a      	str	r2, [r3, #8]
 8000b1c:	60da      	str	r2, [r3, #12]
 8000b1e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a1d      	ldr	r2, [pc, #116]	; (8000b9c <HAL_UART_MspInit+0x94>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d133      	bne.n	8000b92 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	613b      	str	r3, [r7, #16]
 8000b2e:	4b1c      	ldr	r3, [pc, #112]	; (8000ba0 <HAL_UART_MspInit+0x98>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b32:	4a1b      	ldr	r2, [pc, #108]	; (8000ba0 <HAL_UART_MspInit+0x98>)
 8000b34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b38:	6413      	str	r3, [r2, #64]	; 0x40
 8000b3a:	4b19      	ldr	r3, [pc, #100]	; (8000ba0 <HAL_UART_MspInit+0x98>)
 8000b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b42:	613b      	str	r3, [r7, #16]
 8000b44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	4b15      	ldr	r3, [pc, #84]	; (8000ba0 <HAL_UART_MspInit+0x98>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4e:	4a14      	ldr	r2, [pc, #80]	; (8000ba0 <HAL_UART_MspInit+0x98>)
 8000b50:	f043 0301 	orr.w	r3, r3, #1
 8000b54:	6313      	str	r3, [r2, #48]	; 0x30
 8000b56:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <HAL_UART_MspInit+0x98>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b62:	230c      	movs	r3, #12
 8000b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b66:	2302      	movs	r3, #2
 8000b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b6e:	2303      	movs	r3, #3
 8000b70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b72:	2307      	movs	r3, #7
 8000b74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b76:	f107 0314 	add.w	r3, r7, #20
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	4809      	ldr	r0, [pc, #36]	; (8000ba4 <HAL_UART_MspInit+0x9c>)
 8000b7e:	f000 facd 	bl	800111c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2106      	movs	r1, #6
 8000b86:	2026      	movs	r0, #38	; 0x26
 8000b88:	f000 fa0c 	bl	8000fa4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b8c:	2026      	movs	r0, #38	; 0x26
 8000b8e:	f000 fa25 	bl	8000fdc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b92:	bf00      	nop
 8000b94:	3728      	adds	r7, #40	; 0x28
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40004400 	.word	0x40004400
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	40020000 	.word	0x40020000

08000ba8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b08e      	sub	sp, #56	; 0x38
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	4b33      	ldr	r3, [pc, #204]	; (8000c8c <HAL_InitTick+0xe4>)
 8000bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc0:	4a32      	ldr	r2, [pc, #200]	; (8000c8c <HAL_InitTick+0xe4>)
 8000bc2:	f043 0310 	orr.w	r3, r3, #16
 8000bc6:	6413      	str	r3, [r2, #64]	; 0x40
 8000bc8:	4b30      	ldr	r3, [pc, #192]	; (8000c8c <HAL_InitTick+0xe4>)
 8000bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bcc:	f003 0310 	and.w	r3, r3, #16
 8000bd0:	60fb      	str	r3, [r7, #12]
 8000bd2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bd4:	f107 0210 	add.w	r2, r7, #16
 8000bd8:	f107 0314 	add.w	r3, r7, #20
 8000bdc:	4611      	mov	r1, r2
 8000bde:	4618      	mov	r0, r3
 8000be0:	f000 fdb4 	bl	800174c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000be4:	6a3b      	ldr	r3, [r7, #32]
 8000be6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d103      	bne.n	8000bf6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000bee:	f000 fd85 	bl	80016fc <HAL_RCC_GetPCLK1Freq>
 8000bf2:	6378      	str	r0, [r7, #52]	; 0x34
 8000bf4:	e004      	b.n	8000c00 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000bf6:	f000 fd81 	bl	80016fc <HAL_RCC_GetPCLK1Freq>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c02:	4a23      	ldr	r2, [pc, #140]	; (8000c90 <HAL_InitTick+0xe8>)
 8000c04:	fba2 2303 	umull	r2, r3, r2, r3
 8000c08:	0c9b      	lsrs	r3, r3, #18
 8000c0a:	3b01      	subs	r3, #1
 8000c0c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c0e:	4b21      	ldr	r3, [pc, #132]	; (8000c94 <HAL_InitTick+0xec>)
 8000c10:	4a21      	ldr	r2, [pc, #132]	; (8000c98 <HAL_InitTick+0xf0>)
 8000c12:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c14:	4b1f      	ldr	r3, [pc, #124]	; (8000c94 <HAL_InitTick+0xec>)
 8000c16:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c1a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c1c:	4a1d      	ldr	r2, [pc, #116]	; (8000c94 <HAL_InitTick+0xec>)
 8000c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c20:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c22:	4b1c      	ldr	r3, [pc, #112]	; (8000c94 <HAL_InitTick+0xec>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c28:	4b1a      	ldr	r3, [pc, #104]	; (8000c94 <HAL_InitTick+0xec>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c2e:	4b19      	ldr	r3, [pc, #100]	; (8000c94 <HAL_InitTick+0xec>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000c34:	4817      	ldr	r0, [pc, #92]	; (8000c94 <HAL_InitTick+0xec>)
 8000c36:	f001 fa89 	bl	800214c <HAL_TIM_Base_Init>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000c40:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d11b      	bne.n	8000c80 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000c48:	4812      	ldr	r0, [pc, #72]	; (8000c94 <HAL_InitTick+0xec>)
 8000c4a:	f001 fad9 	bl	8002200 <HAL_TIM_Base_Start_IT>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000c54:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d111      	bne.n	8000c80 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c5c:	2036      	movs	r0, #54	; 0x36
 8000c5e:	f000 f9bd 	bl	8000fdc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2b0f      	cmp	r3, #15
 8000c66:	d808      	bhi.n	8000c7a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	6879      	ldr	r1, [r7, #4]
 8000c6c:	2036      	movs	r0, #54	; 0x36
 8000c6e:	f000 f999 	bl	8000fa4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c72:	4a0a      	ldr	r2, [pc, #40]	; (8000c9c <HAL_InitTick+0xf4>)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	6013      	str	r3, [r2, #0]
 8000c78:	e002      	b.n	8000c80 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000c80:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3738      	adds	r7, #56	; 0x38
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	431bde83 	.word	0x431bde83
 8000c94:	200001d4 	.word	0x200001d4
 8000c98:	40001000 	.word	0x40001000
 8000c9c:	20000004 	.word	0x20000004

08000ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ca4:	e7fe      	b.n	8000ca4 <NMI_Handler+0x4>

08000ca6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca6:	b480      	push	{r7}
 8000ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000caa:	e7fe      	b.n	8000caa <HardFault_Handler+0x4>

08000cac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb0:	e7fe      	b.n	8000cb0 <MemManage_Handler+0x4>

08000cb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cb6:	e7fe      	b.n	8000cb6 <BusFault_Handler+0x4>

08000cb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cbc:	e7fe      	b.n	8000cbc <UsageFault_Handler+0x4>

08000cbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000cd0:	4802      	ldr	r0, [pc, #8]	; (8000cdc <USART2_IRQHandler+0x10>)
 8000cd2:	f001 fdd3 	bl	800287c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	20000090 	.word	0x20000090

08000ce0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ce4:	4802      	ldr	r0, [pc, #8]	; (8000cf0 <TIM6_DAC_IRQHandler+0x10>)
 8000ce6:	f001 fafb 	bl	80022e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	200001d4 	.word	0x200001d4

08000cf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cfc:	4a14      	ldr	r2, [pc, #80]	; (8000d50 <_sbrk+0x5c>)
 8000cfe:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <_sbrk+0x60>)
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d08:	4b13      	ldr	r3, [pc, #76]	; (8000d58 <_sbrk+0x64>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d102      	bne.n	8000d16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d10:	4b11      	ldr	r3, [pc, #68]	; (8000d58 <_sbrk+0x64>)
 8000d12:	4a12      	ldr	r2, [pc, #72]	; (8000d5c <_sbrk+0x68>)
 8000d14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d16:	4b10      	ldr	r3, [pc, #64]	; (8000d58 <_sbrk+0x64>)
 8000d18:	681a      	ldr	r2, [r3, #0]
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	4413      	add	r3, r2
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d207      	bcs.n	8000d34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d24:	f005 fbe0 	bl	80064e8 <__errno>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	220c      	movs	r2, #12
 8000d2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d32:	e009      	b.n	8000d48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d34:	4b08      	ldr	r3, [pc, #32]	; (8000d58 <_sbrk+0x64>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d3a:	4b07      	ldr	r3, [pc, #28]	; (8000d58 <_sbrk+0x64>)
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	4413      	add	r3, r2
 8000d42:	4a05      	ldr	r2, [pc, #20]	; (8000d58 <_sbrk+0x64>)
 8000d44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d46:	68fb      	ldr	r3, [r7, #12]
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3718      	adds	r7, #24
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	20020000 	.word	0x20020000
 8000d54:	00000400 	.word	0x00000400
 8000d58:	2000021c 	.word	0x2000021c
 8000d5c:	200193e0 	.word	0x200193e0

08000d60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d64:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <SystemInit+0x20>)
 8000d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d6a:	4a05      	ldr	r2, [pc, #20]	; (8000d80 <SystemInit+0x20>)
 8000d6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dbc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d88:	480d      	ldr	r0, [pc, #52]	; (8000dc0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d8a:	490e      	ldr	r1, [pc, #56]	; (8000dc4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d8c:	4a0e      	ldr	r2, [pc, #56]	; (8000dc8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d90:	e002      	b.n	8000d98 <LoopCopyDataInit>

08000d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d96:	3304      	adds	r3, #4

08000d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d9c:	d3f9      	bcc.n	8000d92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d9e:	4a0b      	ldr	r2, [pc, #44]	; (8000dcc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000da0:	4c0b      	ldr	r4, [pc, #44]	; (8000dd0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000da4:	e001      	b.n	8000daa <LoopFillZerobss>

08000da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000da8:	3204      	adds	r2, #4

08000daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dac:	d3fb      	bcc.n	8000da6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000dae:	f7ff ffd7 	bl	8000d60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000db2:	f005 fb9f 	bl	80064f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000db6:	f7ff fc91 	bl	80006dc <main>
  bx  lr    
 8000dba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000dbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000dc8:	08006fb0 	.word	0x08006fb0
  ldr r2, =_sbss
 8000dcc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000dd0:	200193dc 	.word	0x200193dc

08000dd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dd4:	e7fe      	b.n	8000dd4 <ADC_IRQHandler>
	...

08000dd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ddc:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <HAL_Init+0x40>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a0d      	ldr	r2, [pc, #52]	; (8000e18 <HAL_Init+0x40>)
 8000de2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000de6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000de8:	4b0b      	ldr	r3, [pc, #44]	; (8000e18 <HAL_Init+0x40>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a0a      	ldr	r2, [pc, #40]	; (8000e18 <HAL_Init+0x40>)
 8000dee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000df2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000df4:	4b08      	ldr	r3, [pc, #32]	; (8000e18 <HAL_Init+0x40>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a07      	ldr	r2, [pc, #28]	; (8000e18 <HAL_Init+0x40>)
 8000dfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e00:	2003      	movs	r0, #3
 8000e02:	f000 f8c4 	bl	8000f8e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e06:	2000      	movs	r0, #0
 8000e08:	f7ff fece 	bl	8000ba8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e0c:	f7ff fe54 	bl	8000ab8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e10:	2300      	movs	r3, #0
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40023c00 	.word	0x40023c00

08000e1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e20:	4b03      	ldr	r3, [pc, #12]	; (8000e30 <HAL_GetTick+0x14>)
 8000e22:	681b      	ldr	r3, [r3, #0]
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	20000220 	.word	0x20000220

08000e34 <__NVIC_SetPriorityGrouping>:
{
 8000e34:	b480      	push	{r7}
 8000e36:	b085      	sub	sp, #20
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f003 0307 	and.w	r3, r3, #7
 8000e42:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e44:	4b0c      	ldr	r3, [pc, #48]	; (8000e78 <__NVIC_SetPriorityGrouping+0x44>)
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e4a:	68ba      	ldr	r2, [r7, #8]
 8000e4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e50:	4013      	ands	r3, r2
 8000e52:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e66:	4a04      	ldr	r2, [pc, #16]	; (8000e78 <__NVIC_SetPriorityGrouping+0x44>)
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	60d3      	str	r3, [r2, #12]
}
 8000e6c:	bf00      	nop
 8000e6e:	3714      	adds	r7, #20
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	e000ed00 	.word	0xe000ed00

08000e7c <__NVIC_GetPriorityGrouping>:
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e80:	4b04      	ldr	r3, [pc, #16]	; (8000e94 <__NVIC_GetPriorityGrouping+0x18>)
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	0a1b      	lsrs	r3, r3, #8
 8000e86:	f003 0307 	and.w	r3, r3, #7
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	e000ed00 	.word	0xe000ed00

08000e98 <__NVIC_EnableIRQ>:
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	db0b      	blt.n	8000ec2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	f003 021f 	and.w	r2, r3, #31
 8000eb0:	4907      	ldr	r1, [pc, #28]	; (8000ed0 <__NVIC_EnableIRQ+0x38>)
 8000eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb6:	095b      	lsrs	r3, r3, #5
 8000eb8:	2001      	movs	r0, #1
 8000eba:	fa00 f202 	lsl.w	r2, r0, r2
 8000ebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000ec2:	bf00      	nop
 8000ec4:	370c      	adds	r7, #12
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	e000e100 	.word	0xe000e100

08000ed4 <__NVIC_SetPriority>:
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	6039      	str	r1, [r7, #0]
 8000ede:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	db0a      	blt.n	8000efe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	b2da      	uxtb	r2, r3
 8000eec:	490c      	ldr	r1, [pc, #48]	; (8000f20 <__NVIC_SetPriority+0x4c>)
 8000eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef2:	0112      	lsls	r2, r2, #4
 8000ef4:	b2d2      	uxtb	r2, r2
 8000ef6:	440b      	add	r3, r1
 8000ef8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000efc:	e00a      	b.n	8000f14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	b2da      	uxtb	r2, r3
 8000f02:	4908      	ldr	r1, [pc, #32]	; (8000f24 <__NVIC_SetPriority+0x50>)
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	f003 030f 	and.w	r3, r3, #15
 8000f0a:	3b04      	subs	r3, #4
 8000f0c:	0112      	lsls	r2, r2, #4
 8000f0e:	b2d2      	uxtb	r2, r2
 8000f10:	440b      	add	r3, r1
 8000f12:	761a      	strb	r2, [r3, #24]
}
 8000f14:	bf00      	nop
 8000f16:	370c      	adds	r7, #12
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	e000e100 	.word	0xe000e100
 8000f24:	e000ed00 	.word	0xe000ed00

08000f28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b089      	sub	sp, #36	; 0x24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	f003 0307 	and.w	r3, r3, #7
 8000f3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	f1c3 0307 	rsb	r3, r3, #7
 8000f42:	2b04      	cmp	r3, #4
 8000f44:	bf28      	it	cs
 8000f46:	2304      	movcs	r3, #4
 8000f48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	3304      	adds	r3, #4
 8000f4e:	2b06      	cmp	r3, #6
 8000f50:	d902      	bls.n	8000f58 <NVIC_EncodePriority+0x30>
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	3b03      	subs	r3, #3
 8000f56:	e000      	b.n	8000f5a <NVIC_EncodePriority+0x32>
 8000f58:	2300      	movs	r3, #0
 8000f5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f60:	69bb      	ldr	r3, [r7, #24]
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	43da      	mvns	r2, r3
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	401a      	ands	r2, r3
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f70:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	fa01 f303 	lsl.w	r3, r1, r3
 8000f7a:	43d9      	mvns	r1, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f80:	4313      	orrs	r3, r2
         );
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3724      	adds	r7, #36	; 0x24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	b082      	sub	sp, #8
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f96:	6878      	ldr	r0, [r7, #4]
 8000f98:	f7ff ff4c 	bl	8000e34 <__NVIC_SetPriorityGrouping>
}
 8000f9c:	bf00      	nop
 8000f9e:	3708      	adds	r7, #8
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
 8000fb0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fb6:	f7ff ff61 	bl	8000e7c <__NVIC_GetPriorityGrouping>
 8000fba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fbc:	687a      	ldr	r2, [r7, #4]
 8000fbe:	68b9      	ldr	r1, [r7, #8]
 8000fc0:	6978      	ldr	r0, [r7, #20]
 8000fc2:	f7ff ffb1 	bl	8000f28 <NVIC_EncodePriority>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fcc:	4611      	mov	r1, r2
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff ff80 	bl	8000ed4 <__NVIC_SetPriority>
}
 8000fd4:	bf00      	nop
 8000fd6:	3718      	adds	r7, #24
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff ff54 	bl	8000e98 <__NVIC_EnableIRQ>
}
 8000ff0:	bf00      	nop
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001004:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001006:	f7ff ff09 	bl	8000e1c <HAL_GetTick>
 800100a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001012:	b2db      	uxtb	r3, r3
 8001014:	2b02      	cmp	r3, #2
 8001016:	d008      	beq.n	800102a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2280      	movs	r2, #128	; 0x80
 800101c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2200      	movs	r2, #0
 8001022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
 8001028:	e052      	b.n	80010d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f022 0216 	bic.w	r2, r2, #22
 8001038:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	695a      	ldr	r2, [r3, #20]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001048:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104e:	2b00      	cmp	r3, #0
 8001050:	d103      	bne.n	800105a <HAL_DMA_Abort+0x62>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001056:	2b00      	cmp	r3, #0
 8001058:	d007      	beq.n	800106a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f022 0208 	bic.w	r2, r2, #8
 8001068:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f022 0201 	bic.w	r2, r2, #1
 8001078:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800107a:	e013      	b.n	80010a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800107c:	f7ff fece 	bl	8000e1c <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	1ad3      	subs	r3, r2, r3
 8001086:	2b05      	cmp	r3, #5
 8001088:	d90c      	bls.n	80010a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2220      	movs	r2, #32
 800108e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2203      	movs	r2, #3
 8001094:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2200      	movs	r2, #0
 800109c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e015      	b.n	80010d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d1e4      	bne.n	800107c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010b6:	223f      	movs	r2, #63	; 0x3f
 80010b8:	409a      	lsls	r2, r3
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2201      	movs	r2, #1
 80010c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2200      	movs	r2, #0
 80010ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80010ce:	2300      	movs	r3, #0
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d004      	beq.n	80010f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2280      	movs	r2, #128	; 0x80
 80010f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e00c      	b.n	8001110 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2205      	movs	r2, #5
 80010fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f022 0201 	bic.w	r2, r2, #1
 800110c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800110e:	2300      	movs	r3, #0
}
 8001110:	4618      	mov	r0, r3
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800111c:	b480      	push	{r7}
 800111e:	b089      	sub	sp, #36	; 0x24
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001126:	2300      	movs	r3, #0
 8001128:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800112a:	2300      	movs	r3, #0
 800112c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800112e:	2300      	movs	r3, #0
 8001130:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001132:	2300      	movs	r3, #0
 8001134:	61fb      	str	r3, [r7, #28]
 8001136:	e165      	b.n	8001404 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001138:	2201      	movs	r2, #1
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	697a      	ldr	r2, [r7, #20]
 8001148:	4013      	ands	r3, r2
 800114a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800114c:	693a      	ldr	r2, [r7, #16]
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	429a      	cmp	r2, r3
 8001152:	f040 8154 	bne.w	80013fe <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	f003 0303 	and.w	r3, r3, #3
 800115e:	2b01      	cmp	r3, #1
 8001160:	d005      	beq.n	800116e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800116a:	2b02      	cmp	r3, #2
 800116c:	d130      	bne.n	80011d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	2203      	movs	r2, #3
 800117a:	fa02 f303 	lsl.w	r3, r2, r3
 800117e:	43db      	mvns	r3, r3
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	4013      	ands	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	68da      	ldr	r2, [r3, #12]
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	fa02 f303 	lsl.w	r3, r2, r3
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4313      	orrs	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011a4:	2201      	movs	r2, #1
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ac:	43db      	mvns	r3, r3
 80011ae:	69ba      	ldr	r2, [r7, #24]
 80011b0:	4013      	ands	r3, r2
 80011b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	091b      	lsrs	r3, r3, #4
 80011ba:	f003 0201 	and.w	r2, r3, #1
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f003 0303 	and.w	r3, r3, #3
 80011d8:	2b03      	cmp	r3, #3
 80011da:	d017      	beq.n	800120c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	2203      	movs	r2, #3
 80011e8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ec:	43db      	mvns	r3, r3
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	4013      	ands	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	689a      	ldr	r2, [r3, #8]
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	4313      	orrs	r3, r2
 8001204:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f003 0303 	and.w	r3, r3, #3
 8001214:	2b02      	cmp	r3, #2
 8001216:	d123      	bne.n	8001260 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	08da      	lsrs	r2, r3, #3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	3208      	adds	r2, #8
 8001220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001224:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	f003 0307 	and.w	r3, r3, #7
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	220f      	movs	r2, #15
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	43db      	mvns	r3, r3
 8001236:	69ba      	ldr	r2, [r7, #24]
 8001238:	4013      	ands	r3, r2
 800123a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	691a      	ldr	r2, [r3, #16]
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	f003 0307 	and.w	r3, r3, #7
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	4313      	orrs	r3, r2
 8001250:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	08da      	lsrs	r2, r3, #3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	3208      	adds	r2, #8
 800125a:	69b9      	ldr	r1, [r7, #24]
 800125c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	2203      	movs	r2, #3
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	43db      	mvns	r3, r3
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	4013      	ands	r3, r2
 8001276:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f003 0203 	and.w	r2, r3, #3
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	fa02 f303 	lsl.w	r3, r2, r3
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	4313      	orrs	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800129c:	2b00      	cmp	r3, #0
 800129e:	f000 80ae 	beq.w	80013fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	4b5d      	ldr	r3, [pc, #372]	; (800141c <HAL_GPIO_Init+0x300>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012aa:	4a5c      	ldr	r2, [pc, #368]	; (800141c <HAL_GPIO_Init+0x300>)
 80012ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012b0:	6453      	str	r3, [r2, #68]	; 0x44
 80012b2:	4b5a      	ldr	r3, [pc, #360]	; (800141c <HAL_GPIO_Init+0x300>)
 80012b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012be:	4a58      	ldr	r2, [pc, #352]	; (8001420 <HAL_GPIO_Init+0x304>)
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	089b      	lsrs	r3, r3, #2
 80012c4:	3302      	adds	r3, #2
 80012c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	f003 0303 	and.w	r3, r3, #3
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	220f      	movs	r2, #15
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43db      	mvns	r3, r3
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	4013      	ands	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a4f      	ldr	r2, [pc, #316]	; (8001424 <HAL_GPIO_Init+0x308>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d025      	beq.n	8001336 <HAL_GPIO_Init+0x21a>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a4e      	ldr	r2, [pc, #312]	; (8001428 <HAL_GPIO_Init+0x30c>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d01f      	beq.n	8001332 <HAL_GPIO_Init+0x216>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4a4d      	ldr	r2, [pc, #308]	; (800142c <HAL_GPIO_Init+0x310>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d019      	beq.n	800132e <HAL_GPIO_Init+0x212>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a4c      	ldr	r2, [pc, #304]	; (8001430 <HAL_GPIO_Init+0x314>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d013      	beq.n	800132a <HAL_GPIO_Init+0x20e>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a4b      	ldr	r2, [pc, #300]	; (8001434 <HAL_GPIO_Init+0x318>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d00d      	beq.n	8001326 <HAL_GPIO_Init+0x20a>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a4a      	ldr	r2, [pc, #296]	; (8001438 <HAL_GPIO_Init+0x31c>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d007      	beq.n	8001322 <HAL_GPIO_Init+0x206>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a49      	ldr	r2, [pc, #292]	; (800143c <HAL_GPIO_Init+0x320>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d101      	bne.n	800131e <HAL_GPIO_Init+0x202>
 800131a:	2306      	movs	r3, #6
 800131c:	e00c      	b.n	8001338 <HAL_GPIO_Init+0x21c>
 800131e:	2307      	movs	r3, #7
 8001320:	e00a      	b.n	8001338 <HAL_GPIO_Init+0x21c>
 8001322:	2305      	movs	r3, #5
 8001324:	e008      	b.n	8001338 <HAL_GPIO_Init+0x21c>
 8001326:	2304      	movs	r3, #4
 8001328:	e006      	b.n	8001338 <HAL_GPIO_Init+0x21c>
 800132a:	2303      	movs	r3, #3
 800132c:	e004      	b.n	8001338 <HAL_GPIO_Init+0x21c>
 800132e:	2302      	movs	r3, #2
 8001330:	e002      	b.n	8001338 <HAL_GPIO_Init+0x21c>
 8001332:	2301      	movs	r3, #1
 8001334:	e000      	b.n	8001338 <HAL_GPIO_Init+0x21c>
 8001336:	2300      	movs	r3, #0
 8001338:	69fa      	ldr	r2, [r7, #28]
 800133a:	f002 0203 	and.w	r2, r2, #3
 800133e:	0092      	lsls	r2, r2, #2
 8001340:	4093      	lsls	r3, r2
 8001342:	69ba      	ldr	r2, [r7, #24]
 8001344:	4313      	orrs	r3, r2
 8001346:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001348:	4935      	ldr	r1, [pc, #212]	; (8001420 <HAL_GPIO_Init+0x304>)
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	089b      	lsrs	r3, r3, #2
 800134e:	3302      	adds	r3, #2
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001356:	4b3a      	ldr	r3, [pc, #232]	; (8001440 <HAL_GPIO_Init+0x324>)
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	43db      	mvns	r3, r3
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	4013      	ands	r3, r2
 8001364:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800136e:	2b00      	cmp	r3, #0
 8001370:	d003      	beq.n	800137a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001372:	69ba      	ldr	r2, [r7, #24]
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	4313      	orrs	r3, r2
 8001378:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800137a:	4a31      	ldr	r2, [pc, #196]	; (8001440 <HAL_GPIO_Init+0x324>)
 800137c:	69bb      	ldr	r3, [r7, #24]
 800137e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001380:	4b2f      	ldr	r3, [pc, #188]	; (8001440 <HAL_GPIO_Init+0x324>)
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	43db      	mvns	r3, r3
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	4013      	ands	r3, r2
 800138e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d003      	beq.n	80013a4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013a4:	4a26      	ldr	r2, [pc, #152]	; (8001440 <HAL_GPIO_Init+0x324>)
 80013a6:	69bb      	ldr	r3, [r7, #24]
 80013a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013aa:	4b25      	ldr	r3, [pc, #148]	; (8001440 <HAL_GPIO_Init+0x324>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	43db      	mvns	r3, r3
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	4013      	ands	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d003      	beq.n	80013ce <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013ce:	4a1c      	ldr	r2, [pc, #112]	; (8001440 <HAL_GPIO_Init+0x324>)
 80013d0:	69bb      	ldr	r3, [r7, #24]
 80013d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013d4:	4b1a      	ldr	r3, [pc, #104]	; (8001440 <HAL_GPIO_Init+0x324>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	43db      	mvns	r3, r3
 80013de:	69ba      	ldr	r2, [r7, #24]
 80013e0:	4013      	ands	r3, r2
 80013e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d003      	beq.n	80013f8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80013f0:	69ba      	ldr	r2, [r7, #24]
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013f8:	4a11      	ldr	r2, [pc, #68]	; (8001440 <HAL_GPIO_Init+0x324>)
 80013fa:	69bb      	ldr	r3, [r7, #24]
 80013fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	3301      	adds	r3, #1
 8001402:	61fb      	str	r3, [r7, #28]
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	2b0f      	cmp	r3, #15
 8001408:	f67f ae96 	bls.w	8001138 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800140c:	bf00      	nop
 800140e:	bf00      	nop
 8001410:	3724      	adds	r7, #36	; 0x24
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40023800 	.word	0x40023800
 8001420:	40013800 	.word	0x40013800
 8001424:	40020000 	.word	0x40020000
 8001428:	40020400 	.word	0x40020400
 800142c:	40020800 	.word	0x40020800
 8001430:	40020c00 	.word	0x40020c00
 8001434:	40021000 	.word	0x40021000
 8001438:	40021400 	.word	0x40021400
 800143c:	40021800 	.word	0x40021800
 8001440:	40013c00 	.word	0x40013c00

08001444 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	460b      	mov	r3, r1
 800144e:	807b      	strh	r3, [r7, #2]
 8001450:	4613      	mov	r3, r2
 8001452:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001454:	787b      	ldrb	r3, [r7, #1]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d003      	beq.n	8001462 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800145a:	887a      	ldrh	r2, [r7, #2]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001460:	e003      	b.n	800146a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001462:	887b      	ldrh	r3, [r7, #2]
 8001464:	041a      	lsls	r2, r3, #16
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	619a      	str	r2, [r3, #24]
}
 800146a:	bf00      	nop
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001474:	4770      	bx	lr
	...

08001478 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800147e:	2300      	movs	r3, #0
 8001480:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	603b      	str	r3, [r7, #0]
 8001486:	4b20      	ldr	r3, [pc, #128]	; (8001508 <HAL_PWREx_EnableOverDrive+0x90>)
 8001488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148a:	4a1f      	ldr	r2, [pc, #124]	; (8001508 <HAL_PWREx_EnableOverDrive+0x90>)
 800148c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001490:	6413      	str	r3, [r2, #64]	; 0x40
 8001492:	4b1d      	ldr	r3, [pc, #116]	; (8001508 <HAL_PWREx_EnableOverDrive+0x90>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800149a:	603b      	str	r3, [r7, #0]
 800149c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800149e:	4b1b      	ldr	r3, [pc, #108]	; (800150c <HAL_PWREx_EnableOverDrive+0x94>)
 80014a0:	2201      	movs	r2, #1
 80014a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014a4:	f7ff fcba 	bl	8000e1c <HAL_GetTick>
 80014a8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80014aa:	e009      	b.n	80014c0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80014ac:	f7ff fcb6 	bl	8000e1c <HAL_GetTick>
 80014b0:	4602      	mov	r2, r0
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	1ad3      	subs	r3, r2, r3
 80014b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014ba:	d901      	bls.n	80014c0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	e01f      	b.n	8001500 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80014c0:	4b13      	ldr	r3, [pc, #76]	; (8001510 <HAL_PWREx_EnableOverDrive+0x98>)
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014cc:	d1ee      	bne.n	80014ac <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80014ce:	4b11      	ldr	r3, [pc, #68]	; (8001514 <HAL_PWREx_EnableOverDrive+0x9c>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014d4:	f7ff fca2 	bl	8000e1c <HAL_GetTick>
 80014d8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80014da:	e009      	b.n	80014f0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80014dc:	f7ff fc9e 	bl	8000e1c <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014ea:	d901      	bls.n	80014f0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e007      	b.n	8001500 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80014f0:	4b07      	ldr	r3, [pc, #28]	; (8001510 <HAL_PWREx_EnableOverDrive+0x98>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80014fc:	d1ee      	bne.n	80014dc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80014fe:	2300      	movs	r3, #0
}
 8001500:	4618      	mov	r0, r3
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40023800 	.word	0x40023800
 800150c:	420e0040 	.word	0x420e0040
 8001510:	40007000 	.word	0x40007000
 8001514:	420e0044 	.word	0x420e0044

08001518 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d101      	bne.n	800152c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e0cc      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800152c:	4b68      	ldr	r3, [pc, #416]	; (80016d0 <HAL_RCC_ClockConfig+0x1b8>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 030f 	and.w	r3, r3, #15
 8001534:	683a      	ldr	r2, [r7, #0]
 8001536:	429a      	cmp	r2, r3
 8001538:	d90c      	bls.n	8001554 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800153a:	4b65      	ldr	r3, [pc, #404]	; (80016d0 <HAL_RCC_ClockConfig+0x1b8>)
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	b2d2      	uxtb	r2, r2
 8001540:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001542:	4b63      	ldr	r3, [pc, #396]	; (80016d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 030f 	and.w	r3, r3, #15
 800154a:	683a      	ldr	r2, [r7, #0]
 800154c:	429a      	cmp	r2, r3
 800154e:	d001      	beq.n	8001554 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e0b8      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0302 	and.w	r3, r3, #2
 800155c:	2b00      	cmp	r3, #0
 800155e:	d020      	beq.n	80015a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0304 	and.w	r3, r3, #4
 8001568:	2b00      	cmp	r3, #0
 800156a:	d005      	beq.n	8001578 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800156c:	4b59      	ldr	r3, [pc, #356]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	4a58      	ldr	r2, [pc, #352]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001572:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001576:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 0308 	and.w	r3, r3, #8
 8001580:	2b00      	cmp	r3, #0
 8001582:	d005      	beq.n	8001590 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001584:	4b53      	ldr	r3, [pc, #332]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	4a52      	ldr	r2, [pc, #328]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800158a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800158e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001590:	4b50      	ldr	r3, [pc, #320]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	494d      	ldr	r1, [pc, #308]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800159e:	4313      	orrs	r3, r2
 80015a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0301 	and.w	r3, r3, #1
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d044      	beq.n	8001638 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d107      	bne.n	80015c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b6:	4b47      	ldr	r3, [pc, #284]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d119      	bne.n	80015f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e07f      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d003      	beq.n	80015d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015d2:	2b03      	cmp	r3, #3
 80015d4:	d107      	bne.n	80015e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015d6:	4b3f      	ldr	r3, [pc, #252]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d109      	bne.n	80015f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e06f      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e6:	4b3b      	ldr	r3, [pc, #236]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d101      	bne.n	80015f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e067      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015f6:	4b37      	ldr	r3, [pc, #220]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f023 0203 	bic.w	r2, r3, #3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	4934      	ldr	r1, [pc, #208]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001604:	4313      	orrs	r3, r2
 8001606:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001608:	f7ff fc08 	bl	8000e1c <HAL_GetTick>
 800160c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800160e:	e00a      	b.n	8001626 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001610:	f7ff fc04 	bl	8000e1c <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	f241 3288 	movw	r2, #5000	; 0x1388
 800161e:	4293      	cmp	r3, r2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e04f      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001626:	4b2b      	ldr	r3, [pc, #172]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	f003 020c 	and.w	r2, r3, #12
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	429a      	cmp	r2, r3
 8001636:	d1eb      	bne.n	8001610 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001638:	4b25      	ldr	r3, [pc, #148]	; (80016d0 <HAL_RCC_ClockConfig+0x1b8>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 030f 	and.w	r3, r3, #15
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	429a      	cmp	r2, r3
 8001644:	d20c      	bcs.n	8001660 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001646:	4b22      	ldr	r3, [pc, #136]	; (80016d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	b2d2      	uxtb	r2, r2
 800164c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800164e:	4b20      	ldr	r3, [pc, #128]	; (80016d0 <HAL_RCC_ClockConfig+0x1b8>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 030f 	and.w	r3, r3, #15
 8001656:	683a      	ldr	r2, [r7, #0]
 8001658:	429a      	cmp	r2, r3
 800165a:	d001      	beq.n	8001660 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800165c:	2301      	movs	r3, #1
 800165e:	e032      	b.n	80016c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 0304 	and.w	r3, r3, #4
 8001668:	2b00      	cmp	r3, #0
 800166a:	d008      	beq.n	800167e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800166c:	4b19      	ldr	r3, [pc, #100]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	4916      	ldr	r1, [pc, #88]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800167a:	4313      	orrs	r3, r2
 800167c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 0308 	and.w	r3, r3, #8
 8001686:	2b00      	cmp	r3, #0
 8001688:	d009      	beq.n	800169e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800168a:	4b12      	ldr	r3, [pc, #72]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	691b      	ldr	r3, [r3, #16]
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	490e      	ldr	r1, [pc, #56]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 800169a:	4313      	orrs	r3, r2
 800169c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800169e:	f000 f887 	bl	80017b0 <HAL_RCC_GetSysClockFreq>
 80016a2:	4602      	mov	r2, r0
 80016a4:	4b0b      	ldr	r3, [pc, #44]	; (80016d4 <HAL_RCC_ClockConfig+0x1bc>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	091b      	lsrs	r3, r3, #4
 80016aa:	f003 030f 	and.w	r3, r3, #15
 80016ae:	490a      	ldr	r1, [pc, #40]	; (80016d8 <HAL_RCC_ClockConfig+0x1c0>)
 80016b0:	5ccb      	ldrb	r3, [r1, r3]
 80016b2:	fa22 f303 	lsr.w	r3, r2, r3
 80016b6:	4a09      	ldr	r2, [pc, #36]	; (80016dc <HAL_RCC_ClockConfig+0x1c4>)
 80016b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80016ba:	4b09      	ldr	r3, [pc, #36]	; (80016e0 <HAL_RCC_ClockConfig+0x1c8>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff fa72 	bl	8000ba8 <HAL_InitTick>

  return HAL_OK;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40023c00 	.word	0x40023c00
 80016d4:	40023800 	.word	0x40023800
 80016d8:	08006f54 	.word	0x08006f54
 80016dc:	20000000 	.word	0x20000000
 80016e0:	20000004 	.word	0x20000004

080016e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016e8:	4b03      	ldr	r3, [pc, #12]	; (80016f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80016ea:	681b      	ldr	r3, [r3, #0]
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	20000000 	.word	0x20000000

080016fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001700:	f7ff fff0 	bl	80016e4 <HAL_RCC_GetHCLKFreq>
 8001704:	4602      	mov	r2, r0
 8001706:	4b05      	ldr	r3, [pc, #20]	; (800171c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	0a9b      	lsrs	r3, r3, #10
 800170c:	f003 0307 	and.w	r3, r3, #7
 8001710:	4903      	ldr	r1, [pc, #12]	; (8001720 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001712:	5ccb      	ldrb	r3, [r1, r3]
 8001714:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001718:	4618      	mov	r0, r3
 800171a:	bd80      	pop	{r7, pc}
 800171c:	40023800 	.word	0x40023800
 8001720:	08006f64 	.word	0x08006f64

08001724 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001728:	f7ff ffdc 	bl	80016e4 <HAL_RCC_GetHCLKFreq>
 800172c:	4602      	mov	r2, r0
 800172e:	4b05      	ldr	r3, [pc, #20]	; (8001744 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	0b5b      	lsrs	r3, r3, #13
 8001734:	f003 0307 	and.w	r3, r3, #7
 8001738:	4903      	ldr	r1, [pc, #12]	; (8001748 <HAL_RCC_GetPCLK2Freq+0x24>)
 800173a:	5ccb      	ldrb	r3, [r1, r3]
 800173c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001740:	4618      	mov	r0, r3
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40023800 	.word	0x40023800
 8001748:	08006f64 	.word	0x08006f64

0800174c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	220f      	movs	r2, #15
 800175a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800175c:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <HAL_RCC_GetClockConfig+0x5c>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f003 0203 	and.w	r2, r3, #3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001768:	4b0f      	ldr	r3, [pc, #60]	; (80017a8 <HAL_RCC_GetClockConfig+0x5c>)
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001774:	4b0c      	ldr	r3, [pc, #48]	; (80017a8 <HAL_RCC_GetClockConfig+0x5c>)
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001780:	4b09      	ldr	r3, [pc, #36]	; (80017a8 <HAL_RCC_GetClockConfig+0x5c>)
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	08db      	lsrs	r3, r3, #3
 8001786:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800178e:	4b07      	ldr	r3, [pc, #28]	; (80017ac <HAL_RCC_GetClockConfig+0x60>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 020f 	and.w	r2, r3, #15
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	601a      	str	r2, [r3, #0]
}
 800179a:	bf00      	nop
 800179c:	370c      	adds	r7, #12
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40023c00 	.word	0x40023c00

080017b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017b4:	b0ae      	sub	sp, #184	; 0xb8
 80017b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80017b8:	2300      	movs	r3, #0
 80017ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80017be:	2300      	movs	r3, #0
 80017c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80017c4:	2300      	movs	r3, #0
 80017c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80017ca:	2300      	movs	r3, #0
 80017cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80017d0:	2300      	movs	r3, #0
 80017d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80017d6:	4bcb      	ldr	r3, [pc, #812]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	f003 030c 	and.w	r3, r3, #12
 80017de:	2b0c      	cmp	r3, #12
 80017e0:	f200 8206 	bhi.w	8001bf0 <HAL_RCC_GetSysClockFreq+0x440>
 80017e4:	a201      	add	r2, pc, #4	; (adr r2, 80017ec <HAL_RCC_GetSysClockFreq+0x3c>)
 80017e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ea:	bf00      	nop
 80017ec:	08001821 	.word	0x08001821
 80017f0:	08001bf1 	.word	0x08001bf1
 80017f4:	08001bf1 	.word	0x08001bf1
 80017f8:	08001bf1 	.word	0x08001bf1
 80017fc:	08001829 	.word	0x08001829
 8001800:	08001bf1 	.word	0x08001bf1
 8001804:	08001bf1 	.word	0x08001bf1
 8001808:	08001bf1 	.word	0x08001bf1
 800180c:	08001831 	.word	0x08001831
 8001810:	08001bf1 	.word	0x08001bf1
 8001814:	08001bf1 	.word	0x08001bf1
 8001818:	08001bf1 	.word	0x08001bf1
 800181c:	08001a21 	.word	0x08001a21
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001820:	4bb9      	ldr	r3, [pc, #740]	; (8001b08 <HAL_RCC_GetSysClockFreq+0x358>)
 8001822:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001826:	e1e7      	b.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001828:	4bb8      	ldr	r3, [pc, #736]	; (8001b0c <HAL_RCC_GetSysClockFreq+0x35c>)
 800182a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800182e:	e1e3      	b.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001830:	4bb4      	ldr	r3, [pc, #720]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001838:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800183c:	4bb1      	ldr	r3, [pc, #708]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d071      	beq.n	800192c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001848:	4bae      	ldr	r3, [pc, #696]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	099b      	lsrs	r3, r3, #6
 800184e:	2200      	movs	r2, #0
 8001850:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001854:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001858:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800185c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001860:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001864:	2300      	movs	r3, #0
 8001866:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800186a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800186e:	4622      	mov	r2, r4
 8001870:	462b      	mov	r3, r5
 8001872:	f04f 0000 	mov.w	r0, #0
 8001876:	f04f 0100 	mov.w	r1, #0
 800187a:	0159      	lsls	r1, r3, #5
 800187c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001880:	0150      	lsls	r0, r2, #5
 8001882:	4602      	mov	r2, r0
 8001884:	460b      	mov	r3, r1
 8001886:	4621      	mov	r1, r4
 8001888:	1a51      	subs	r1, r2, r1
 800188a:	6439      	str	r1, [r7, #64]	; 0x40
 800188c:	4629      	mov	r1, r5
 800188e:	eb63 0301 	sbc.w	r3, r3, r1
 8001892:	647b      	str	r3, [r7, #68]	; 0x44
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	f04f 0300 	mov.w	r3, #0
 800189c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80018a0:	4649      	mov	r1, r9
 80018a2:	018b      	lsls	r3, r1, #6
 80018a4:	4641      	mov	r1, r8
 80018a6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018aa:	4641      	mov	r1, r8
 80018ac:	018a      	lsls	r2, r1, #6
 80018ae:	4641      	mov	r1, r8
 80018b0:	1a51      	subs	r1, r2, r1
 80018b2:	63b9      	str	r1, [r7, #56]	; 0x38
 80018b4:	4649      	mov	r1, r9
 80018b6:	eb63 0301 	sbc.w	r3, r3, r1
 80018ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018bc:	f04f 0200 	mov.w	r2, #0
 80018c0:	f04f 0300 	mov.w	r3, #0
 80018c4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80018c8:	4649      	mov	r1, r9
 80018ca:	00cb      	lsls	r3, r1, #3
 80018cc:	4641      	mov	r1, r8
 80018ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80018d2:	4641      	mov	r1, r8
 80018d4:	00ca      	lsls	r2, r1, #3
 80018d6:	4610      	mov	r0, r2
 80018d8:	4619      	mov	r1, r3
 80018da:	4603      	mov	r3, r0
 80018dc:	4622      	mov	r2, r4
 80018de:	189b      	adds	r3, r3, r2
 80018e0:	633b      	str	r3, [r7, #48]	; 0x30
 80018e2:	462b      	mov	r3, r5
 80018e4:	460a      	mov	r2, r1
 80018e6:	eb42 0303 	adc.w	r3, r2, r3
 80018ea:	637b      	str	r3, [r7, #52]	; 0x34
 80018ec:	f04f 0200 	mov.w	r2, #0
 80018f0:	f04f 0300 	mov.w	r3, #0
 80018f4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80018f8:	4629      	mov	r1, r5
 80018fa:	024b      	lsls	r3, r1, #9
 80018fc:	4621      	mov	r1, r4
 80018fe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001902:	4621      	mov	r1, r4
 8001904:	024a      	lsls	r2, r1, #9
 8001906:	4610      	mov	r0, r2
 8001908:	4619      	mov	r1, r3
 800190a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800190e:	2200      	movs	r2, #0
 8001910:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001914:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001918:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800191c:	f7fe fcd0 	bl	80002c0 <__aeabi_uldivmod>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4613      	mov	r3, r2
 8001926:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800192a:	e067      	b.n	80019fc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800192c:	4b75      	ldr	r3, [pc, #468]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	099b      	lsrs	r3, r3, #6
 8001932:	2200      	movs	r2, #0
 8001934:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001938:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800193c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001940:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001944:	67bb      	str	r3, [r7, #120]	; 0x78
 8001946:	2300      	movs	r3, #0
 8001948:	67fb      	str	r3, [r7, #124]	; 0x7c
 800194a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800194e:	4622      	mov	r2, r4
 8001950:	462b      	mov	r3, r5
 8001952:	f04f 0000 	mov.w	r0, #0
 8001956:	f04f 0100 	mov.w	r1, #0
 800195a:	0159      	lsls	r1, r3, #5
 800195c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001960:	0150      	lsls	r0, r2, #5
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	4621      	mov	r1, r4
 8001968:	1a51      	subs	r1, r2, r1
 800196a:	62b9      	str	r1, [r7, #40]	; 0x28
 800196c:	4629      	mov	r1, r5
 800196e:	eb63 0301 	sbc.w	r3, r3, r1
 8001972:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001974:	f04f 0200 	mov.w	r2, #0
 8001978:	f04f 0300 	mov.w	r3, #0
 800197c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001980:	4649      	mov	r1, r9
 8001982:	018b      	lsls	r3, r1, #6
 8001984:	4641      	mov	r1, r8
 8001986:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800198a:	4641      	mov	r1, r8
 800198c:	018a      	lsls	r2, r1, #6
 800198e:	4641      	mov	r1, r8
 8001990:	ebb2 0a01 	subs.w	sl, r2, r1
 8001994:	4649      	mov	r1, r9
 8001996:	eb63 0b01 	sbc.w	fp, r3, r1
 800199a:	f04f 0200 	mov.w	r2, #0
 800199e:	f04f 0300 	mov.w	r3, #0
 80019a2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80019a6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80019aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80019ae:	4692      	mov	sl, r2
 80019b0:	469b      	mov	fp, r3
 80019b2:	4623      	mov	r3, r4
 80019b4:	eb1a 0303 	adds.w	r3, sl, r3
 80019b8:	623b      	str	r3, [r7, #32]
 80019ba:	462b      	mov	r3, r5
 80019bc:	eb4b 0303 	adc.w	r3, fp, r3
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	f04f 0300 	mov.w	r3, #0
 80019ca:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80019ce:	4629      	mov	r1, r5
 80019d0:	028b      	lsls	r3, r1, #10
 80019d2:	4621      	mov	r1, r4
 80019d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019d8:	4621      	mov	r1, r4
 80019da:	028a      	lsls	r2, r1, #10
 80019dc:	4610      	mov	r0, r2
 80019de:	4619      	mov	r1, r3
 80019e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80019e4:	2200      	movs	r2, #0
 80019e6:	673b      	str	r3, [r7, #112]	; 0x70
 80019e8:	677a      	str	r2, [r7, #116]	; 0x74
 80019ea:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80019ee:	f7fe fc67 	bl	80002c0 <__aeabi_uldivmod>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4613      	mov	r3, r2
 80019f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019fc:	4b41      	ldr	r3, [pc, #260]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	0c1b      	lsrs	r3, r3, #16
 8001a02:	f003 0303 	and.w	r3, r3, #3
 8001a06:	3301      	adds	r3, #1
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001a0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001a12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a1a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001a1e:	e0eb      	b.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a20:	4b38      	ldr	r3, [pc, #224]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a2c:	4b35      	ldr	r3, [pc, #212]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d06b      	beq.n	8001b10 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a38:	4b32      	ldr	r3, [pc, #200]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x354>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	099b      	lsrs	r3, r3, #6
 8001a3e:	2200      	movs	r2, #0
 8001a40:	66bb      	str	r3, [r7, #104]	; 0x68
 8001a42:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001a44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a4a:	663b      	str	r3, [r7, #96]	; 0x60
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	667b      	str	r3, [r7, #100]	; 0x64
 8001a50:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001a54:	4622      	mov	r2, r4
 8001a56:	462b      	mov	r3, r5
 8001a58:	f04f 0000 	mov.w	r0, #0
 8001a5c:	f04f 0100 	mov.w	r1, #0
 8001a60:	0159      	lsls	r1, r3, #5
 8001a62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a66:	0150      	lsls	r0, r2, #5
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	4621      	mov	r1, r4
 8001a6e:	1a51      	subs	r1, r2, r1
 8001a70:	61b9      	str	r1, [r7, #24]
 8001a72:	4629      	mov	r1, r5
 8001a74:	eb63 0301 	sbc.w	r3, r3, r1
 8001a78:	61fb      	str	r3, [r7, #28]
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	f04f 0300 	mov.w	r3, #0
 8001a82:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001a86:	4659      	mov	r1, fp
 8001a88:	018b      	lsls	r3, r1, #6
 8001a8a:	4651      	mov	r1, sl
 8001a8c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a90:	4651      	mov	r1, sl
 8001a92:	018a      	lsls	r2, r1, #6
 8001a94:	4651      	mov	r1, sl
 8001a96:	ebb2 0801 	subs.w	r8, r2, r1
 8001a9a:	4659      	mov	r1, fp
 8001a9c:	eb63 0901 	sbc.w	r9, r3, r1
 8001aa0:	f04f 0200 	mov.w	r2, #0
 8001aa4:	f04f 0300 	mov.w	r3, #0
 8001aa8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001aac:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ab0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ab4:	4690      	mov	r8, r2
 8001ab6:	4699      	mov	r9, r3
 8001ab8:	4623      	mov	r3, r4
 8001aba:	eb18 0303 	adds.w	r3, r8, r3
 8001abe:	613b      	str	r3, [r7, #16]
 8001ac0:	462b      	mov	r3, r5
 8001ac2:	eb49 0303 	adc.w	r3, r9, r3
 8001ac6:	617b      	str	r3, [r7, #20]
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	f04f 0300 	mov.w	r3, #0
 8001ad0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001ad4:	4629      	mov	r1, r5
 8001ad6:	024b      	lsls	r3, r1, #9
 8001ad8:	4621      	mov	r1, r4
 8001ada:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001ade:	4621      	mov	r1, r4
 8001ae0:	024a      	lsls	r2, r1, #9
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001aea:	2200      	movs	r2, #0
 8001aec:	65bb      	str	r3, [r7, #88]	; 0x58
 8001aee:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001af0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001af4:	f7fe fbe4 	bl	80002c0 <__aeabi_uldivmod>
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	4613      	mov	r3, r2
 8001afe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001b02:	e065      	b.n	8001bd0 <HAL_RCC_GetSysClockFreq+0x420>
 8001b04:	40023800 	.word	0x40023800
 8001b08:	00f42400 	.word	0x00f42400
 8001b0c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b10:	4b3d      	ldr	r3, [pc, #244]	; (8001c08 <HAL_RCC_GetSysClockFreq+0x458>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	099b      	lsrs	r3, r3, #6
 8001b16:	2200      	movs	r2, #0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	4611      	mov	r1, r2
 8001b1c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b20:	653b      	str	r3, [r7, #80]	; 0x50
 8001b22:	2300      	movs	r3, #0
 8001b24:	657b      	str	r3, [r7, #84]	; 0x54
 8001b26:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001b2a:	4642      	mov	r2, r8
 8001b2c:	464b      	mov	r3, r9
 8001b2e:	f04f 0000 	mov.w	r0, #0
 8001b32:	f04f 0100 	mov.w	r1, #0
 8001b36:	0159      	lsls	r1, r3, #5
 8001b38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b3c:	0150      	lsls	r0, r2, #5
 8001b3e:	4602      	mov	r2, r0
 8001b40:	460b      	mov	r3, r1
 8001b42:	4641      	mov	r1, r8
 8001b44:	1a51      	subs	r1, r2, r1
 8001b46:	60b9      	str	r1, [r7, #8]
 8001b48:	4649      	mov	r1, r9
 8001b4a:	eb63 0301 	sbc.w	r3, r3, r1
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	f04f 0200 	mov.w	r2, #0
 8001b54:	f04f 0300 	mov.w	r3, #0
 8001b58:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001b5c:	4659      	mov	r1, fp
 8001b5e:	018b      	lsls	r3, r1, #6
 8001b60:	4651      	mov	r1, sl
 8001b62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b66:	4651      	mov	r1, sl
 8001b68:	018a      	lsls	r2, r1, #6
 8001b6a:	4651      	mov	r1, sl
 8001b6c:	1a54      	subs	r4, r2, r1
 8001b6e:	4659      	mov	r1, fp
 8001b70:	eb63 0501 	sbc.w	r5, r3, r1
 8001b74:	f04f 0200 	mov.w	r2, #0
 8001b78:	f04f 0300 	mov.w	r3, #0
 8001b7c:	00eb      	lsls	r3, r5, #3
 8001b7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b82:	00e2      	lsls	r2, r4, #3
 8001b84:	4614      	mov	r4, r2
 8001b86:	461d      	mov	r5, r3
 8001b88:	4643      	mov	r3, r8
 8001b8a:	18e3      	adds	r3, r4, r3
 8001b8c:	603b      	str	r3, [r7, #0]
 8001b8e:	464b      	mov	r3, r9
 8001b90:	eb45 0303 	adc.w	r3, r5, r3
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	f04f 0200 	mov.w	r2, #0
 8001b9a:	f04f 0300 	mov.w	r3, #0
 8001b9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ba2:	4629      	mov	r1, r5
 8001ba4:	028b      	lsls	r3, r1, #10
 8001ba6:	4621      	mov	r1, r4
 8001ba8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001bac:	4621      	mov	r1, r4
 8001bae:	028a      	lsls	r2, r1, #10
 8001bb0:	4610      	mov	r0, r2
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001bb8:	2200      	movs	r2, #0
 8001bba:	64bb      	str	r3, [r7, #72]	; 0x48
 8001bbc:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001bbe:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001bc2:	f7fe fb7d 	bl	80002c0 <__aeabi_uldivmod>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	460b      	mov	r3, r1
 8001bca:	4613      	mov	r3, r2
 8001bcc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001bd0:	4b0d      	ldr	r3, [pc, #52]	; (8001c08 <HAL_RCC_GetSysClockFreq+0x458>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	0f1b      	lsrs	r3, r3, #28
 8001bd6:	f003 0307 	and.w	r3, r3, #7
 8001bda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001bde:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001be2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001bee:	e003      	b.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <HAL_RCC_GetSysClockFreq+0x45c>)
 8001bf2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001bf6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bf8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	37b8      	adds	r7, #184	; 0xb8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c06:	bf00      	nop
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	00f42400 	.word	0x00f42400

08001c10 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e28d      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0301 	and.w	r3, r3, #1
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	f000 8083 	beq.w	8001d36 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001c30:	4b94      	ldr	r3, [pc, #592]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	f003 030c 	and.w	r3, r3, #12
 8001c38:	2b04      	cmp	r3, #4
 8001c3a:	d019      	beq.n	8001c70 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001c3c:	4b91      	ldr	r3, [pc, #580]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001c44:	2b08      	cmp	r3, #8
 8001c46:	d106      	bne.n	8001c56 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001c48:	4b8e      	ldr	r3, [pc, #568]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c54:	d00c      	beq.n	8001c70 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c56:	4b8b      	ldr	r3, [pc, #556]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001c5e:	2b0c      	cmp	r3, #12
 8001c60:	d112      	bne.n	8001c88 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c62:	4b88      	ldr	r3, [pc, #544]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c6e:	d10b      	bne.n	8001c88 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c70:	4b84      	ldr	r3, [pc, #528]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d05b      	beq.n	8001d34 <HAL_RCC_OscConfig+0x124>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d157      	bne.n	8001d34 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e25a      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c90:	d106      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x90>
 8001c92:	4b7c      	ldr	r3, [pc, #496]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a7b      	ldr	r2, [pc, #492]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	e01d      	b.n	8001cdc <HAL_RCC_OscConfig+0xcc>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ca8:	d10c      	bne.n	8001cc4 <HAL_RCC_OscConfig+0xb4>
 8001caa:	4b76      	ldr	r3, [pc, #472]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a75      	ldr	r2, [pc, #468]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cb4:	6013      	str	r3, [r2, #0]
 8001cb6:	4b73      	ldr	r3, [pc, #460]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a72      	ldr	r2, [pc, #456]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cc0:	6013      	str	r3, [r2, #0]
 8001cc2:	e00b      	b.n	8001cdc <HAL_RCC_OscConfig+0xcc>
 8001cc4:	4b6f      	ldr	r3, [pc, #444]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a6e      	ldr	r2, [pc, #440]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cce:	6013      	str	r3, [r2, #0]
 8001cd0:	4b6c      	ldr	r3, [pc, #432]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a6b      	ldr	r2, [pc, #428]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001cd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d013      	beq.n	8001d0c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce4:	f7ff f89a 	bl	8000e1c <HAL_GetTick>
 8001ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cea:	e008      	b.n	8001cfe <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cec:	f7ff f896 	bl	8000e1c <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	2b64      	cmp	r3, #100	; 0x64
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e21f      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cfe:	4b61      	ldr	r3, [pc, #388]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d0f0      	beq.n	8001cec <HAL_RCC_OscConfig+0xdc>
 8001d0a:	e014      	b.n	8001d36 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d0c:	f7ff f886 	bl	8000e1c <HAL_GetTick>
 8001d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d12:	e008      	b.n	8001d26 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d14:	f7ff f882 	bl	8000e1c <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b64      	cmp	r3, #100	; 0x64
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e20b      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d26:	4b57      	ldr	r3, [pc, #348]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1f0      	bne.n	8001d14 <HAL_RCC_OscConfig+0x104>
 8001d32:	e000      	b.n	8001d36 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d06f      	beq.n	8001e22 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001d42:	4b50      	ldr	r3, [pc, #320]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	f003 030c 	and.w	r3, r3, #12
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d017      	beq.n	8001d7e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001d4e:	4b4d      	ldr	r3, [pc, #308]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001d56:	2b08      	cmp	r3, #8
 8001d58:	d105      	bne.n	8001d66 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001d5a:	4b4a      	ldr	r3, [pc, #296]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d00b      	beq.n	8001d7e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d66:	4b47      	ldr	r3, [pc, #284]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001d6e:	2b0c      	cmp	r3, #12
 8001d70:	d11c      	bne.n	8001dac <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d72:	4b44      	ldr	r3, [pc, #272]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d116      	bne.n	8001dac <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d7e:	4b41      	ldr	r3, [pc, #260]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d005      	beq.n	8001d96 <HAL_RCC_OscConfig+0x186>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d001      	beq.n	8001d96 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e1d3      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d96:	4b3b      	ldr	r3, [pc, #236]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	00db      	lsls	r3, r3, #3
 8001da4:	4937      	ldr	r1, [pc, #220]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001da6:	4313      	orrs	r3, r2
 8001da8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001daa:	e03a      	b.n	8001e22 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d020      	beq.n	8001df6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001db4:	4b34      	ldr	r3, [pc, #208]	; (8001e88 <HAL_RCC_OscConfig+0x278>)
 8001db6:	2201      	movs	r2, #1
 8001db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dba:	f7ff f82f 	bl	8000e1c <HAL_GetTick>
 8001dbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc0:	e008      	b.n	8001dd4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dc2:	f7ff f82b 	bl	8000e1c <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d901      	bls.n	8001dd4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e1b4      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dd4:	4b2b      	ldr	r3, [pc, #172]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0302 	and.w	r3, r3, #2
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d0f0      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001de0:	4b28      	ldr	r3, [pc, #160]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	691b      	ldr	r3, [r3, #16]
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	4925      	ldr	r1, [pc, #148]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001df0:	4313      	orrs	r3, r2
 8001df2:	600b      	str	r3, [r1, #0]
 8001df4:	e015      	b.n	8001e22 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001df6:	4b24      	ldr	r3, [pc, #144]	; (8001e88 <HAL_RCC_OscConfig+0x278>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfc:	f7ff f80e 	bl	8000e1c <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e04:	f7ff f80a 	bl	8000e1c <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e193      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e16:	4b1b      	ldr	r3, [pc, #108]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1f0      	bne.n	8001e04 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0308 	and.w	r3, r3, #8
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d036      	beq.n	8001e9c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d016      	beq.n	8001e64 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e36:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <HAL_RCC_OscConfig+0x27c>)
 8001e38:	2201      	movs	r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e3c:	f7fe ffee 	bl	8000e1c <HAL_GetTick>
 8001e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e42:	e008      	b.n	8001e56 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e44:	f7fe ffea 	bl	8000e1c <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d901      	bls.n	8001e56 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001e52:	2303      	movs	r3, #3
 8001e54:	e173      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e56:	4b0b      	ldr	r3, [pc, #44]	; (8001e84 <HAL_RCC_OscConfig+0x274>)
 8001e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d0f0      	beq.n	8001e44 <HAL_RCC_OscConfig+0x234>
 8001e62:	e01b      	b.n	8001e9c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e64:	4b09      	ldr	r3, [pc, #36]	; (8001e8c <HAL_RCC_OscConfig+0x27c>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e6a:	f7fe ffd7 	bl	8000e1c <HAL_GetTick>
 8001e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e70:	e00e      	b.n	8001e90 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e72:	f7fe ffd3 	bl	8000e1c <HAL_GetTick>
 8001e76:	4602      	mov	r2, r0
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d907      	bls.n	8001e90 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	e15c      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
 8001e84:	40023800 	.word	0x40023800
 8001e88:	42470000 	.word	0x42470000
 8001e8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e90:	4b8a      	ldr	r3, [pc, #552]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e94:	f003 0302 	and.w	r3, r3, #2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1ea      	bne.n	8001e72 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0304 	and.w	r3, r3, #4
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	f000 8097 	beq.w	8001fd8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eae:	4b83      	ldr	r3, [pc, #524]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d10f      	bne.n	8001eda <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60bb      	str	r3, [r7, #8]
 8001ebe:	4b7f      	ldr	r3, [pc, #508]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec2:	4a7e      	ldr	r2, [pc, #504]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8001eca:	4b7c      	ldr	r3, [pc, #496]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed2:	60bb      	str	r3, [r7, #8]
 8001ed4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eda:	4b79      	ldr	r3, [pc, #484]	; (80020c0 <HAL_RCC_OscConfig+0x4b0>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d118      	bne.n	8001f18 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ee6:	4b76      	ldr	r3, [pc, #472]	; (80020c0 <HAL_RCC_OscConfig+0x4b0>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a75      	ldr	r2, [pc, #468]	; (80020c0 <HAL_RCC_OscConfig+0x4b0>)
 8001eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ef0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ef2:	f7fe ff93 	bl	8000e1c <HAL_GetTick>
 8001ef6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef8:	e008      	b.n	8001f0c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001efa:	f7fe ff8f 	bl	8000e1c <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b02      	cmp	r3, #2
 8001f06:	d901      	bls.n	8001f0c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	e118      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f0c:	4b6c      	ldr	r3, [pc, #432]	; (80020c0 <HAL_RCC_OscConfig+0x4b0>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d0f0      	beq.n	8001efa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d106      	bne.n	8001f2e <HAL_RCC_OscConfig+0x31e>
 8001f20:	4b66      	ldr	r3, [pc, #408]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f24:	4a65      	ldr	r2, [pc, #404]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f26:	f043 0301 	orr.w	r3, r3, #1
 8001f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8001f2c:	e01c      	b.n	8001f68 <HAL_RCC_OscConfig+0x358>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	2b05      	cmp	r3, #5
 8001f34:	d10c      	bne.n	8001f50 <HAL_RCC_OscConfig+0x340>
 8001f36:	4b61      	ldr	r3, [pc, #388]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f3a:	4a60      	ldr	r2, [pc, #384]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f3c:	f043 0304 	orr.w	r3, r3, #4
 8001f40:	6713      	str	r3, [r2, #112]	; 0x70
 8001f42:	4b5e      	ldr	r3, [pc, #376]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f46:	4a5d      	ldr	r2, [pc, #372]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6713      	str	r3, [r2, #112]	; 0x70
 8001f4e:	e00b      	b.n	8001f68 <HAL_RCC_OscConfig+0x358>
 8001f50:	4b5a      	ldr	r3, [pc, #360]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f54:	4a59      	ldr	r2, [pc, #356]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f56:	f023 0301 	bic.w	r3, r3, #1
 8001f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8001f5c:	4b57      	ldr	r3, [pc, #348]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f60:	4a56      	ldr	r2, [pc, #344]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f62:	f023 0304 	bic.w	r3, r3, #4
 8001f66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d015      	beq.n	8001f9c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f70:	f7fe ff54 	bl	8000e1c <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f76:	e00a      	b.n	8001f8e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f78:	f7fe ff50 	bl	8000e1c <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e0d7      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f8e:	4b4b      	ldr	r3, [pc, #300]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f92:	f003 0302 	and.w	r3, r3, #2
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d0ee      	beq.n	8001f78 <HAL_RCC_OscConfig+0x368>
 8001f9a:	e014      	b.n	8001fc6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f9c:	f7fe ff3e 	bl	8000e1c <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fa2:	e00a      	b.n	8001fba <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fa4:	f7fe ff3a 	bl	8000e1c <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e0c1      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fba:	4b40      	ldr	r3, [pc, #256]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1ee      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fc6:	7dfb      	ldrb	r3, [r7, #23]
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d105      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fcc:	4b3b      	ldr	r3, [pc, #236]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd0:	4a3a      	ldr	r2, [pc, #232]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fd6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f000 80ad 	beq.w	800213c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fe2:	4b36      	ldr	r3, [pc, #216]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f003 030c 	and.w	r3, r3, #12
 8001fea:	2b08      	cmp	r3, #8
 8001fec:	d060      	beq.n	80020b0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d145      	bne.n	8002082 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff6:	4b33      	ldr	r3, [pc, #204]	; (80020c4 <HAL_RCC_OscConfig+0x4b4>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffc:	f7fe ff0e 	bl	8000e1c <HAL_GetTick>
 8002000:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002002:	e008      	b.n	8002016 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002004:	f7fe ff0a 	bl	8000e1c <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	2b02      	cmp	r3, #2
 8002010:	d901      	bls.n	8002016 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002012:	2303      	movs	r3, #3
 8002014:	e093      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002016:	4b29      	ldr	r3, [pc, #164]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1f0      	bne.n	8002004 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	69da      	ldr	r2, [r3, #28]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6a1b      	ldr	r3, [r3, #32]
 800202a:	431a      	orrs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002030:	019b      	lsls	r3, r3, #6
 8002032:	431a      	orrs	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002038:	085b      	lsrs	r3, r3, #1
 800203a:	3b01      	subs	r3, #1
 800203c:	041b      	lsls	r3, r3, #16
 800203e:	431a      	orrs	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002044:	061b      	lsls	r3, r3, #24
 8002046:	431a      	orrs	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204c:	071b      	lsls	r3, r3, #28
 800204e:	491b      	ldr	r1, [pc, #108]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8002050:	4313      	orrs	r3, r2
 8002052:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002054:	4b1b      	ldr	r3, [pc, #108]	; (80020c4 <HAL_RCC_OscConfig+0x4b4>)
 8002056:	2201      	movs	r2, #1
 8002058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205a:	f7fe fedf 	bl	8000e1c <HAL_GetTick>
 800205e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002060:	e008      	b.n	8002074 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002062:	f7fe fedb 	bl	8000e1c <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	2b02      	cmp	r3, #2
 800206e:	d901      	bls.n	8002074 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e064      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002074:	4b11      	ldr	r3, [pc, #68]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d0f0      	beq.n	8002062 <HAL_RCC_OscConfig+0x452>
 8002080:	e05c      	b.n	800213c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002082:	4b10      	ldr	r3, [pc, #64]	; (80020c4 <HAL_RCC_OscConfig+0x4b4>)
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002088:	f7fe fec8 	bl	8000e1c <HAL_GetTick>
 800208c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800208e:	e008      	b.n	80020a2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002090:	f7fe fec4 	bl	8000e1c <HAL_GetTick>
 8002094:	4602      	mov	r2, r0
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	1ad3      	subs	r3, r2, r3
 800209a:	2b02      	cmp	r3, #2
 800209c:	d901      	bls.n	80020a2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800209e:	2303      	movs	r3, #3
 80020a0:	e04d      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020a2:	4b06      	ldr	r3, [pc, #24]	; (80020bc <HAL_RCC_OscConfig+0x4ac>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d1f0      	bne.n	8002090 <HAL_RCC_OscConfig+0x480>
 80020ae:	e045      	b.n	800213c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d107      	bne.n	80020c8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e040      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
 80020bc:	40023800 	.word	0x40023800
 80020c0:	40007000 	.word	0x40007000
 80020c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020c8:	4b1f      	ldr	r3, [pc, #124]	; (8002148 <HAL_RCC_OscConfig+0x538>)
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	699b      	ldr	r3, [r3, #24]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d030      	beq.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d129      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d122      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80020f8:	4013      	ands	r3, r2
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80020fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002100:	4293      	cmp	r3, r2
 8002102:	d119      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800210e:	085b      	lsrs	r3, r3, #1
 8002110:	3b01      	subs	r3, #1
 8002112:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002114:	429a      	cmp	r2, r3
 8002116:	d10f      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002122:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002124:	429a      	cmp	r2, r3
 8002126:	d107      	bne.n	8002138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002134:	429a      	cmp	r2, r3
 8002136:	d001      	beq.n	800213c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e000      	b.n	800213e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3718      	adds	r7, #24
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40023800 	.word	0x40023800

0800214c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e041      	b.n	80021e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002164:	b2db      	uxtb	r3, r3
 8002166:	2b00      	cmp	r3, #0
 8002168:	d106      	bne.n	8002178 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f000 f839 	bl	80021ea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2202      	movs	r2, #2
 800217c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	3304      	adds	r3, #4
 8002188:	4619      	mov	r1, r3
 800218a:	4610      	mov	r0, r2
 800218c:	f000 f9e2 	bl	8002554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2201      	movs	r2, #1
 8002194:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2201      	movs	r2, #1
 800219c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2201      	movs	r2, #1
 80021a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2201      	movs	r2, #1
 80021ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2201      	movs	r2, #1
 80021b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2201      	movs	r2, #1
 80021bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2201      	movs	r2, #1
 80021c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80021ea:	b480      	push	{r7}
 80021ec:	b083      	sub	sp, #12
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
	...

08002200 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800220e:	b2db      	uxtb	r3, r3
 8002210:	2b01      	cmp	r3, #1
 8002212:	d001      	beq.n	8002218 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e04e      	b.n	80022b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2202      	movs	r2, #2
 800221c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68da      	ldr	r2, [r3, #12]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f042 0201 	orr.w	r2, r2, #1
 800222e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a23      	ldr	r2, [pc, #140]	; (80022c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d022      	beq.n	8002280 <HAL_TIM_Base_Start_IT+0x80>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002242:	d01d      	beq.n	8002280 <HAL_TIM_Base_Start_IT+0x80>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a1f      	ldr	r2, [pc, #124]	; (80022c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d018      	beq.n	8002280 <HAL_TIM_Base_Start_IT+0x80>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a1e      	ldr	r2, [pc, #120]	; (80022cc <HAL_TIM_Base_Start_IT+0xcc>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d013      	beq.n	8002280 <HAL_TIM_Base_Start_IT+0x80>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a1c      	ldr	r2, [pc, #112]	; (80022d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d00e      	beq.n	8002280 <HAL_TIM_Base_Start_IT+0x80>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a1b      	ldr	r2, [pc, #108]	; (80022d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d009      	beq.n	8002280 <HAL_TIM_Base_Start_IT+0x80>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a19      	ldr	r2, [pc, #100]	; (80022d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d004      	beq.n	8002280 <HAL_TIM_Base_Start_IT+0x80>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a18      	ldr	r2, [pc, #96]	; (80022dc <HAL_TIM_Base_Start_IT+0xdc>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d111      	bne.n	80022a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f003 0307 	and.w	r3, r3, #7
 800228a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2b06      	cmp	r3, #6
 8002290:	d010      	beq.n	80022b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f042 0201 	orr.w	r2, r2, #1
 80022a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022a2:	e007      	b.n	80022b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f042 0201 	orr.w	r2, r2, #1
 80022b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3714      	adds	r7, #20
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	40010000 	.word	0x40010000
 80022c8:	40000400 	.word	0x40000400
 80022cc:	40000800 	.word	0x40000800
 80022d0:	40000c00 	.word	0x40000c00
 80022d4:	40010400 	.word	0x40010400
 80022d8:	40014000 	.word	0x40014000
 80022dc:	40001800 	.word	0x40001800

080022e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	691b      	ldr	r3, [r3, #16]
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d122      	bne.n	800233c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	f003 0302 	and.w	r3, r3, #2
 8002300:	2b02      	cmp	r3, #2
 8002302:	d11b      	bne.n	800233c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f06f 0202 	mvn.w	r2, #2
 800230c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2201      	movs	r2, #1
 8002312:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	699b      	ldr	r3, [r3, #24]
 800231a:	f003 0303 	and.w	r3, r3, #3
 800231e:	2b00      	cmp	r3, #0
 8002320:	d003      	beq.n	800232a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f000 f8f8 	bl	8002518 <HAL_TIM_IC_CaptureCallback>
 8002328:	e005      	b.n	8002336 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f000 f8ea 	bl	8002504 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f000 f8fb 	bl	800252c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	f003 0304 	and.w	r3, r3, #4
 8002346:	2b04      	cmp	r3, #4
 8002348:	d122      	bne.n	8002390 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	f003 0304 	and.w	r3, r3, #4
 8002354:	2b04      	cmp	r3, #4
 8002356:	d11b      	bne.n	8002390 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f06f 0204 	mvn.w	r2, #4
 8002360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2202      	movs	r2, #2
 8002366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002372:	2b00      	cmp	r3, #0
 8002374:	d003      	beq.n	800237e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f000 f8ce 	bl	8002518 <HAL_TIM_IC_CaptureCallback>
 800237c:	e005      	b.n	800238a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f000 f8c0 	bl	8002504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f000 f8d1 	bl	800252c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	f003 0308 	and.w	r3, r3, #8
 800239a:	2b08      	cmp	r3, #8
 800239c:	d122      	bne.n	80023e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	f003 0308 	and.w	r3, r3, #8
 80023a8:	2b08      	cmp	r3, #8
 80023aa:	d11b      	bne.n	80023e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f06f 0208 	mvn.w	r2, #8
 80023b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2204      	movs	r2, #4
 80023ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	69db      	ldr	r3, [r3, #28]
 80023c2:	f003 0303 	and.w	r3, r3, #3
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d003      	beq.n	80023d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 f8a4 	bl	8002518 <HAL_TIM_IC_CaptureCallback>
 80023d0:	e005      	b.n	80023de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 f896 	bl	8002504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f000 f8a7 	bl	800252c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	f003 0310 	and.w	r3, r3, #16
 80023ee:	2b10      	cmp	r3, #16
 80023f0:	d122      	bne.n	8002438 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	f003 0310 	and.w	r3, r3, #16
 80023fc:	2b10      	cmp	r3, #16
 80023fe:	d11b      	bne.n	8002438 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f06f 0210 	mvn.w	r2, #16
 8002408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2208      	movs	r2, #8
 800240e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	69db      	ldr	r3, [r3, #28]
 8002416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f000 f87a 	bl	8002518 <HAL_TIM_IC_CaptureCallback>
 8002424:	e005      	b.n	8002432 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 f86c 	bl	8002504 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f000 f87d 	bl	800252c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	f003 0301 	and.w	r3, r3, #1
 8002442:	2b01      	cmp	r3, #1
 8002444:	d10e      	bne.n	8002464 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	f003 0301 	and.w	r3, r3, #1
 8002450:	2b01      	cmp	r3, #1
 8002452:	d107      	bne.n	8002464 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f06f 0201 	mvn.w	r2, #1
 800245c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f000 f846 	bl	80024f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800246e:	2b80      	cmp	r3, #128	; 0x80
 8002470:	d10e      	bne.n	8002490 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800247c:	2b80      	cmp	r3, #128	; 0x80
 800247e:	d107      	bne.n	8002490 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f000 f90c 	bl	80026a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800249a:	2b40      	cmp	r3, #64	; 0x40
 800249c:	d10e      	bne.n	80024bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024a8:	2b40      	cmp	r3, #64	; 0x40
 80024aa:	d107      	bne.n	80024bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f000 f842 	bl	8002540 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	691b      	ldr	r3, [r3, #16]
 80024c2:	f003 0320 	and.w	r3, r3, #32
 80024c6:	2b20      	cmp	r3, #32
 80024c8:	d10e      	bne.n	80024e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	f003 0320 	and.w	r3, r3, #32
 80024d4:	2b20      	cmp	r3, #32
 80024d6:	d107      	bne.n	80024e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f06f 0220 	mvn.w	r2, #32
 80024e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80024e2:	6878      	ldr	r0, [r7, #4]
 80024e4:	f000 f8d6 	bl	8002694 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024e8:	bf00      	nop
 80024ea:	3708      	adds	r7, #8
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr

0800252c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002548:	bf00      	nop
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4a40      	ldr	r2, [pc, #256]	; (8002668 <TIM_Base_SetConfig+0x114>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d013      	beq.n	8002594 <TIM_Base_SetConfig+0x40>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002572:	d00f      	beq.n	8002594 <TIM_Base_SetConfig+0x40>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4a3d      	ldr	r2, [pc, #244]	; (800266c <TIM_Base_SetConfig+0x118>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d00b      	beq.n	8002594 <TIM_Base_SetConfig+0x40>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	4a3c      	ldr	r2, [pc, #240]	; (8002670 <TIM_Base_SetConfig+0x11c>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d007      	beq.n	8002594 <TIM_Base_SetConfig+0x40>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a3b      	ldr	r2, [pc, #236]	; (8002674 <TIM_Base_SetConfig+0x120>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d003      	beq.n	8002594 <TIM_Base_SetConfig+0x40>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4a3a      	ldr	r2, [pc, #232]	; (8002678 <TIM_Base_SetConfig+0x124>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d108      	bne.n	80025a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800259a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	68fa      	ldr	r2, [r7, #12]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a2f      	ldr	r2, [pc, #188]	; (8002668 <TIM_Base_SetConfig+0x114>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d02b      	beq.n	8002606 <TIM_Base_SetConfig+0xb2>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025b4:	d027      	beq.n	8002606 <TIM_Base_SetConfig+0xb2>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a2c      	ldr	r2, [pc, #176]	; (800266c <TIM_Base_SetConfig+0x118>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d023      	beq.n	8002606 <TIM_Base_SetConfig+0xb2>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a2b      	ldr	r2, [pc, #172]	; (8002670 <TIM_Base_SetConfig+0x11c>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d01f      	beq.n	8002606 <TIM_Base_SetConfig+0xb2>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a2a      	ldr	r2, [pc, #168]	; (8002674 <TIM_Base_SetConfig+0x120>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d01b      	beq.n	8002606 <TIM_Base_SetConfig+0xb2>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a29      	ldr	r2, [pc, #164]	; (8002678 <TIM_Base_SetConfig+0x124>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d017      	beq.n	8002606 <TIM_Base_SetConfig+0xb2>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a28      	ldr	r2, [pc, #160]	; (800267c <TIM_Base_SetConfig+0x128>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d013      	beq.n	8002606 <TIM_Base_SetConfig+0xb2>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a27      	ldr	r2, [pc, #156]	; (8002680 <TIM_Base_SetConfig+0x12c>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d00f      	beq.n	8002606 <TIM_Base_SetConfig+0xb2>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a26      	ldr	r2, [pc, #152]	; (8002684 <TIM_Base_SetConfig+0x130>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d00b      	beq.n	8002606 <TIM_Base_SetConfig+0xb2>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a25      	ldr	r2, [pc, #148]	; (8002688 <TIM_Base_SetConfig+0x134>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d007      	beq.n	8002606 <TIM_Base_SetConfig+0xb2>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a24      	ldr	r2, [pc, #144]	; (800268c <TIM_Base_SetConfig+0x138>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d003      	beq.n	8002606 <TIM_Base_SetConfig+0xb2>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a23      	ldr	r2, [pc, #140]	; (8002690 <TIM_Base_SetConfig+0x13c>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d108      	bne.n	8002618 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800260c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	4313      	orrs	r3, r2
 8002616:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	695b      	ldr	r3, [r3, #20]
 8002622:	4313      	orrs	r3, r2
 8002624:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	68fa      	ldr	r2, [r7, #12]
 800262a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	4a0a      	ldr	r2, [pc, #40]	; (8002668 <TIM_Base_SetConfig+0x114>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d003      	beq.n	800264c <TIM_Base_SetConfig+0xf8>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4a0c      	ldr	r2, [pc, #48]	; (8002678 <TIM_Base_SetConfig+0x124>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d103      	bne.n	8002654 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	691a      	ldr	r2, [r3, #16]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	615a      	str	r2, [r3, #20]
}
 800265a:	bf00      	nop
 800265c:	3714      	adds	r7, #20
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	40010000 	.word	0x40010000
 800266c:	40000400 	.word	0x40000400
 8002670:	40000800 	.word	0x40000800
 8002674:	40000c00 	.word	0x40000c00
 8002678:	40010400 	.word	0x40010400
 800267c:	40014000 	.word	0x40014000
 8002680:	40014400 	.word	0x40014400
 8002684:	40014800 	.word	0x40014800
 8002688:	40001800 	.word	0x40001800
 800268c:	40001c00 	.word	0x40001c00
 8002690:	40002000 	.word	0x40002000

08002694 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800269c:	bf00      	nop
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026b0:	bf00      	nop
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e03f      	b.n	800274e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d106      	bne.n	80026e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f7fe fa10 	bl	8000b08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2224      	movs	r2, #36	; 0x24
 80026ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68da      	ldr	r2, [r3, #12]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f000 fd7b 	bl	80031fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	691a      	ldr	r2, [r3, #16]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002714:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	695a      	ldr	r2, [r3, #20]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002724:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68da      	ldr	r2, [r3, #12]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002734:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2220      	movs	r2, #32
 8002740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2220      	movs	r2, #32
 8002748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b08a      	sub	sp, #40	; 0x28
 800275a:	af02      	add	r7, sp, #8
 800275c:	60f8      	str	r0, [r7, #12]
 800275e:	60b9      	str	r1, [r7, #8]
 8002760:	603b      	str	r3, [r7, #0]
 8002762:	4613      	mov	r3, r2
 8002764:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002766:	2300      	movs	r3, #0
 8002768:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002770:	b2db      	uxtb	r3, r3
 8002772:	2b20      	cmp	r3, #32
 8002774:	d17c      	bne.n	8002870 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d002      	beq.n	8002782 <HAL_UART_Transmit+0x2c>
 800277c:	88fb      	ldrh	r3, [r7, #6]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e075      	b.n	8002872 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800278c:	2b01      	cmp	r3, #1
 800278e:	d101      	bne.n	8002794 <HAL_UART_Transmit+0x3e>
 8002790:	2302      	movs	r3, #2
 8002792:	e06e      	b.n	8002872 <HAL_UART_Transmit+0x11c>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2221      	movs	r2, #33	; 0x21
 80027a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027aa:	f7fe fb37 	bl	8000e1c <HAL_GetTick>
 80027ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	88fa      	ldrh	r2, [r7, #6]
 80027b4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	88fa      	ldrh	r2, [r7, #6]
 80027ba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027c4:	d108      	bne.n	80027d8 <HAL_UART_Transmit+0x82>
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d104      	bne.n	80027d8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80027ce:	2300      	movs	r3, #0
 80027d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	61bb      	str	r3, [r7, #24]
 80027d6:	e003      	b.n	80027e0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027dc:	2300      	movs	r3, #0
 80027de:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80027e8:	e02a      	b.n	8002840 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	2200      	movs	r2, #0
 80027f2:	2180      	movs	r1, #128	; 0x80
 80027f4:	68f8      	ldr	r0, [r7, #12]
 80027f6:	f000 faf9 	bl	8002dec <UART_WaitOnFlagUntilTimeout>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e036      	b.n	8002872 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d10b      	bne.n	8002822 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800280a:	69bb      	ldr	r3, [r7, #24]
 800280c:	881b      	ldrh	r3, [r3, #0]
 800280e:	461a      	mov	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002818:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	3302      	adds	r3, #2
 800281e:	61bb      	str	r3, [r7, #24]
 8002820:	e007      	b.n	8002832 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	781a      	ldrb	r2, [r3, #0]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	3301      	adds	r3, #1
 8002830:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002836:	b29b      	uxth	r3, r3
 8002838:	3b01      	subs	r3, #1
 800283a:	b29a      	uxth	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002844:	b29b      	uxth	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1cf      	bne.n	80027ea <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	2200      	movs	r2, #0
 8002852:	2140      	movs	r1, #64	; 0x40
 8002854:	68f8      	ldr	r0, [r7, #12]
 8002856:	f000 fac9 	bl	8002dec <UART_WaitOnFlagUntilTimeout>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e006      	b.n	8002872 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2220      	movs	r2, #32
 8002868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800286c:	2300      	movs	r3, #0
 800286e:	e000      	b.n	8002872 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002870:	2302      	movs	r3, #2
  }
}
 8002872:	4618      	mov	r0, r3
 8002874:	3720      	adds	r7, #32
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
	...

0800287c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b0ba      	sub	sp, #232	; 0xe8
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80028a8:	2300      	movs	r3, #0
 80028aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80028ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028b2:	f003 030f 	and.w	r3, r3, #15
 80028b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80028ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d10f      	bne.n	80028e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028c6:	f003 0320 	and.w	r3, r3, #32
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d009      	beq.n	80028e2 <HAL_UART_IRQHandler+0x66>
 80028ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028d2:	f003 0320 	and.w	r3, r3, #32
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 fbd3 	bl	8003086 <UART_Receive_IT>
      return;
 80028e0:	e256      	b.n	8002d90 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80028e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	f000 80de 	beq.w	8002aa8 <HAL_UART_IRQHandler+0x22c>
 80028ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d106      	bne.n	8002906 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80028f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028fc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002900:	2b00      	cmp	r3, #0
 8002902:	f000 80d1 	beq.w	8002aa8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	2b00      	cmp	r3, #0
 8002910:	d00b      	beq.n	800292a <HAL_UART_IRQHandler+0xae>
 8002912:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800291a:	2b00      	cmp	r3, #0
 800291c:	d005      	beq.n	800292a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002922:	f043 0201 	orr.w	r2, r3, #1
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800292a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800292e:	f003 0304 	and.w	r3, r3, #4
 8002932:	2b00      	cmp	r3, #0
 8002934:	d00b      	beq.n	800294e <HAL_UART_IRQHandler+0xd2>
 8002936:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	2b00      	cmp	r3, #0
 8002940:	d005      	beq.n	800294e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002946:	f043 0202 	orr.w	r2, r3, #2
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800294e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d00b      	beq.n	8002972 <HAL_UART_IRQHandler+0xf6>
 800295a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	2b00      	cmp	r3, #0
 8002964:	d005      	beq.n	8002972 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296a:	f043 0204 	orr.w	r2, r3, #4
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002976:	f003 0308 	and.w	r3, r3, #8
 800297a:	2b00      	cmp	r3, #0
 800297c:	d011      	beq.n	80029a2 <HAL_UART_IRQHandler+0x126>
 800297e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002982:	f003 0320 	and.w	r3, r3, #32
 8002986:	2b00      	cmp	r3, #0
 8002988:	d105      	bne.n	8002996 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800298a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	2b00      	cmp	r3, #0
 8002994:	d005      	beq.n	80029a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299a:	f043 0208 	orr.w	r2, r3, #8
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f000 81ed 	beq.w	8002d86 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80029ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80029b0:	f003 0320 	and.w	r3, r3, #32
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d008      	beq.n	80029ca <HAL_UART_IRQHandler+0x14e>
 80029b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80029bc:	f003 0320 	and.w	r3, r3, #32
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d002      	beq.n	80029ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f000 fb5e 	bl	8003086 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	695b      	ldr	r3, [r3, #20]
 80029d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029d4:	2b40      	cmp	r3, #64	; 0x40
 80029d6:	bf0c      	ite	eq
 80029d8:	2301      	moveq	r3, #1
 80029da:	2300      	movne	r3, #0
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e6:	f003 0308 	and.w	r3, r3, #8
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d103      	bne.n	80029f6 <HAL_UART_IRQHandler+0x17a>
 80029ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d04f      	beq.n	8002a96 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 fa66 	bl	8002ec8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a06:	2b40      	cmp	r3, #64	; 0x40
 8002a08:	d141      	bne.n	8002a8e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	3314      	adds	r3, #20
 8002a10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a18:	e853 3f00 	ldrex	r3, [r3]
 8002a1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002a20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	3314      	adds	r3, #20
 8002a32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002a36:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002a3a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002a42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002a46:	e841 2300 	strex	r3, r2, [r1]
 8002a4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002a4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1d9      	bne.n	8002a0a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d013      	beq.n	8002a86 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a62:	4a7d      	ldr	r2, [pc, #500]	; (8002c58 <HAL_UART_IRQHandler+0x3dc>)
 8002a64:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7fe fb34 	bl	80010d8 <HAL_DMA_Abort_IT>
 8002a70:	4603      	mov	r3, r0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d016      	beq.n	8002aa4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002a80:	4610      	mov	r0, r2
 8002a82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a84:	e00e      	b.n	8002aa4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f99a 	bl	8002dc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a8c:	e00a      	b.n	8002aa4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 f996 	bl	8002dc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a94:	e006      	b.n	8002aa4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 f992 	bl	8002dc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002aa2:	e170      	b.n	8002d86 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aa4:	bf00      	nop
    return;
 8002aa6:	e16e      	b.n	8002d86 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	f040 814a 	bne.w	8002d46 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002ab2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ab6:	f003 0310 	and.w	r3, r3, #16
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	f000 8143 	beq.w	8002d46 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ac4:	f003 0310 	and.w	r3, r3, #16
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 813c 	beq.w	8002d46 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ace:	2300      	movs	r3, #0
 8002ad0:	60bb      	str	r3, [r7, #8]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	60bb      	str	r3, [r7, #8]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	60bb      	str	r3, [r7, #8]
 8002ae2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aee:	2b40      	cmp	r3, #64	; 0x40
 8002af0:	f040 80b4 	bne.w	8002c5c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002b00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f000 8140 	beq.w	8002d8a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002b0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002b12:	429a      	cmp	r2, r3
 8002b14:	f080 8139 	bcs.w	8002d8a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002b1e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b24:	69db      	ldr	r3, [r3, #28]
 8002b26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b2a:	f000 8088 	beq.w	8002c3e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	330c      	adds	r3, #12
 8002b34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b38:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b3c:	e853 3f00 	ldrex	r3, [r3]
 8002b40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002b44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	330c      	adds	r3, #12
 8002b56:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002b5a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002b5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b62:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002b66:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002b6a:	e841 2300 	strex	r3, r2, [r1]
 8002b6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002b72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1d9      	bne.n	8002b2e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	3314      	adds	r3, #20
 8002b80:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b84:	e853 3f00 	ldrex	r3, [r3]
 8002b88:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002b8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b8c:	f023 0301 	bic.w	r3, r3, #1
 8002b90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	3314      	adds	r3, #20
 8002b9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002b9e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002ba2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ba4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002ba6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002baa:	e841 2300 	strex	r3, r2, [r1]
 8002bae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002bb0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d1e1      	bne.n	8002b7a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	3314      	adds	r3, #20
 8002bbc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bc0:	e853 3f00 	ldrex	r3, [r3]
 8002bc4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002bc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002bcc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	3314      	adds	r3, #20
 8002bd6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002bda:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002bdc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bde:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002be0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002be2:	e841 2300 	strex	r3, r2, [r1]
 8002be6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002be8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d1e3      	bne.n	8002bb6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2220      	movs	r2, #32
 8002bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	330c      	adds	r3, #12
 8002c02:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c06:	e853 3f00 	ldrex	r3, [r3]
 8002c0a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002c0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c0e:	f023 0310 	bic.w	r3, r3, #16
 8002c12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	330c      	adds	r3, #12
 8002c1c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002c20:	65ba      	str	r2, [r7, #88]	; 0x58
 8002c22:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c24:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002c26:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c28:	e841 2300 	strex	r3, r2, [r1]
 8002c2c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002c2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d1e3      	bne.n	8002bfc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7fe f9dd 	bl	8000ff8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f000 f8c0 	bl	8002dd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c54:	e099      	b.n	8002d8a <HAL_UART_IRQHandler+0x50e>
 8002c56:	bf00      	nop
 8002c58:	08002f8f 	.word	0x08002f8f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f000 808b 	beq.w	8002d8e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002c78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	f000 8086 	beq.w	8002d8e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	330c      	adds	r3, #12
 8002c88:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c8c:	e853 3f00 	ldrex	r3, [r3]
 8002c90:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002c92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002c98:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	330c      	adds	r3, #12
 8002ca2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002ca6:	647a      	str	r2, [r7, #68]	; 0x44
 8002ca8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002caa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002cac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002cae:	e841 2300 	strex	r3, r2, [r1]
 8002cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002cb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1e3      	bne.n	8002c82 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	3314      	adds	r3, #20
 8002cc0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc4:	e853 3f00 	ldrex	r3, [r3]
 8002cc8:	623b      	str	r3, [r7, #32]
   return(result);
 8002cca:	6a3b      	ldr	r3, [r7, #32]
 8002ccc:	f023 0301 	bic.w	r3, r3, #1
 8002cd0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	3314      	adds	r3, #20
 8002cda:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002cde:	633a      	str	r2, [r7, #48]	; 0x30
 8002ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ce2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002ce4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ce6:	e841 2300 	strex	r3, r2, [r1]
 8002cea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1e3      	bne.n	8002cba <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2220      	movs	r2, #32
 8002cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	330c      	adds	r3, #12
 8002d06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	e853 3f00 	ldrex	r3, [r3]
 8002d0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f023 0310 	bic.w	r3, r3, #16
 8002d16:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	330c      	adds	r3, #12
 8002d20:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002d24:	61fa      	str	r2, [r7, #28]
 8002d26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d28:	69b9      	ldr	r1, [r7, #24]
 8002d2a:	69fa      	ldr	r2, [r7, #28]
 8002d2c:	e841 2300 	strex	r3, r2, [r1]
 8002d30:	617b      	str	r3, [r7, #20]
   return(result);
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1e3      	bne.n	8002d00 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	6878      	ldr	r0, [r7, #4]
 8002d40:	f000 f848 	bl	8002dd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002d44:	e023      	b.n	8002d8e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d009      	beq.n	8002d66 <HAL_UART_IRQHandler+0x4ea>
 8002d52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d003      	beq.n	8002d66 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 f929 	bl	8002fb6 <UART_Transmit_IT>
    return;
 8002d64:	e014      	b.n	8002d90 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d00e      	beq.n	8002d90 <HAL_UART_IRQHandler+0x514>
 8002d72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d008      	beq.n	8002d90 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 f969 	bl	8003056 <UART_EndTransmit_IT>
    return;
 8002d84:	e004      	b.n	8002d90 <HAL_UART_IRQHandler+0x514>
    return;
 8002d86:	bf00      	nop
 8002d88:	e002      	b.n	8002d90 <HAL_UART_IRQHandler+0x514>
      return;
 8002d8a:	bf00      	nop
 8002d8c:	e000      	b.n	8002d90 <HAL_UART_IRQHandler+0x514>
      return;
 8002d8e:	bf00      	nop
  }
}
 8002d90:	37e8      	adds	r7, #232	; 0xe8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop

08002d98 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	460b      	mov	r3, r1
 8002dde:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b090      	sub	sp, #64	; 0x40
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	603b      	str	r3, [r7, #0]
 8002df8:	4613      	mov	r3, r2
 8002dfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dfc:	e050      	b.n	8002ea0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e04:	d04c      	beq.n	8002ea0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002e06:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d007      	beq.n	8002e1c <UART_WaitOnFlagUntilTimeout+0x30>
 8002e0c:	f7fe f806 	bl	8000e1c <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d241      	bcs.n	8002ea0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	330c      	adds	r3, #12
 8002e22:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e26:	e853 3f00 	ldrex	r3, [r3]
 8002e2a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002e32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	330c      	adds	r3, #12
 8002e3a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002e3c:	637a      	str	r2, [r7, #52]	; 0x34
 8002e3e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e40:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e44:	e841 2300 	strex	r3, r2, [r1]
 8002e48:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d1e5      	bne.n	8002e1c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	3314      	adds	r3, #20
 8002e56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	e853 3f00 	ldrex	r3, [r3]
 8002e5e:	613b      	str	r3, [r7, #16]
   return(result);
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	f023 0301 	bic.w	r3, r3, #1
 8002e66:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	3314      	adds	r3, #20
 8002e6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e70:	623a      	str	r2, [r7, #32]
 8002e72:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e74:	69f9      	ldr	r1, [r7, #28]
 8002e76:	6a3a      	ldr	r2, [r7, #32]
 8002e78:	e841 2300 	strex	r3, r2, [r1]
 8002e7c:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e7e:	69bb      	ldr	r3, [r7, #24]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1e5      	bne.n	8002e50 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2220      	movs	r2, #32
 8002e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2220      	movs	r2, #32
 8002e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	e00f      	b.n	8002ec0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	68ba      	ldr	r2, [r7, #8]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	bf0c      	ite	eq
 8002eb0:	2301      	moveq	r3, #1
 8002eb2:	2300      	movne	r3, #0
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	461a      	mov	r2, r3
 8002eb8:	79fb      	ldrb	r3, [r7, #7]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d09f      	beq.n	8002dfe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3740      	adds	r7, #64	; 0x40
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b095      	sub	sp, #84	; 0x54
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	330c      	adds	r3, #12
 8002ed6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ed8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eda:	e853 3f00 	ldrex	r3, [r3]
 8002ede:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ee2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002ee6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	330c      	adds	r3, #12
 8002eee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ef0:	643a      	str	r2, [r7, #64]	; 0x40
 8002ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ef4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002ef6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002ef8:	e841 2300 	strex	r3, r2, [r1]
 8002efc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1e5      	bne.n	8002ed0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	3314      	adds	r3, #20
 8002f0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f0c:	6a3b      	ldr	r3, [r7, #32]
 8002f0e:	e853 3f00 	ldrex	r3, [r3]
 8002f12:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f023 0301 	bic.w	r3, r3, #1
 8002f1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	3314      	adds	r3, #20
 8002f22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002f24:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002f26:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f2c:	e841 2300 	strex	r3, r2, [r1]
 8002f30:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1e5      	bne.n	8002f04 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d119      	bne.n	8002f74 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	330c      	adds	r3, #12
 8002f46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	e853 3f00 	ldrex	r3, [r3]
 8002f4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	f023 0310 	bic.w	r3, r3, #16
 8002f56:	647b      	str	r3, [r7, #68]	; 0x44
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	330c      	adds	r3, #12
 8002f5e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f60:	61ba      	str	r2, [r7, #24]
 8002f62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f64:	6979      	ldr	r1, [r7, #20]
 8002f66:	69ba      	ldr	r2, [r7, #24]
 8002f68:	e841 2300 	strex	r3, r2, [r1]
 8002f6c:	613b      	str	r3, [r7, #16]
   return(result);
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d1e5      	bne.n	8002f40 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2220      	movs	r2, #32
 8002f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002f82:	bf00      	nop
 8002f84:	3754      	adds	r7, #84	; 0x54
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr

08002f8e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b084      	sub	sp, #16
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f7ff ff09 	bl	8002dc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002fae:	bf00      	nop
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	b085      	sub	sp, #20
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b21      	cmp	r3, #33	; 0x21
 8002fc8:	d13e      	bne.n	8003048 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fd2:	d114      	bne.n	8002ffe <UART_Transmit_IT+0x48>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d110      	bne.n	8002ffe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6a1b      	ldr	r3, [r3, #32]
 8002fe0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	881b      	ldrh	r3, [r3, #0]
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ff0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	1c9a      	adds	r2, r3, #2
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	621a      	str	r2, [r3, #32]
 8002ffc:	e008      	b.n	8003010 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	1c59      	adds	r1, r3, #1
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	6211      	str	r1, [r2, #32]
 8003008:	781a      	ldrb	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003014:	b29b      	uxth	r3, r3
 8003016:	3b01      	subs	r3, #1
 8003018:	b29b      	uxth	r3, r3
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	4619      	mov	r1, r3
 800301e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003020:	2b00      	cmp	r3, #0
 8003022:	d10f      	bne.n	8003044 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68da      	ldr	r2, [r3, #12]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003032:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68da      	ldr	r2, [r3, #12]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003042:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003044:	2300      	movs	r3, #0
 8003046:	e000      	b.n	800304a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003048:	2302      	movs	r3, #2
  }
}
 800304a:	4618      	mov	r0, r3
 800304c:	3714      	adds	r7, #20
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003056:	b580      	push	{r7, lr}
 8003058:	b082      	sub	sp, #8
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68da      	ldr	r2, [r3, #12]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800306c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2220      	movs	r2, #32
 8003072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f7ff fe8e 	bl	8002d98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b08c      	sub	sp, #48	; 0x30
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b22      	cmp	r3, #34	; 0x22
 8003098:	f040 80ab 	bne.w	80031f2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030a4:	d117      	bne.n	80030d6 <UART_Receive_IT+0x50>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d113      	bne.n	80030d6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80030ae:	2300      	movs	r3, #0
 80030b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	b29b      	uxth	r3, r3
 80030c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030c4:	b29a      	uxth	r2, r3
 80030c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ce:	1c9a      	adds	r2, r3, #2
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	629a      	str	r2, [r3, #40]	; 0x28
 80030d4:	e026      	b.n	8003124 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030da:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80030dc:	2300      	movs	r3, #0
 80030de:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030e8:	d007      	beq.n	80030fa <UART_Receive_IT+0x74>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d10a      	bne.n	8003108 <UART_Receive_IT+0x82>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	691b      	ldr	r3, [r3, #16]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d106      	bne.n	8003108 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	b2da      	uxtb	r2, r3
 8003102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003104:	701a      	strb	r2, [r3, #0]
 8003106:	e008      	b.n	800311a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	b2db      	uxtb	r3, r3
 8003110:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003114:	b2da      	uxtb	r2, r3
 8003116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003118:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003128:	b29b      	uxth	r3, r3
 800312a:	3b01      	subs	r3, #1
 800312c:	b29b      	uxth	r3, r3
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	4619      	mov	r1, r3
 8003132:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003134:	2b00      	cmp	r3, #0
 8003136:	d15a      	bne.n	80031ee <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68da      	ldr	r2, [r3, #12]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f022 0220 	bic.w	r2, r2, #32
 8003146:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68da      	ldr	r2, [r3, #12]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003156:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	695a      	ldr	r2, [r3, #20]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f022 0201 	bic.w	r2, r2, #1
 8003166:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2220      	movs	r2, #32
 800316c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003174:	2b01      	cmp	r3, #1
 8003176:	d135      	bne.n	80031e4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	330c      	adds	r3, #12
 8003184:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	e853 3f00 	ldrex	r3, [r3]
 800318c:	613b      	str	r3, [r7, #16]
   return(result);
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	f023 0310 	bic.w	r3, r3, #16
 8003194:	627b      	str	r3, [r7, #36]	; 0x24
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	330c      	adds	r3, #12
 800319c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800319e:	623a      	str	r2, [r7, #32]
 80031a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a2:	69f9      	ldr	r1, [r7, #28]
 80031a4:	6a3a      	ldr	r2, [r7, #32]
 80031a6:	e841 2300 	strex	r3, r2, [r1]
 80031aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80031ac:	69bb      	ldr	r3, [r7, #24]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d1e5      	bne.n	800317e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0310 	and.w	r3, r3, #16
 80031bc:	2b10      	cmp	r3, #16
 80031be:	d10a      	bne.n	80031d6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	60fb      	str	r3, [r7, #12]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	60fb      	str	r3, [r7, #12]
 80031d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80031da:	4619      	mov	r1, r3
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f7ff fdf9 	bl	8002dd4 <HAL_UARTEx_RxEventCallback>
 80031e2:	e002      	b.n	80031ea <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f7ff fde1 	bl	8002dac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80031ea:	2300      	movs	r3, #0
 80031ec:	e002      	b.n	80031f4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80031ee:	2300      	movs	r3, #0
 80031f0:	e000      	b.n	80031f4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80031f2:	2302      	movs	r3, #2
  }
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3730      	adds	r7, #48	; 0x30
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003200:	b0c0      	sub	sp, #256	; 0x100
 8003202:	af00      	add	r7, sp, #0
 8003204:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003218:	68d9      	ldr	r1, [r3, #12]
 800321a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	ea40 0301 	orr.w	r3, r0, r1
 8003224:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800322a:	689a      	ldr	r2, [r3, #8]
 800322c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003230:	691b      	ldr	r3, [r3, #16]
 8003232:	431a      	orrs	r2, r3
 8003234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	431a      	orrs	r2, r3
 800323c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	4313      	orrs	r3, r2
 8003244:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003254:	f021 010c 	bic.w	r1, r1, #12
 8003258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003262:	430b      	orrs	r3, r1
 8003264:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003266:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003276:	6999      	ldr	r1, [r3, #24]
 8003278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	ea40 0301 	orr.w	r3, r0, r1
 8003282:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	4b8f      	ldr	r3, [pc, #572]	; (80034c8 <UART_SetConfig+0x2cc>)
 800328c:	429a      	cmp	r2, r3
 800328e:	d005      	beq.n	800329c <UART_SetConfig+0xa0>
 8003290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	4b8d      	ldr	r3, [pc, #564]	; (80034cc <UART_SetConfig+0x2d0>)
 8003298:	429a      	cmp	r2, r3
 800329a:	d104      	bne.n	80032a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800329c:	f7fe fa42 	bl	8001724 <HAL_RCC_GetPCLK2Freq>
 80032a0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80032a4:	e003      	b.n	80032ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80032a6:	f7fe fa29 	bl	80016fc <HAL_RCC_GetPCLK1Freq>
 80032aa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032b2:	69db      	ldr	r3, [r3, #28]
 80032b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032b8:	f040 810c 	bne.w	80034d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80032bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032c0:	2200      	movs	r2, #0
 80032c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80032c6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80032ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80032ce:	4622      	mov	r2, r4
 80032d0:	462b      	mov	r3, r5
 80032d2:	1891      	adds	r1, r2, r2
 80032d4:	65b9      	str	r1, [r7, #88]	; 0x58
 80032d6:	415b      	adcs	r3, r3
 80032d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80032da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80032de:	4621      	mov	r1, r4
 80032e0:	eb12 0801 	adds.w	r8, r2, r1
 80032e4:	4629      	mov	r1, r5
 80032e6:	eb43 0901 	adc.w	r9, r3, r1
 80032ea:	f04f 0200 	mov.w	r2, #0
 80032ee:	f04f 0300 	mov.w	r3, #0
 80032f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032fe:	4690      	mov	r8, r2
 8003300:	4699      	mov	r9, r3
 8003302:	4623      	mov	r3, r4
 8003304:	eb18 0303 	adds.w	r3, r8, r3
 8003308:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800330c:	462b      	mov	r3, r5
 800330e:	eb49 0303 	adc.w	r3, r9, r3
 8003312:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003322:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003326:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800332a:	460b      	mov	r3, r1
 800332c:	18db      	adds	r3, r3, r3
 800332e:	653b      	str	r3, [r7, #80]	; 0x50
 8003330:	4613      	mov	r3, r2
 8003332:	eb42 0303 	adc.w	r3, r2, r3
 8003336:	657b      	str	r3, [r7, #84]	; 0x54
 8003338:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800333c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003340:	f7fc ffbe 	bl	80002c0 <__aeabi_uldivmod>
 8003344:	4602      	mov	r2, r0
 8003346:	460b      	mov	r3, r1
 8003348:	4b61      	ldr	r3, [pc, #388]	; (80034d0 <UART_SetConfig+0x2d4>)
 800334a:	fba3 2302 	umull	r2, r3, r3, r2
 800334e:	095b      	lsrs	r3, r3, #5
 8003350:	011c      	lsls	r4, r3, #4
 8003352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003356:	2200      	movs	r2, #0
 8003358:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800335c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003360:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003364:	4642      	mov	r2, r8
 8003366:	464b      	mov	r3, r9
 8003368:	1891      	adds	r1, r2, r2
 800336a:	64b9      	str	r1, [r7, #72]	; 0x48
 800336c:	415b      	adcs	r3, r3
 800336e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003370:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003374:	4641      	mov	r1, r8
 8003376:	eb12 0a01 	adds.w	sl, r2, r1
 800337a:	4649      	mov	r1, r9
 800337c:	eb43 0b01 	adc.w	fp, r3, r1
 8003380:	f04f 0200 	mov.w	r2, #0
 8003384:	f04f 0300 	mov.w	r3, #0
 8003388:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800338c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003390:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003394:	4692      	mov	sl, r2
 8003396:	469b      	mov	fp, r3
 8003398:	4643      	mov	r3, r8
 800339a:	eb1a 0303 	adds.w	r3, sl, r3
 800339e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80033a2:	464b      	mov	r3, r9
 80033a4:	eb4b 0303 	adc.w	r3, fp, r3
 80033a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80033ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80033b8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80033bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80033c0:	460b      	mov	r3, r1
 80033c2:	18db      	adds	r3, r3, r3
 80033c4:	643b      	str	r3, [r7, #64]	; 0x40
 80033c6:	4613      	mov	r3, r2
 80033c8:	eb42 0303 	adc.w	r3, r2, r3
 80033cc:	647b      	str	r3, [r7, #68]	; 0x44
 80033ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80033d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80033d6:	f7fc ff73 	bl	80002c0 <__aeabi_uldivmod>
 80033da:	4602      	mov	r2, r0
 80033dc:	460b      	mov	r3, r1
 80033de:	4611      	mov	r1, r2
 80033e0:	4b3b      	ldr	r3, [pc, #236]	; (80034d0 <UART_SetConfig+0x2d4>)
 80033e2:	fba3 2301 	umull	r2, r3, r3, r1
 80033e6:	095b      	lsrs	r3, r3, #5
 80033e8:	2264      	movs	r2, #100	; 0x64
 80033ea:	fb02 f303 	mul.w	r3, r2, r3
 80033ee:	1acb      	subs	r3, r1, r3
 80033f0:	00db      	lsls	r3, r3, #3
 80033f2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80033f6:	4b36      	ldr	r3, [pc, #216]	; (80034d0 <UART_SetConfig+0x2d4>)
 80033f8:	fba3 2302 	umull	r2, r3, r3, r2
 80033fc:	095b      	lsrs	r3, r3, #5
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003404:	441c      	add	r4, r3
 8003406:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800340a:	2200      	movs	r2, #0
 800340c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003410:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003414:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003418:	4642      	mov	r2, r8
 800341a:	464b      	mov	r3, r9
 800341c:	1891      	adds	r1, r2, r2
 800341e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003420:	415b      	adcs	r3, r3
 8003422:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003424:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003428:	4641      	mov	r1, r8
 800342a:	1851      	adds	r1, r2, r1
 800342c:	6339      	str	r1, [r7, #48]	; 0x30
 800342e:	4649      	mov	r1, r9
 8003430:	414b      	adcs	r3, r1
 8003432:	637b      	str	r3, [r7, #52]	; 0x34
 8003434:	f04f 0200 	mov.w	r2, #0
 8003438:	f04f 0300 	mov.w	r3, #0
 800343c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003440:	4659      	mov	r1, fp
 8003442:	00cb      	lsls	r3, r1, #3
 8003444:	4651      	mov	r1, sl
 8003446:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800344a:	4651      	mov	r1, sl
 800344c:	00ca      	lsls	r2, r1, #3
 800344e:	4610      	mov	r0, r2
 8003450:	4619      	mov	r1, r3
 8003452:	4603      	mov	r3, r0
 8003454:	4642      	mov	r2, r8
 8003456:	189b      	adds	r3, r3, r2
 8003458:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800345c:	464b      	mov	r3, r9
 800345e:	460a      	mov	r2, r1
 8003460:	eb42 0303 	adc.w	r3, r2, r3
 8003464:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003474:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003478:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800347c:	460b      	mov	r3, r1
 800347e:	18db      	adds	r3, r3, r3
 8003480:	62bb      	str	r3, [r7, #40]	; 0x28
 8003482:	4613      	mov	r3, r2
 8003484:	eb42 0303 	adc.w	r3, r2, r3
 8003488:	62fb      	str	r3, [r7, #44]	; 0x2c
 800348a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800348e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003492:	f7fc ff15 	bl	80002c0 <__aeabi_uldivmod>
 8003496:	4602      	mov	r2, r0
 8003498:	460b      	mov	r3, r1
 800349a:	4b0d      	ldr	r3, [pc, #52]	; (80034d0 <UART_SetConfig+0x2d4>)
 800349c:	fba3 1302 	umull	r1, r3, r3, r2
 80034a0:	095b      	lsrs	r3, r3, #5
 80034a2:	2164      	movs	r1, #100	; 0x64
 80034a4:	fb01 f303 	mul.w	r3, r1, r3
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	00db      	lsls	r3, r3, #3
 80034ac:	3332      	adds	r3, #50	; 0x32
 80034ae:	4a08      	ldr	r2, [pc, #32]	; (80034d0 <UART_SetConfig+0x2d4>)
 80034b0:	fba2 2303 	umull	r2, r3, r2, r3
 80034b4:	095b      	lsrs	r3, r3, #5
 80034b6:	f003 0207 	and.w	r2, r3, #7
 80034ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4422      	add	r2, r4
 80034c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80034c4:	e105      	b.n	80036d2 <UART_SetConfig+0x4d6>
 80034c6:	bf00      	nop
 80034c8:	40011000 	.word	0x40011000
 80034cc:	40011400 	.word	0x40011400
 80034d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034d8:	2200      	movs	r2, #0
 80034da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80034de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80034e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80034e6:	4642      	mov	r2, r8
 80034e8:	464b      	mov	r3, r9
 80034ea:	1891      	adds	r1, r2, r2
 80034ec:	6239      	str	r1, [r7, #32]
 80034ee:	415b      	adcs	r3, r3
 80034f0:	627b      	str	r3, [r7, #36]	; 0x24
 80034f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034f6:	4641      	mov	r1, r8
 80034f8:	1854      	adds	r4, r2, r1
 80034fa:	4649      	mov	r1, r9
 80034fc:	eb43 0501 	adc.w	r5, r3, r1
 8003500:	f04f 0200 	mov.w	r2, #0
 8003504:	f04f 0300 	mov.w	r3, #0
 8003508:	00eb      	lsls	r3, r5, #3
 800350a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800350e:	00e2      	lsls	r2, r4, #3
 8003510:	4614      	mov	r4, r2
 8003512:	461d      	mov	r5, r3
 8003514:	4643      	mov	r3, r8
 8003516:	18e3      	adds	r3, r4, r3
 8003518:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800351c:	464b      	mov	r3, r9
 800351e:	eb45 0303 	adc.w	r3, r5, r3
 8003522:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003532:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003536:	f04f 0200 	mov.w	r2, #0
 800353a:	f04f 0300 	mov.w	r3, #0
 800353e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003542:	4629      	mov	r1, r5
 8003544:	008b      	lsls	r3, r1, #2
 8003546:	4621      	mov	r1, r4
 8003548:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800354c:	4621      	mov	r1, r4
 800354e:	008a      	lsls	r2, r1, #2
 8003550:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003554:	f7fc feb4 	bl	80002c0 <__aeabi_uldivmod>
 8003558:	4602      	mov	r2, r0
 800355a:	460b      	mov	r3, r1
 800355c:	4b60      	ldr	r3, [pc, #384]	; (80036e0 <UART_SetConfig+0x4e4>)
 800355e:	fba3 2302 	umull	r2, r3, r3, r2
 8003562:	095b      	lsrs	r3, r3, #5
 8003564:	011c      	lsls	r4, r3, #4
 8003566:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800356a:	2200      	movs	r2, #0
 800356c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003570:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003574:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003578:	4642      	mov	r2, r8
 800357a:	464b      	mov	r3, r9
 800357c:	1891      	adds	r1, r2, r2
 800357e:	61b9      	str	r1, [r7, #24]
 8003580:	415b      	adcs	r3, r3
 8003582:	61fb      	str	r3, [r7, #28]
 8003584:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003588:	4641      	mov	r1, r8
 800358a:	1851      	adds	r1, r2, r1
 800358c:	6139      	str	r1, [r7, #16]
 800358e:	4649      	mov	r1, r9
 8003590:	414b      	adcs	r3, r1
 8003592:	617b      	str	r3, [r7, #20]
 8003594:	f04f 0200 	mov.w	r2, #0
 8003598:	f04f 0300 	mov.w	r3, #0
 800359c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80035a0:	4659      	mov	r1, fp
 80035a2:	00cb      	lsls	r3, r1, #3
 80035a4:	4651      	mov	r1, sl
 80035a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035aa:	4651      	mov	r1, sl
 80035ac:	00ca      	lsls	r2, r1, #3
 80035ae:	4610      	mov	r0, r2
 80035b0:	4619      	mov	r1, r3
 80035b2:	4603      	mov	r3, r0
 80035b4:	4642      	mov	r2, r8
 80035b6:	189b      	adds	r3, r3, r2
 80035b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80035bc:	464b      	mov	r3, r9
 80035be:	460a      	mov	r2, r1
 80035c0:	eb42 0303 	adc.w	r3, r2, r3
 80035c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80035c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80035d2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80035d4:	f04f 0200 	mov.w	r2, #0
 80035d8:	f04f 0300 	mov.w	r3, #0
 80035dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80035e0:	4649      	mov	r1, r9
 80035e2:	008b      	lsls	r3, r1, #2
 80035e4:	4641      	mov	r1, r8
 80035e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035ea:	4641      	mov	r1, r8
 80035ec:	008a      	lsls	r2, r1, #2
 80035ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80035f2:	f7fc fe65 	bl	80002c0 <__aeabi_uldivmod>
 80035f6:	4602      	mov	r2, r0
 80035f8:	460b      	mov	r3, r1
 80035fa:	4b39      	ldr	r3, [pc, #228]	; (80036e0 <UART_SetConfig+0x4e4>)
 80035fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003600:	095b      	lsrs	r3, r3, #5
 8003602:	2164      	movs	r1, #100	; 0x64
 8003604:	fb01 f303 	mul.w	r3, r1, r3
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	011b      	lsls	r3, r3, #4
 800360c:	3332      	adds	r3, #50	; 0x32
 800360e:	4a34      	ldr	r2, [pc, #208]	; (80036e0 <UART_SetConfig+0x4e4>)
 8003610:	fba2 2303 	umull	r2, r3, r2, r3
 8003614:	095b      	lsrs	r3, r3, #5
 8003616:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800361a:	441c      	add	r4, r3
 800361c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003620:	2200      	movs	r2, #0
 8003622:	673b      	str	r3, [r7, #112]	; 0x70
 8003624:	677a      	str	r2, [r7, #116]	; 0x74
 8003626:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800362a:	4642      	mov	r2, r8
 800362c:	464b      	mov	r3, r9
 800362e:	1891      	adds	r1, r2, r2
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	415b      	adcs	r3, r3
 8003634:	60fb      	str	r3, [r7, #12]
 8003636:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800363a:	4641      	mov	r1, r8
 800363c:	1851      	adds	r1, r2, r1
 800363e:	6039      	str	r1, [r7, #0]
 8003640:	4649      	mov	r1, r9
 8003642:	414b      	adcs	r3, r1
 8003644:	607b      	str	r3, [r7, #4]
 8003646:	f04f 0200 	mov.w	r2, #0
 800364a:	f04f 0300 	mov.w	r3, #0
 800364e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003652:	4659      	mov	r1, fp
 8003654:	00cb      	lsls	r3, r1, #3
 8003656:	4651      	mov	r1, sl
 8003658:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800365c:	4651      	mov	r1, sl
 800365e:	00ca      	lsls	r2, r1, #3
 8003660:	4610      	mov	r0, r2
 8003662:	4619      	mov	r1, r3
 8003664:	4603      	mov	r3, r0
 8003666:	4642      	mov	r2, r8
 8003668:	189b      	adds	r3, r3, r2
 800366a:	66bb      	str	r3, [r7, #104]	; 0x68
 800366c:	464b      	mov	r3, r9
 800366e:	460a      	mov	r2, r1
 8003670:	eb42 0303 	adc.w	r3, r2, r3
 8003674:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	663b      	str	r3, [r7, #96]	; 0x60
 8003680:	667a      	str	r2, [r7, #100]	; 0x64
 8003682:	f04f 0200 	mov.w	r2, #0
 8003686:	f04f 0300 	mov.w	r3, #0
 800368a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800368e:	4649      	mov	r1, r9
 8003690:	008b      	lsls	r3, r1, #2
 8003692:	4641      	mov	r1, r8
 8003694:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003698:	4641      	mov	r1, r8
 800369a:	008a      	lsls	r2, r1, #2
 800369c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80036a0:	f7fc fe0e 	bl	80002c0 <__aeabi_uldivmod>
 80036a4:	4602      	mov	r2, r0
 80036a6:	460b      	mov	r3, r1
 80036a8:	4b0d      	ldr	r3, [pc, #52]	; (80036e0 <UART_SetConfig+0x4e4>)
 80036aa:	fba3 1302 	umull	r1, r3, r3, r2
 80036ae:	095b      	lsrs	r3, r3, #5
 80036b0:	2164      	movs	r1, #100	; 0x64
 80036b2:	fb01 f303 	mul.w	r3, r1, r3
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	011b      	lsls	r3, r3, #4
 80036ba:	3332      	adds	r3, #50	; 0x32
 80036bc:	4a08      	ldr	r2, [pc, #32]	; (80036e0 <UART_SetConfig+0x4e4>)
 80036be:	fba2 2303 	umull	r2, r3, r2, r3
 80036c2:	095b      	lsrs	r3, r3, #5
 80036c4:	f003 020f 	and.w	r2, r3, #15
 80036c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4422      	add	r2, r4
 80036d0:	609a      	str	r2, [r3, #8]
}
 80036d2:	bf00      	nop
 80036d4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80036d8:	46bd      	mov	sp, r7
 80036da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036de:	bf00      	nop
 80036e0:	51eb851f 	.word	0x51eb851f

080036e4 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f103 0208 	add.w	r2, r3, #8
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036fc:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f103 0208 	add.w	r2, r3, #8
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f103 0208 	add.w	r2, r3, #8
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003718:	bf00      	nop
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800373e:	b480      	push	{r7}
 8003740:	b085      	sub	sp, #20
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
 8003746:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	68fa      	ldr	r2, [r7, #12]
 8003752:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	689a      	ldr	r2, [r3, #8]
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	1c5a      	adds	r2, r3, #1
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	601a      	str	r2, [r3, #0]
}
 800377a:	bf00      	nop
 800377c:	3714      	adds	r7, #20
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr

08003786 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8003786:	b480      	push	{r7}
 8003788:	b085      	sub	sp, #20
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
 800378e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800379c:	d103      	bne.n	80037a6 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	60fb      	str	r3, [r7, #12]
 80037a4:	e00c      	b.n	80037c0 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	3308      	adds	r3, #8
 80037aa:	60fb      	str	r3, [r7, #12]
 80037ac:	e002      	b.n	80037b4 <vListInsert+0x2e>
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	60fb      	str	r3, [r7, #12]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68ba      	ldr	r2, [r7, #8]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d2f6      	bcs.n	80037ae <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	685a      	ldr	r2, [r3, #4]
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	683a      	ldr	r2, [r7, #0]
 80037ce:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	1c5a      	adds	r2, r3, #1
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	601a      	str	r2, [r3, #0]
}
 80037ec:	bf00      	nop
 80037ee:	3714      	adds	r7, #20
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr

080037f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	6892      	ldr	r2, [r2, #8]
 800380e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6852      	ldr	r2, [r2, #4]
 8003818:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	429a      	cmp	r2, r3
 8003822:	d103      	bne.n	800382c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689a      	ldr	r2, [r3, #8]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	1e5a      	subs	r2, r3, #1
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
}
 8003840:	4618      	mov	r0, r3
 8003842:	3714      	adds	r7, #20
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr

0800384c <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10a      	bne.n	8003876 <xQueueGenericReset+0x2a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8003860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003864:	f383 8811 	msr	BASEPRI, r3
 8003868:	f3bf 8f6f 	isb	sy
 800386c:	f3bf 8f4f 	dsb	sy
 8003870:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8003872:	bf00      	nop
 8003874:	e7fe      	b.n	8003874 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8003876:	f002 fb15 	bl	8005ea4 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003882:	68f9      	ldr	r1, [r7, #12]
 8003884:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003886:	fb01 f303 	mul.w	r3, r1, r3
 800388a:	441a      	add	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2200      	movs	r2, #0
 8003894:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a6:	3b01      	subs	r3, #1
 80038a8:	68f9      	ldr	r1, [r7, #12]
 80038aa:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80038ac:	fb01 f303 	mul.w	r3, r1, r3
 80038b0:	441a      	add	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	22ff      	movs	r2, #255	; 0xff
 80038ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	22ff      	movs	r2, #255	; 0xff
 80038c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d114      	bne.n	80038f6 <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d01a      	beq.n	800390a <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	3310      	adds	r3, #16
 80038d8:	4618      	mov	r0, r3
 80038da:	f001 fa75 	bl	8004dc8 <xTaskRemoveFromEventList>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d012      	beq.n	800390a <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 80038e4:	4b0c      	ldr	r3, [pc, #48]	; (8003918 <xQueueGenericReset+0xcc>)
 80038e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038ea:	601a      	str	r2, [r3, #0]
 80038ec:	f3bf 8f4f 	dsb	sy
 80038f0:	f3bf 8f6f 	isb	sy
 80038f4:	e009      	b.n	800390a <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	3310      	adds	r3, #16
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7ff fef2 	bl	80036e4 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	3324      	adds	r3, #36	; 0x24
 8003904:	4618      	mov	r0, r3
 8003906:	f7ff feed 	bl	80036e4 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800390a:	f002 fafb 	bl	8005f04 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800390e:	2301      	movs	r3, #1
}
 8003910:	4618      	mov	r0, r3
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	e000ed04 	.word	0xe000ed04

0800391c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800391c:	b580      	push	{r7, lr}
 800391e:	b08c      	sub	sp, #48	; 0x30
 8003920:	af02      	add	r7, sp, #8
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	4613      	mov	r3, r2
 8003928:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d10a      	bne.n	8003946 <xQueueGenericCreate+0x2a>
        __asm volatile
 8003930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003934:	f383 8811 	msr	BASEPRI, r3
 8003938:	f3bf 8f6f 	isb	sy
 800393c:	f3bf 8f4f 	dsb	sy
 8003940:	61bb      	str	r3, [r7, #24]
    }
 8003942:	bf00      	nop
 8003944:	e7fe      	b.n	8003944 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	68ba      	ldr	r2, [r7, #8]
 800394a:	fb02 f303 	mul.w	r3, r2, r3
 800394e:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d006      	beq.n	8003964 <xQueueGenericCreate+0x48>
 8003956:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	fbb2 f3f3 	udiv	r3, r2, r3
 800395e:	68fa      	ldr	r2, [r7, #12]
 8003960:	429a      	cmp	r2, r3
 8003962:	d101      	bne.n	8003968 <xQueueGenericCreate+0x4c>
 8003964:	2301      	movs	r3, #1
 8003966:	e000      	b.n	800396a <xQueueGenericCreate+0x4e>
 8003968:	2300      	movs	r3, #0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d10a      	bne.n	8003984 <xQueueGenericCreate+0x68>
        __asm volatile
 800396e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003972:	f383 8811 	msr	BASEPRI, r3
 8003976:	f3bf 8f6f 	isb	sy
 800397a:	f3bf 8f4f 	dsb	sy
 800397e:	617b      	str	r3, [r7, #20]
    }
 8003980:	bf00      	nop
 8003982:	e7fe      	b.n	8003982 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8003984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003986:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800398a:	d90a      	bls.n	80039a2 <xQueueGenericCreate+0x86>
        __asm volatile
 800398c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003990:	f383 8811 	msr	BASEPRI, r3
 8003994:	f3bf 8f6f 	isb	sy
 8003998:	f3bf 8f4f 	dsb	sy
 800399c:	613b      	str	r3, [r7, #16]
    }
 800399e:	bf00      	nop
 80039a0:	e7fe      	b.n	80039a0 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80039a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a4:	3350      	adds	r3, #80	; 0x50
 80039a6:	4618      	mov	r0, r3
 80039a8:	f002 fba0 	bl	80060ec <pvPortMalloc>
 80039ac:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80039ae:	6a3b      	ldr	r3, [r7, #32]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00d      	beq.n	80039d0 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80039b4:	6a3b      	ldr	r3, [r7, #32]
 80039b6:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	3350      	adds	r3, #80	; 0x50
 80039bc:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80039be:	79fa      	ldrb	r2, [r7, #7]
 80039c0:	6a3b      	ldr	r3, [r7, #32]
 80039c2:	9300      	str	r3, [sp, #0]
 80039c4:	4613      	mov	r3, r2
 80039c6:	69fa      	ldr	r2, [r7, #28]
 80039c8:	68b9      	ldr	r1, [r7, #8]
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f000 f805 	bl	80039da <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80039d0:	6a3b      	ldr	r3, [r7, #32]
    }
 80039d2:	4618      	mov	r0, r3
 80039d4:	3728      	adds	r7, #40	; 0x28
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}

080039da <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80039da:	b580      	push	{r7, lr}
 80039dc:	b084      	sub	sp, #16
 80039de:	af00      	add	r7, sp, #0
 80039e0:	60f8      	str	r0, [r7, #12]
 80039e2:	60b9      	str	r1, [r7, #8]
 80039e4:	607a      	str	r2, [r7, #4]
 80039e6:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d103      	bne.n	80039f6 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	601a      	str	r2, [r3, #0]
 80039f4:	e002      	b.n	80039fc <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	68ba      	ldr	r2, [r7, #8]
 8003a06:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003a08:	2101      	movs	r1, #1
 8003a0a:	69b8      	ldr	r0, [r7, #24]
 8003a0c:	f7ff ff1e 	bl	800384c <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8003a10:	69bb      	ldr	r3, [r7, #24]
 8003a12:	78fa      	ldrb	r2, [r7, #3]
 8003a14:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003a18:	bf00      	nop
 8003a1a:	3710      	adds	r7, #16
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <xQueueCreateCountingSemaphore>:

#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount,
                                                 const UBaseType_t uxInitialCount )
    {
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
        QueueHandle_t xHandle;

        configASSERT( uxMaxCount != 0 );
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d10a      	bne.n	8003a46 <xQueueCreateCountingSemaphore+0x26>
        __asm volatile
 8003a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a34:	f383 8811 	msr	BASEPRI, r3
 8003a38:	f3bf 8f6f 	isb	sy
 8003a3c:	f3bf 8f4f 	dsb	sy
 8003a40:	613b      	str	r3, [r7, #16]
    }
 8003a42:	bf00      	nop
 8003a44:	e7fe      	b.n	8003a44 <xQueueCreateCountingSemaphore+0x24>
        configASSERT( uxInitialCount <= uxMaxCount );
 8003a46:	683a      	ldr	r2, [r7, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d90a      	bls.n	8003a64 <xQueueCreateCountingSemaphore+0x44>
        __asm volatile
 8003a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a52:	f383 8811 	msr	BASEPRI, r3
 8003a56:	f3bf 8f6f 	isb	sy
 8003a5a:	f3bf 8f4f 	dsb	sy
 8003a5e:	60fb      	str	r3, [r7, #12]
    }
 8003a60:	bf00      	nop
 8003a62:	e7fe      	b.n	8003a62 <xQueueCreateCountingSemaphore+0x42>

        xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003a64:	2202      	movs	r2, #2
 8003a66:	2100      	movs	r1, #0
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f7ff ff57 	bl	800391c <xQueueGenericCreate>
 8003a6e:	6178      	str	r0, [r7, #20]

        if( xHandle != NULL )
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d002      	beq.n	8003a7c <xQueueCreateCountingSemaphore+0x5c>
        {
            ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	639a      	str	r2, [r3, #56]	; 0x38
        else
        {
            traceCREATE_COUNTING_SEMAPHORE_FAILED();
        }

        return xHandle;
 8003a7c:	697b      	ldr	r3, [r7, #20]
    }
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3718      	adds	r7, #24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
	...

08003a88 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b08e      	sub	sp, #56	; 0x38
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
 8003a94:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003a96:	2300      	movs	r3, #0
 8003a98:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8003a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d10a      	bne.n	8003aba <xQueueGenericSend+0x32>
        __asm volatile
 8003aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa8:	f383 8811 	msr	BASEPRI, r3
 8003aac:	f3bf 8f6f 	isb	sy
 8003ab0:	f3bf 8f4f 	dsb	sy
 8003ab4:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8003ab6:	bf00      	nop
 8003ab8:	e7fe      	b.n	8003ab8 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d103      	bne.n	8003ac8 <xQueueGenericSend+0x40>
 8003ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d101      	bne.n	8003acc <xQueueGenericSend+0x44>
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e000      	b.n	8003ace <xQueueGenericSend+0x46>
 8003acc:	2300      	movs	r3, #0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10a      	bne.n	8003ae8 <xQueueGenericSend+0x60>
        __asm volatile
 8003ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ad6:	f383 8811 	msr	BASEPRI, r3
 8003ada:	f3bf 8f6f 	isb	sy
 8003ade:	f3bf 8f4f 	dsb	sy
 8003ae2:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8003ae4:	bf00      	nop
 8003ae6:	e7fe      	b.n	8003ae6 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d103      	bne.n	8003af6 <xQueueGenericSend+0x6e>
 8003aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d101      	bne.n	8003afa <xQueueGenericSend+0x72>
 8003af6:	2301      	movs	r3, #1
 8003af8:	e000      	b.n	8003afc <xQueueGenericSend+0x74>
 8003afa:	2300      	movs	r3, #0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d10a      	bne.n	8003b16 <xQueueGenericSend+0x8e>
        __asm volatile
 8003b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b04:	f383 8811 	msr	BASEPRI, r3
 8003b08:	f3bf 8f6f 	isb	sy
 8003b0c:	f3bf 8f4f 	dsb	sy
 8003b10:	623b      	str	r3, [r7, #32]
    }
 8003b12:	bf00      	nop
 8003b14:	e7fe      	b.n	8003b14 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003b16:	f001 faf3 	bl	8005100 <xTaskGetSchedulerState>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d102      	bne.n	8003b26 <xQueueGenericSend+0x9e>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d101      	bne.n	8003b2a <xQueueGenericSend+0xa2>
 8003b26:	2301      	movs	r3, #1
 8003b28:	e000      	b.n	8003b2c <xQueueGenericSend+0xa4>
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d10a      	bne.n	8003b46 <xQueueGenericSend+0xbe>
        __asm volatile
 8003b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b34:	f383 8811 	msr	BASEPRI, r3
 8003b38:	f3bf 8f6f 	isb	sy
 8003b3c:	f3bf 8f4f 	dsb	sy
 8003b40:	61fb      	str	r3, [r7, #28]
    }
 8003b42:	bf00      	nop
 8003b44:	e7fe      	b.n	8003b44 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003b46:	f002 f9ad 	bl	8005ea4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003b4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d302      	bcc.n	8003b5c <xQueueGenericSend+0xd4>
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d129      	bne.n	8003bb0 <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	68b9      	ldr	r1, [r7, #8]
 8003b60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003b62:	f000 fbd9 	bl	8004318 <prvCopyDataToQueue>
 8003b66:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d010      	beq.n	8003b92 <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b72:	3324      	adds	r3, #36	; 0x24
 8003b74:	4618      	mov	r0, r3
 8003b76:	f001 f927 	bl	8004dc8 <xTaskRemoveFromEventList>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d013      	beq.n	8003ba8 <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8003b80:	4b3f      	ldr	r3, [pc, #252]	; (8003c80 <xQueueGenericSend+0x1f8>)
 8003b82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b86:	601a      	str	r2, [r3, #0]
 8003b88:	f3bf 8f4f 	dsb	sy
 8003b8c:	f3bf 8f6f 	isb	sy
 8003b90:	e00a      	b.n	8003ba8 <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8003b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d007      	beq.n	8003ba8 <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8003b98:	4b39      	ldr	r3, [pc, #228]	; (8003c80 <xQueueGenericSend+0x1f8>)
 8003b9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b9e:	601a      	str	r2, [r3, #0]
 8003ba0:	f3bf 8f4f 	dsb	sy
 8003ba4:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8003ba8:	f002 f9ac 	bl	8005f04 <vPortExitCritical>
                return pdPASS;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e063      	b.n	8003c78 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d103      	bne.n	8003bbe <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003bb6:	f002 f9a5 	bl	8005f04 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	e05c      	b.n	8003c78 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003bbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d106      	bne.n	8003bd2 <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003bc4:	f107 0314 	add.w	r3, r7, #20
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f001 f95f 	bl	8004e8c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003bd2:	f002 f997 	bl	8005f04 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003bd6:	f000 fed9 	bl	800498c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003bda:	f002 f963 	bl	8005ea4 <vPortEnterCritical>
 8003bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003be0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003be4:	b25b      	sxtb	r3, r3
 8003be6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003bea:	d103      	bne.n	8003bf4 <xQueueGenericSend+0x16c>
 8003bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bee:	2200      	movs	r2, #0
 8003bf0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bf6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003bfa:	b25b      	sxtb	r3, r3
 8003bfc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c00:	d103      	bne.n	8003c0a <xQueueGenericSend+0x182>
 8003c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c04:	2200      	movs	r2, #0
 8003c06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c0a:	f002 f97b 	bl	8005f04 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003c0e:	1d3a      	adds	r2, r7, #4
 8003c10:	f107 0314 	add.w	r3, r7, #20
 8003c14:	4611      	mov	r1, r2
 8003c16:	4618      	mov	r0, r3
 8003c18:	f001 f94e 	bl	8004eb8 <xTaskCheckForTimeOut>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d124      	bne.n	8003c6c <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003c22:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003c24:	f000 fc70 	bl	8004508 <prvIsQueueFull>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d018      	beq.n	8003c60 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c30:	3310      	adds	r3, #16
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	4611      	mov	r1, r2
 8003c36:	4618      	mov	r0, r3
 8003c38:	f001 f876 	bl	8004d28 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8003c3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003c3e:	f000 fbfb 	bl	8004438 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003c42:	f000 feb1 	bl	80049a8 <xTaskResumeAll>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f47f af7c 	bne.w	8003b46 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8003c4e:	4b0c      	ldr	r3, [pc, #48]	; (8003c80 <xQueueGenericSend+0x1f8>)
 8003c50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c54:	601a      	str	r2, [r3, #0]
 8003c56:	f3bf 8f4f 	dsb	sy
 8003c5a:	f3bf 8f6f 	isb	sy
 8003c5e:	e772      	b.n	8003b46 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003c60:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003c62:	f000 fbe9 	bl	8004438 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003c66:	f000 fe9f 	bl	80049a8 <xTaskResumeAll>
 8003c6a:	e76c      	b.n	8003b46 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8003c6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003c6e:	f000 fbe3 	bl	8004438 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003c72:	f000 fe99 	bl	80049a8 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8003c76:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3738      	adds	r7, #56	; 0x38
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	e000ed04 	.word	0xe000ed04

08003c84 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b090      	sub	sp, #64	; 0x40
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	60f8      	str	r0, [r7, #12]
 8003c8c:	60b9      	str	r1, [r7, #8]
 8003c8e:	607a      	str	r2, [r7, #4]
 8003c90:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8003c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d10a      	bne.n	8003cb2 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8003c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ca0:	f383 8811 	msr	BASEPRI, r3
 8003ca4:	f3bf 8f6f 	isb	sy
 8003ca8:	f3bf 8f4f 	dsb	sy
 8003cac:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8003cae:	bf00      	nop
 8003cb0:	e7fe      	b.n	8003cb0 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d103      	bne.n	8003cc0 <xQueueGenericSendFromISR+0x3c>
 8003cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d101      	bne.n	8003cc4 <xQueueGenericSendFromISR+0x40>
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e000      	b.n	8003cc6 <xQueueGenericSendFromISR+0x42>
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10a      	bne.n	8003ce0 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8003cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cce:	f383 8811 	msr	BASEPRI, r3
 8003cd2:	f3bf 8f6f 	isb	sy
 8003cd6:	f3bf 8f4f 	dsb	sy
 8003cda:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8003cdc:	bf00      	nop
 8003cde:	e7fe      	b.n	8003cde <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d103      	bne.n	8003cee <xQueueGenericSendFromISR+0x6a>
 8003ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d101      	bne.n	8003cf2 <xQueueGenericSendFromISR+0x6e>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e000      	b.n	8003cf4 <xQueueGenericSendFromISR+0x70>
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d10a      	bne.n	8003d0e <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8003cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cfc:	f383 8811 	msr	BASEPRI, r3
 8003d00:	f3bf 8f6f 	isb	sy
 8003d04:	f3bf 8f4f 	dsb	sy
 8003d08:	623b      	str	r3, [r7, #32]
    }
 8003d0a:	bf00      	nop
 8003d0c:	e7fe      	b.n	8003d0c <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003d0e:	f002 f9ad 	bl	800606c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8003d12:	f3ef 8211 	mrs	r2, BASEPRI
 8003d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d1a:	f383 8811 	msr	BASEPRI, r3
 8003d1e:	f3bf 8f6f 	isb	sy
 8003d22:	f3bf 8f4f 	dsb	sy
 8003d26:	61fa      	str	r2, [r7, #28]
 8003d28:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8003d2a:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003d2c:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003d2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d302      	bcc.n	8003d40 <xQueueGenericSendFromISR+0xbc>
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d13e      	bne.n	8003dbe <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8003d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003d46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003d50:	683a      	ldr	r2, [r7, #0]
 8003d52:	68b9      	ldr	r1, [r7, #8]
 8003d54:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003d56:	f000 fadf 	bl	8004318 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8003d5a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003d5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d62:	d112      	bne.n	8003d8a <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d025      	beq.n	8003db8 <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d6e:	3324      	adds	r3, #36	; 0x24
 8003d70:	4618      	mov	r0, r3
 8003d72:	f001 f829 	bl	8004dc8 <xTaskRemoveFromEventList>
 8003d76:	4603      	mov	r3, r0
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d01d      	beq.n	8003db8 <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d01a      	beq.n	8003db8 <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	601a      	str	r2, [r3, #0]
 8003d88:	e016      	b.n	8003db8 <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8003d8a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003d8e:	2b7f      	cmp	r3, #127	; 0x7f
 8003d90:	d10a      	bne.n	8003da8 <xQueueGenericSendFromISR+0x124>
        __asm volatile
 8003d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d96:	f383 8811 	msr	BASEPRI, r3
 8003d9a:	f3bf 8f6f 	isb	sy
 8003d9e:	f3bf 8f4f 	dsb	sy
 8003da2:	617b      	str	r3, [r7, #20]
    }
 8003da4:	bf00      	nop
 8003da6:	e7fe      	b.n	8003da6 <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003da8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003dac:	3301      	adds	r3, #1
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	b25a      	sxtb	r2, r3
 8003db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003db4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8003db8:	2301      	movs	r3, #1
 8003dba:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8003dbc:	e001      	b.n	8003dc2 <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003dc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dc4:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003dcc:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003dce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3740      	adds	r7, #64	; 0x40
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b08e      	sub	sp, #56	; 0x38
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	633b      	str	r3, [r7, #48]	; 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8003de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d10a      	bne.n	8003e02 <xQueueGiveFromISR+0x2a>
        __asm volatile
 8003dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003df0:	f383 8811 	msr	BASEPRI, r3
 8003df4:	f3bf 8f6f 	isb	sy
 8003df8:	f3bf 8f4f 	dsb	sy
 8003dfc:	623b      	str	r3, [r7, #32]
    }
 8003dfe:	bf00      	nop
 8003e00:	e7fe      	b.n	8003e00 <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8003e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d00a      	beq.n	8003e20 <xQueueGiveFromISR+0x48>
        __asm volatile
 8003e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e0e:	f383 8811 	msr	BASEPRI, r3
 8003e12:	f3bf 8f6f 	isb	sy
 8003e16:	f3bf 8f4f 	dsb	sy
 8003e1a:	61fb      	str	r3, [r7, #28]
    }
 8003e1c:	bf00      	nop
 8003e1e:	e7fe      	b.n	8003e1e <xQueueGiveFromISR+0x46>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d103      	bne.n	8003e30 <xQueueGiveFromISR+0x58>
 8003e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d101      	bne.n	8003e34 <xQueueGiveFromISR+0x5c>
 8003e30:	2301      	movs	r3, #1
 8003e32:	e000      	b.n	8003e36 <xQueueGiveFromISR+0x5e>
 8003e34:	2300      	movs	r3, #0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d10a      	bne.n	8003e50 <xQueueGiveFromISR+0x78>
        __asm volatile
 8003e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e3e:	f383 8811 	msr	BASEPRI, r3
 8003e42:	f3bf 8f6f 	isb	sy
 8003e46:	f3bf 8f4f 	dsb	sy
 8003e4a:	61bb      	str	r3, [r7, #24]
    }
 8003e4c:	bf00      	nop
 8003e4e:	e7fe      	b.n	8003e4e <xQueueGiveFromISR+0x76>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003e50:	f002 f90c 	bl	800606c <vPortValidateInterruptPriority>
        __asm volatile
 8003e54:	f3ef 8211 	mrs	r2, BASEPRI
 8003e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e5c:	f383 8811 	msr	BASEPRI, r3
 8003e60:	f3bf 8f6f 	isb	sy
 8003e64:	f3bf 8f4f 	dsb	sy
 8003e68:	617a      	str	r2, [r7, #20]
 8003e6a:	613b      	str	r3, [r7, #16]
        return ulOriginalBASEPRI;
 8003e6c:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e74:	62bb      	str	r3, [r7, #40]	; 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8003e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d23a      	bcs.n	8003ef6 <xQueueGiveFromISR+0x11e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8003e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e8c:	1c5a      	adds	r2, r3, #1
 8003e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e90:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8003e92:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003e96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e9a:	d112      	bne.n	8003ec2 <xQueueGiveFromISR+0xea>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d025      	beq.n	8003ef0 <xQueueGiveFromISR+0x118>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea6:	3324      	adds	r3, #36	; 0x24
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f000 ff8d 	bl	8004dc8 <xTaskRemoveFromEventList>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d01d      	beq.n	8003ef0 <xQueueGiveFromISR+0x118>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d01a      	beq.n	8003ef0 <xQueueGiveFromISR+0x118>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	601a      	str	r2, [r3, #0]
 8003ec0:	e016      	b.n	8003ef0 <xQueueGiveFromISR+0x118>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8003ec2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003ec6:	2b7f      	cmp	r3, #127	; 0x7f
 8003ec8:	d10a      	bne.n	8003ee0 <xQueueGiveFromISR+0x108>
        __asm volatile
 8003eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ece:	f383 8811 	msr	BASEPRI, r3
 8003ed2:	f3bf 8f6f 	isb	sy
 8003ed6:	f3bf 8f4f 	dsb	sy
 8003eda:	60fb      	str	r3, [r7, #12]
    }
 8003edc:	bf00      	nop
 8003ede:	e7fe      	b.n	8003ede <xQueueGiveFromISR+0x106>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003ee0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	b25a      	sxtb	r2, r3
 8003eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	637b      	str	r3, [r7, #52]	; 0x34
 8003ef4:	e001      	b.n	8003efa <xQueueGiveFromISR+0x122>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	637b      	str	r3, [r7, #52]	; 0x34
 8003efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003efc:	60bb      	str	r3, [r7, #8]
        __asm volatile
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	f383 8811 	msr	BASEPRI, r3
    }
 8003f04:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3738      	adds	r7, #56	; 0x38
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b08c      	sub	sp, #48	; 0x30
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	60f8      	str	r0, [r7, #12]
 8003f18:	60b9      	str	r1, [r7, #8]
 8003f1a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10a      	bne.n	8003f40 <xQueueReceive+0x30>
        __asm volatile
 8003f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f2e:	f383 8811 	msr	BASEPRI, r3
 8003f32:	f3bf 8f6f 	isb	sy
 8003f36:	f3bf 8f4f 	dsb	sy
 8003f3a:	623b      	str	r3, [r7, #32]
    }
 8003f3c:	bf00      	nop
 8003f3e:	e7fe      	b.n	8003f3e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d103      	bne.n	8003f4e <xQueueReceive+0x3e>
 8003f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <xQueueReceive+0x42>
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e000      	b.n	8003f54 <xQueueReceive+0x44>
 8003f52:	2300      	movs	r3, #0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d10a      	bne.n	8003f6e <xQueueReceive+0x5e>
        __asm volatile
 8003f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f5c:	f383 8811 	msr	BASEPRI, r3
 8003f60:	f3bf 8f6f 	isb	sy
 8003f64:	f3bf 8f4f 	dsb	sy
 8003f68:	61fb      	str	r3, [r7, #28]
    }
 8003f6a:	bf00      	nop
 8003f6c:	e7fe      	b.n	8003f6c <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f6e:	f001 f8c7 	bl	8005100 <xTaskGetSchedulerState>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d102      	bne.n	8003f7e <xQueueReceive+0x6e>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d101      	bne.n	8003f82 <xQueueReceive+0x72>
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e000      	b.n	8003f84 <xQueueReceive+0x74>
 8003f82:	2300      	movs	r3, #0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d10a      	bne.n	8003f9e <xQueueReceive+0x8e>
        __asm volatile
 8003f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f8c:	f383 8811 	msr	BASEPRI, r3
 8003f90:	f3bf 8f6f 	isb	sy
 8003f94:	f3bf 8f4f 	dsb	sy
 8003f98:	61bb      	str	r3, [r7, #24]
    }
 8003f9a:	bf00      	nop
 8003f9c:	e7fe      	b.n	8003f9c <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003f9e:	f001 ff81 	bl	8005ea4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fa6:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d01f      	beq.n	8003fee <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003fae:	68b9      	ldr	r1, [r7, #8]
 8003fb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003fb2:	f000 fa1b 	bl	80043ec <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb8:	1e5a      	subs	r2, r3, #1
 8003fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fbc:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc0:	691b      	ldr	r3, [r3, #16]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00f      	beq.n	8003fe6 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc8:	3310      	adds	r3, #16
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f000 fefc 	bl	8004dc8 <xTaskRemoveFromEventList>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d007      	beq.n	8003fe6 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003fd6:	4b3d      	ldr	r3, [pc, #244]	; (80040cc <xQueueReceive+0x1bc>)
 8003fd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fdc:	601a      	str	r2, [r3, #0]
 8003fde:	f3bf 8f4f 	dsb	sy
 8003fe2:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003fe6:	f001 ff8d 	bl	8005f04 <vPortExitCritical>
                return pdPASS;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e069      	b.n	80040c2 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d103      	bne.n	8003ffc <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003ff4:	f001 ff86 	bl	8005f04 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	e062      	b.n	80040c2 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d106      	bne.n	8004010 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004002:	f107 0310 	add.w	r3, r7, #16
 8004006:	4618      	mov	r0, r3
 8004008:	f000 ff40 	bl	8004e8c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800400c:	2301      	movs	r3, #1
 800400e:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004010:	f001 ff78 	bl	8005f04 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004014:	f000 fcba 	bl	800498c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004018:	f001 ff44 	bl	8005ea4 <vPortEnterCritical>
 800401c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800401e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004022:	b25b      	sxtb	r3, r3
 8004024:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004028:	d103      	bne.n	8004032 <xQueueReceive+0x122>
 800402a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004034:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004038:	b25b      	sxtb	r3, r3
 800403a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800403e:	d103      	bne.n	8004048 <xQueueReceive+0x138>
 8004040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004042:	2200      	movs	r2, #0
 8004044:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004048:	f001 ff5c 	bl	8005f04 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800404c:	1d3a      	adds	r2, r7, #4
 800404e:	f107 0310 	add.w	r3, r7, #16
 8004052:	4611      	mov	r1, r2
 8004054:	4618      	mov	r0, r3
 8004056:	f000 ff2f 	bl	8004eb8 <xTaskCheckForTimeOut>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d123      	bne.n	80040a8 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004060:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004062:	f000 fa3b 	bl	80044dc <prvIsQueueEmpty>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d017      	beq.n	800409c <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800406c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800406e:	3324      	adds	r3, #36	; 0x24
 8004070:	687a      	ldr	r2, [r7, #4]
 8004072:	4611      	mov	r1, r2
 8004074:	4618      	mov	r0, r3
 8004076:	f000 fe57 	bl	8004d28 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800407a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800407c:	f000 f9dc 	bl	8004438 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8004080:	f000 fc92 	bl	80049a8 <xTaskResumeAll>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d189      	bne.n	8003f9e <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 800408a:	4b10      	ldr	r3, [pc, #64]	; (80040cc <xQueueReceive+0x1bc>)
 800408c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004090:	601a      	str	r2, [r3, #0]
 8004092:	f3bf 8f4f 	dsb	sy
 8004096:	f3bf 8f6f 	isb	sy
 800409a:	e780      	b.n	8003f9e <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800409c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800409e:	f000 f9cb 	bl	8004438 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80040a2:	f000 fc81 	bl	80049a8 <xTaskResumeAll>
 80040a6:	e77a      	b.n	8003f9e <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80040a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040aa:	f000 f9c5 	bl	8004438 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80040ae:	f000 fc7b 	bl	80049a8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80040b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80040b4:	f000 fa12 	bl	80044dc <prvIsQueueEmpty>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	f43f af6f 	beq.w	8003f9e <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80040c0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3730      	adds	r7, #48	; 0x30
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	e000ed04 	.word	0xe000ed04

080040d0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b08e      	sub	sp, #56	; 0x38
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 80040da:	2300      	movs	r3, #0
 80040dc:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	62fb      	str	r3, [r7, #44]	; 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 80040e2:	2300      	movs	r3, #0
 80040e4:	633b      	str	r3, [r7, #48]	; 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80040e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d10a      	bne.n	8004102 <xQueueSemaphoreTake+0x32>
        __asm volatile
 80040ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040f0:	f383 8811 	msr	BASEPRI, r3
 80040f4:	f3bf 8f6f 	isb	sy
 80040f8:	f3bf 8f4f 	dsb	sy
 80040fc:	623b      	str	r3, [r7, #32]
    }
 80040fe:	bf00      	nop
 8004100:	e7fe      	b.n	8004100 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8004102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00a      	beq.n	8004120 <xQueueSemaphoreTake+0x50>
        __asm volatile
 800410a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800410e:	f383 8811 	msr	BASEPRI, r3
 8004112:	f3bf 8f6f 	isb	sy
 8004116:	f3bf 8f4f 	dsb	sy
 800411a:	61fb      	str	r3, [r7, #28]
    }
 800411c:	bf00      	nop
 800411e:	e7fe      	b.n	800411e <xQueueSemaphoreTake+0x4e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004120:	f000 ffee 	bl	8005100 <xTaskGetSchedulerState>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d102      	bne.n	8004130 <xQueueSemaphoreTake+0x60>
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d101      	bne.n	8004134 <xQueueSemaphoreTake+0x64>
 8004130:	2301      	movs	r3, #1
 8004132:	e000      	b.n	8004136 <xQueueSemaphoreTake+0x66>
 8004134:	2300      	movs	r3, #0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d10a      	bne.n	8004150 <xQueueSemaphoreTake+0x80>
        __asm volatile
 800413a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800413e:	f383 8811 	msr	BASEPRI, r3
 8004142:	f3bf 8f6f 	isb	sy
 8004146:	f3bf 8f4f 	dsb	sy
 800414a:	61bb      	str	r3, [r7, #24]
    }
 800414c:	bf00      	nop
 800414e:	e7fe      	b.n	800414e <xQueueSemaphoreTake+0x7e>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004150:	f001 fea8 	bl	8005ea4 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004158:	62bb      	str	r3, [r7, #40]	; 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800415a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800415c:	2b00      	cmp	r3, #0
 800415e:	d024      	beq.n	80041aa <xQueueSemaphoreTake+0xda>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004162:	1e5a      	subs	r2, r3, #1
 8004164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004166:	639a      	str	r2, [r3, #56]	; 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d104      	bne.n	800417a <xQueueSemaphoreTake+0xaa>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004170:	f001 f962 	bl	8005438 <pvTaskIncrementMutexHeldCount>
 8004174:	4602      	mov	r2, r0
 8004176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004178:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800417a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00f      	beq.n	80041a2 <xQueueSemaphoreTake+0xd2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004184:	3310      	adds	r3, #16
 8004186:	4618      	mov	r0, r3
 8004188:	f000 fe1e 	bl	8004dc8 <xTaskRemoveFromEventList>
 800418c:	4603      	mov	r3, r0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d007      	beq.n	80041a2 <xQueueSemaphoreTake+0xd2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004192:	4b54      	ldr	r3, [pc, #336]	; (80042e4 <xQueueSemaphoreTake+0x214>)
 8004194:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004198:	601a      	str	r2, [r3, #0]
 800419a:	f3bf 8f4f 	dsb	sy
 800419e:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80041a2:	f001 feaf 	bl	8005f04 <vPortExitCritical>
                return pdPASS;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e097      	b.n	80042da <xQueueSemaphoreTake+0x20a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d111      	bne.n	80041d4 <xQueueSemaphoreTake+0x104>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 80041b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00a      	beq.n	80041cc <xQueueSemaphoreTake+0xfc>
        __asm volatile
 80041b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ba:	f383 8811 	msr	BASEPRI, r3
 80041be:	f3bf 8f6f 	isb	sy
 80041c2:	f3bf 8f4f 	dsb	sy
 80041c6:	617b      	str	r3, [r7, #20]
    }
 80041c8:	bf00      	nop
 80041ca:	e7fe      	b.n	80041ca <xQueueSemaphoreTake+0xfa>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 80041cc:	f001 fe9a 	bl	8005f04 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80041d0:	2300      	movs	r3, #0
 80041d2:	e082      	b.n	80042da <xQueueSemaphoreTake+0x20a>
                }
                else if( xEntryTimeSet == pdFALSE )
 80041d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d106      	bne.n	80041e8 <xQueueSemaphoreTake+0x118>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80041da:	f107 030c 	add.w	r3, r7, #12
 80041de:	4618      	mov	r0, r3
 80041e0:	f000 fe54 	bl	8004e8c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80041e4:	2301      	movs	r3, #1
 80041e6:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80041e8:	f001 fe8c 	bl	8005f04 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80041ec:	f000 fbce 	bl	800498c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80041f0:	f001 fe58 	bl	8005ea4 <vPortEnterCritical>
 80041f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80041fa:	b25b      	sxtb	r3, r3
 80041fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004200:	d103      	bne.n	800420a <xQueueSemaphoreTake+0x13a>
 8004202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004204:	2200      	movs	r2, #0
 8004206:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800420a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800420c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004210:	b25b      	sxtb	r3, r3
 8004212:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004216:	d103      	bne.n	8004220 <xQueueSemaphoreTake+0x150>
 8004218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800421a:	2200      	movs	r2, #0
 800421c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004220:	f001 fe70 	bl	8005f04 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004224:	463a      	mov	r2, r7
 8004226:	f107 030c 	add.w	r3, r7, #12
 800422a:	4611      	mov	r1, r2
 800422c:	4618      	mov	r0, r3
 800422e:	f000 fe43 	bl	8004eb8 <xTaskCheckForTimeOut>
 8004232:	4603      	mov	r3, r0
 8004234:	2b00      	cmp	r3, #0
 8004236:	d132      	bne.n	800429e <xQueueSemaphoreTake+0x1ce>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004238:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800423a:	f000 f94f 	bl	80044dc <prvIsQueueEmpty>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d026      	beq.n	8004292 <xQueueSemaphoreTake+0x1c2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d109      	bne.n	8004260 <xQueueSemaphoreTake+0x190>
                        {
                            taskENTER_CRITICAL();
 800424c:	f001 fe2a 	bl	8005ea4 <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	4618      	mov	r0, r3
 8004256:	f000 ff71 	bl	800513c <xTaskPriorityInherit>
 800425a:	6338      	str	r0, [r7, #48]	; 0x30
                            }
                            taskEXIT_CRITICAL();
 800425c:	f001 fe52 	bl	8005f04 <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004262:	3324      	adds	r3, #36	; 0x24
 8004264:	683a      	ldr	r2, [r7, #0]
 8004266:	4611      	mov	r1, r2
 8004268:	4618      	mov	r0, r3
 800426a:	f000 fd5d 	bl	8004d28 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800426e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004270:	f000 f8e2 	bl	8004438 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8004274:	f000 fb98 	bl	80049a8 <xTaskResumeAll>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	f47f af68 	bne.w	8004150 <xQueueSemaphoreTake+0x80>
                {
                    portYIELD_WITHIN_API();
 8004280:	4b18      	ldr	r3, [pc, #96]	; (80042e4 <xQueueSemaphoreTake+0x214>)
 8004282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	f3bf 8f4f 	dsb	sy
 800428c:	f3bf 8f6f 	isb	sy
 8004290:	e75e      	b.n	8004150 <xQueueSemaphoreTake+0x80>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8004292:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004294:	f000 f8d0 	bl	8004438 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004298:	f000 fb86 	bl	80049a8 <xTaskResumeAll>
 800429c:	e758      	b.n	8004150 <xQueueSemaphoreTake+0x80>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 800429e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80042a0:	f000 f8ca 	bl	8004438 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80042a4:	f000 fb80 	bl	80049a8 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80042a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80042aa:	f000 f917 	bl	80044dc <prvIsQueueEmpty>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	f43f af4d 	beq.w	8004150 <xQueueSemaphoreTake+0x80>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 80042b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00d      	beq.n	80042d8 <xQueueSemaphoreTake+0x208>
                        {
                            taskENTER_CRITICAL();
 80042bc:	f001 fdf2 	bl	8005ea4 <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80042c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80042c2:	f000 f811 	bl	80042e8 <prvGetDisinheritPriorityAfterTimeout>
 80042c6:	6278      	str	r0, [r7, #36]	; 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80042c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80042ce:	4618      	mov	r0, r3
 80042d0:	f001 f824 	bl	800531c <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 80042d4:	f001 fe16 	bl	8005f04 <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80042d8:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3738      	adds	r7, #56	; 0x38
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	e000ed04 	.word	0xe000ed04

080042e8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d006      	beq.n	8004306 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f1c3 0305 	rsb	r3, r3, #5
 8004302:	60fb      	str	r3, [r7, #12]
 8004304:	e001      	b.n	800430a <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004306:	2300      	movs	r3, #0
 8004308:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 800430a:	68fb      	ldr	r3, [r7, #12]
    }
 800430c:	4618      	mov	r0, r3
 800430e:	3714      	adds	r7, #20
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b086      	sub	sp, #24
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8004324:	2300      	movs	r3, #0
 8004326:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800432c:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10d      	bne.n	8004352 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d14d      	bne.n	80043da <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	4618      	mov	r0, r3
 8004344:	f000 ff70 	bl	8005228 <xTaskPriorityDisinherit>
 8004348:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	609a      	str	r2, [r3, #8]
 8004350:	e043      	b.n	80043da <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d119      	bne.n	800438c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6858      	ldr	r0, [r3, #4]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004360:	461a      	mov	r2, r3
 8004362:	68b9      	ldr	r1, [r7, #8]
 8004364:	f002 f8ea 	bl	800653c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	685a      	ldr	r2, [r3, #4]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004370:	441a      	add	r2, r3
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	685a      	ldr	r2, [r3, #4]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	429a      	cmp	r2, r3
 8004380:	d32b      	bcc.n	80043da <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	605a      	str	r2, [r3, #4]
 800438a:	e026      	b.n	80043da <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	68d8      	ldr	r0, [r3, #12]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004394:	461a      	mov	r2, r3
 8004396:	68b9      	ldr	r1, [r7, #8]
 8004398:	f002 f8d0 	bl	800653c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	68da      	ldr	r2, [r3, #12]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a4:	425b      	negs	r3, r3
 80043a6:	441a      	add	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	68da      	ldr	r2, [r3, #12]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d207      	bcs.n	80043c8 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	689a      	ldr	r2, [r3, #8]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c0:	425b      	negs	r3, r3
 80043c2:	441a      	add	r2, r3
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d105      	bne.n	80043da <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d002      	beq.n	80043da <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	3b01      	subs	r3, #1
 80043d8:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1c5a      	adds	r2, r3, #1
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 80043e2:	697b      	ldr	r3, [r7, #20]
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3718      	adds	r7, #24
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d018      	beq.n	8004430 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	68da      	ldr	r2, [r3, #12]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004406:	441a      	add	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68da      	ldr	r2, [r3, #12]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	429a      	cmp	r2, r3
 8004416:	d303      	bcc.n	8004420 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68d9      	ldr	r1, [r3, #12]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004428:	461a      	mov	r2, r3
 800442a:	6838      	ldr	r0, [r7, #0]
 800442c:	f002 f886 	bl	800653c <memcpy>
    }
}
 8004430:	bf00      	nop
 8004432:	3708      	adds	r7, #8
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8004440:	f001 fd30 	bl	8005ea4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800444a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800444c:	e011      	b.n	8004472 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004452:	2b00      	cmp	r3, #0
 8004454:	d012      	beq.n	800447c <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	3324      	adds	r3, #36	; 0x24
 800445a:	4618      	mov	r0, r3
 800445c:	f000 fcb4 	bl	8004dc8 <xTaskRemoveFromEventList>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d001      	beq.n	800446a <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8004466:	f000 fd8d 	bl	8004f84 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800446a:	7bfb      	ldrb	r3, [r7, #15]
 800446c:	3b01      	subs	r3, #1
 800446e:	b2db      	uxtb	r3, r3
 8004470:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004476:	2b00      	cmp	r3, #0
 8004478:	dce9      	bgt.n	800444e <prvUnlockQueue+0x16>
 800447a:	e000      	b.n	800447e <prvUnlockQueue+0x46>
                        break;
 800447c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	22ff      	movs	r2, #255	; 0xff
 8004482:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8004486:	f001 fd3d 	bl	8005f04 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800448a:	f001 fd0b 	bl	8005ea4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004494:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004496:	e011      	b.n	80044bc <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d012      	beq.n	80044c6 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3310      	adds	r3, #16
 80044a4:	4618      	mov	r0, r3
 80044a6:	f000 fc8f 	bl	8004dc8 <xTaskRemoveFromEventList>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d001      	beq.n	80044b4 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80044b0:	f000 fd68 	bl	8004f84 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80044b4:	7bbb      	ldrb	r3, [r7, #14]
 80044b6:	3b01      	subs	r3, #1
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80044bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	dce9      	bgt.n	8004498 <prvUnlockQueue+0x60>
 80044c4:	e000      	b.n	80044c8 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80044c6:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	22ff      	movs	r2, #255	; 0xff
 80044cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 80044d0:	f001 fd18 	bl	8005f04 <vPortExitCritical>
}
 80044d4:	bf00      	nop
 80044d6:	3710      	adds	r7, #16
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80044e4:	f001 fcde 	bl	8005ea4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d102      	bne.n	80044f6 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80044f0:	2301      	movs	r3, #1
 80044f2:	60fb      	str	r3, [r7, #12]
 80044f4:	e001      	b.n	80044fa <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80044f6:	2300      	movs	r3, #0
 80044f8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80044fa:	f001 fd03 	bl	8005f04 <vPortExitCritical>

    return xReturn;
 80044fe:	68fb      	ldr	r3, [r7, #12]
}
 8004500:	4618      	mov	r0, r3
 8004502:	3710      	adds	r7, #16
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004510:	f001 fcc8 	bl	8005ea4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800451c:	429a      	cmp	r2, r3
 800451e:	d102      	bne.n	8004526 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8004520:	2301      	movs	r3, #1
 8004522:	60fb      	str	r3, [r7, #12]
 8004524:	e001      	b.n	800452a <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8004526:	2300      	movs	r3, #0
 8004528:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800452a:	f001 fceb 	bl	8005f04 <vPortExitCritical>

    return xReturn;
 800452e:	68fb      	ldr	r3, [r7, #12]
}
 8004530:	4618      	mov	r0, r3
 8004532:	3710      	adds	r7, #16
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004542:	2300      	movs	r3, #0
 8004544:	60fb      	str	r3, [r7, #12]
 8004546:	e014      	b.n	8004572 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004548:	4a0f      	ldr	r2, [pc, #60]	; (8004588 <vQueueAddToRegistry+0x50>)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d10b      	bne.n	800456c <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004554:	490c      	ldr	r1, [pc, #48]	; (8004588 <vQueueAddToRegistry+0x50>)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	683a      	ldr	r2, [r7, #0]
 800455a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 800455e:	4a0a      	ldr	r2, [pc, #40]	; (8004588 <vQueueAddToRegistry+0x50>)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	00db      	lsls	r3, r3, #3
 8004564:	4413      	add	r3, r2
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 800456a:	e006      	b.n	800457a <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	3301      	adds	r3, #1
 8004570:	60fb      	str	r3, [r7, #12]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2b07      	cmp	r3, #7
 8004576:	d9e7      	bls.n	8004548 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8004578:	bf00      	nop
 800457a:	bf00      	nop
 800457c:	3714      	adds	r7, #20
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop
 8004588:	20000224 	.word	0x20000224

0800458c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800459c:	f001 fc82 	bl	8005ea4 <vPortEnterCritical>
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045a6:	b25b      	sxtb	r3, r3
 80045a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045ac:	d103      	bne.n	80045b6 <vQueueWaitForMessageRestricted+0x2a>
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80045bc:	b25b      	sxtb	r3, r3
 80045be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045c2:	d103      	bne.n	80045cc <vQueueWaitForMessageRestricted+0x40>
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045cc:	f001 fc9a 	bl	8005f04 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d106      	bne.n	80045e6 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	3324      	adds	r3, #36	; 0x24
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	68b9      	ldr	r1, [r7, #8]
 80045e0:	4618      	mov	r0, r3
 80045e2:	f000 fbc5 	bl	8004d70 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80045e6:	6978      	ldr	r0, [r7, #20]
 80045e8:	f7ff ff26 	bl	8004438 <prvUnlockQueue>
    }
 80045ec:	bf00      	nop
 80045ee:	3718      	adds	r7, #24
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b08c      	sub	sp, #48	; 0x30
 80045f8:	af04      	add	r7, sp, #16
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	603b      	str	r3, [r7, #0]
 8004600:	4613      	mov	r3, r2
 8004602:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004604:	88fb      	ldrh	r3, [r7, #6]
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	4618      	mov	r0, r3
 800460a:	f001 fd6f 	bl	80060ec <pvPortMalloc>
 800460e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00e      	beq.n	8004634 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004616:	2058      	movs	r0, #88	; 0x58
 8004618:	f001 fd68 	bl	80060ec <pvPortMalloc>
 800461c:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d003      	beq.n	800462c <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	631a      	str	r2, [r3, #48]	; 0x30
 800462a:	e005      	b.n	8004638 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800462c:	6978      	ldr	r0, [r7, #20]
 800462e:	f001 fe3d 	bl	80062ac <vPortFree>
 8004632:	e001      	b.n	8004638 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8004634:	2300      	movs	r3, #0
 8004636:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d013      	beq.n	8004666 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800463e:	88fa      	ldrh	r2, [r7, #6]
 8004640:	2300      	movs	r3, #0
 8004642:	9303      	str	r3, [sp, #12]
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	9302      	str	r3, [sp, #8]
 8004648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800464a:	9301      	str	r3, [sp, #4]
 800464c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800464e:	9300      	str	r3, [sp, #0]
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	68b9      	ldr	r1, [r7, #8]
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f000 f80e 	bl	8004676 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800465a:	69f8      	ldr	r0, [r7, #28]
 800465c:	f000 f8a2 	bl	80047a4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004660:	2301      	movs	r3, #1
 8004662:	61bb      	str	r3, [r7, #24]
 8004664:	e002      	b.n	800466c <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004666:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800466a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800466c:	69bb      	ldr	r3, [r7, #24]
    }
 800466e:	4618      	mov	r0, r3
 8004670:	3720      	adds	r7, #32
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b088      	sub	sp, #32
 800467a:	af00      	add	r7, sp, #0
 800467c:	60f8      	str	r0, [r7, #12]
 800467e:	60b9      	str	r1, [r7, #8]
 8004680:	607a      	str	r2, [r7, #4]
 8004682:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004686:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	461a      	mov	r2, r3
 800468e:	21a5      	movs	r1, #165	; 0xa5
 8004690:	f001 ff62 	bl	8006558 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004696:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800469e:	3b01      	subs	r3, #1
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	4413      	add	r3, r2
 80046a4:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	f023 0307 	bic.w	r3, r3, #7
 80046ac:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d00a      	beq.n	80046ce <prvInitialiseNewTask+0x58>
        __asm volatile
 80046b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046bc:	f383 8811 	msr	BASEPRI, r3
 80046c0:	f3bf 8f6f 	isb	sy
 80046c4:	f3bf 8f4f 	dsb	sy
 80046c8:	617b      	str	r3, [r7, #20]
    }
 80046ca:	bf00      	nop
 80046cc:	e7fe      	b.n	80046cc <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d01f      	beq.n	8004714 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80046d4:	2300      	movs	r3, #0
 80046d6:	61fb      	str	r3, [r7, #28]
 80046d8:	e012      	b.n	8004700 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80046da:	68ba      	ldr	r2, [r7, #8]
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	4413      	add	r3, r2
 80046e0:	7819      	ldrb	r1, [r3, #0]
 80046e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	4413      	add	r3, r2
 80046e8:	3334      	adds	r3, #52	; 0x34
 80046ea:	460a      	mov	r2, r1
 80046ec:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80046ee:	68ba      	ldr	r2, [r7, #8]
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	4413      	add	r3, r2
 80046f4:	781b      	ldrb	r3, [r3, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d006      	beq.n	8004708 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	3301      	adds	r3, #1
 80046fe:	61fb      	str	r3, [r7, #28]
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	2b09      	cmp	r3, #9
 8004704:	d9e9      	bls.n	80046da <prvInitialiseNewTask+0x64>
 8004706:	e000      	b.n	800470a <prvInitialiseNewTask+0x94>
            {
                break;
 8004708:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800470a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470c:	2200      	movs	r2, #0
 800470e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004712:	e003      	b.n	800471c <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004716:	2200      	movs	r2, #0
 8004718:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800471c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800471e:	2b04      	cmp	r3, #4
 8004720:	d901      	bls.n	8004726 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004722:	2304      	movs	r3, #4
 8004724:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004728:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800472a:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800472c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800472e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004730:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8004732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004734:	2200      	movs	r2, #0
 8004736:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800473a:	3304      	adds	r3, #4
 800473c:	4618      	mov	r0, r3
 800473e:	f7fe fff1 	bl	8003724 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004744:	3318      	adds	r3, #24
 8004746:	4618      	mov	r0, r3
 8004748:	f7fe ffec 	bl	8003724 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800474c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800474e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004750:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004754:	f1c3 0205 	rsb	r2, r3, #5
 8004758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800475a:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800475c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800475e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004760:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8004762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004764:	3350      	adds	r3, #80	; 0x50
 8004766:	2204      	movs	r2, #4
 8004768:	2100      	movs	r1, #0
 800476a:	4618      	mov	r0, r3
 800476c:	f001 fef4 	bl	8006558 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8004770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004772:	3354      	adds	r3, #84	; 0x54
 8004774:	2201      	movs	r2, #1
 8004776:	2100      	movs	r1, #0
 8004778:	4618      	mov	r0, r3
 800477a:	f001 feed 	bl	8006558 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800477e:	683a      	ldr	r2, [r7, #0]
 8004780:	68f9      	ldr	r1, [r7, #12]
 8004782:	69b8      	ldr	r0, [r7, #24]
 8004784:	f001 f9e4 	bl	8005b50 <pxPortInitialiseStack>
 8004788:	4602      	mov	r2, r0
 800478a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800478c:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800478e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004790:	2b00      	cmp	r3, #0
 8004792:	d002      	beq.n	800479a <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004796:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004798:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800479a:	bf00      	nop
 800479c:	3720      	adds	r7, #32
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
	...

080047a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80047ac:	f001 fb7a 	bl	8005ea4 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80047b0:	4b2c      	ldr	r3, [pc, #176]	; (8004864 <prvAddNewTaskToReadyList+0xc0>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	3301      	adds	r3, #1
 80047b6:	4a2b      	ldr	r2, [pc, #172]	; (8004864 <prvAddNewTaskToReadyList+0xc0>)
 80047b8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80047ba:	4b2b      	ldr	r3, [pc, #172]	; (8004868 <prvAddNewTaskToReadyList+0xc4>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d109      	bne.n	80047d6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80047c2:	4a29      	ldr	r2, [pc, #164]	; (8004868 <prvAddNewTaskToReadyList+0xc4>)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80047c8:	4b26      	ldr	r3, [pc, #152]	; (8004864 <prvAddNewTaskToReadyList+0xc0>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d110      	bne.n	80047f2 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80047d0:	f000 fbfc 	bl	8004fcc <prvInitialiseTaskLists>
 80047d4:	e00d      	b.n	80047f2 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80047d6:	4b25      	ldr	r3, [pc, #148]	; (800486c <prvAddNewTaskToReadyList+0xc8>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d109      	bne.n	80047f2 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80047de:	4b22      	ldr	r3, [pc, #136]	; (8004868 <prvAddNewTaskToReadyList+0xc4>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d802      	bhi.n	80047f2 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80047ec:	4a1e      	ldr	r2, [pc, #120]	; (8004868 <prvAddNewTaskToReadyList+0xc4>)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80047f2:	4b1f      	ldr	r3, [pc, #124]	; (8004870 <prvAddNewTaskToReadyList+0xcc>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	3301      	adds	r3, #1
 80047f8:	4a1d      	ldr	r2, [pc, #116]	; (8004870 <prvAddNewTaskToReadyList+0xcc>)
 80047fa:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80047fc:	4b1c      	ldr	r3, [pc, #112]	; (8004870 <prvAddNewTaskToReadyList+0xcc>)
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004808:	2201      	movs	r2, #1
 800480a:	409a      	lsls	r2, r3
 800480c:	4b19      	ldr	r3, [pc, #100]	; (8004874 <prvAddNewTaskToReadyList+0xd0>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4313      	orrs	r3, r2
 8004812:	4a18      	ldr	r2, [pc, #96]	; (8004874 <prvAddNewTaskToReadyList+0xd0>)
 8004814:	6013      	str	r3, [r2, #0]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800481a:	4613      	mov	r3, r2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	4413      	add	r3, r2
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	4a15      	ldr	r2, [pc, #84]	; (8004878 <prvAddNewTaskToReadyList+0xd4>)
 8004824:	441a      	add	r2, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	3304      	adds	r3, #4
 800482a:	4619      	mov	r1, r3
 800482c:	4610      	mov	r0, r2
 800482e:	f7fe ff86 	bl	800373e <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8004832:	f001 fb67 	bl	8005f04 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8004836:	4b0d      	ldr	r3, [pc, #52]	; (800486c <prvAddNewTaskToReadyList+0xc8>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00e      	beq.n	800485c <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800483e:	4b0a      	ldr	r3, [pc, #40]	; (8004868 <prvAddNewTaskToReadyList+0xc4>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004848:	429a      	cmp	r2, r3
 800484a:	d207      	bcs.n	800485c <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 800484c:	4b0b      	ldr	r3, [pc, #44]	; (800487c <prvAddNewTaskToReadyList+0xd8>)
 800484e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004852:	601a      	str	r2, [r3, #0]
 8004854:	f3bf 8f4f 	dsb	sy
 8004858:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800485c:	bf00      	nop
 800485e:	3708      	adds	r7, #8
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}
 8004864:	2000033c 	.word	0x2000033c
 8004868:	20000264 	.word	0x20000264
 800486c:	20000348 	.word	0x20000348
 8004870:	20000358 	.word	0x20000358
 8004874:	20000344 	.word	0x20000344
 8004878:	20000268 	.word	0x20000268
 800487c:	e000ed04 	.word	0xe000ed04

08004880 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8004888:	2300      	movs	r3, #0
 800488a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d017      	beq.n	80048c2 <vTaskDelay+0x42>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8004892:	4b13      	ldr	r3, [pc, #76]	; (80048e0 <vTaskDelay+0x60>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00a      	beq.n	80048b0 <vTaskDelay+0x30>
        __asm volatile
 800489a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800489e:	f383 8811 	msr	BASEPRI, r3
 80048a2:	f3bf 8f6f 	isb	sy
 80048a6:	f3bf 8f4f 	dsb	sy
 80048aa:	60bb      	str	r3, [r7, #8]
    }
 80048ac:	bf00      	nop
 80048ae:	e7fe      	b.n	80048ae <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80048b0:	f000 f86c 	bl	800498c <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80048b4:	2100      	movs	r1, #0
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 fdd2 	bl	8005460 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80048bc:	f000 f874 	bl	80049a8 <xTaskResumeAll>
 80048c0:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d107      	bne.n	80048d8 <vTaskDelay+0x58>
        {
            portYIELD_WITHIN_API();
 80048c8:	4b06      	ldr	r3, [pc, #24]	; (80048e4 <vTaskDelay+0x64>)
 80048ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048ce:	601a      	str	r2, [r3, #0]
 80048d0:	f3bf 8f4f 	dsb	sy
 80048d4:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80048d8:	bf00      	nop
 80048da:	3710      	adds	r7, #16
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	20000364 	.word	0x20000364
 80048e4:	e000ed04 	.word	0xe000ed04

080048e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80048ee:	4b20      	ldr	r3, [pc, #128]	; (8004970 <vTaskStartScheduler+0x88>)
 80048f0:	9301      	str	r3, [sp, #4]
 80048f2:	2300      	movs	r3, #0
 80048f4:	9300      	str	r3, [sp, #0]
 80048f6:	2300      	movs	r3, #0
 80048f8:	2282      	movs	r2, #130	; 0x82
 80048fa:	491e      	ldr	r1, [pc, #120]	; (8004974 <vTaskStartScheduler+0x8c>)
 80048fc:	481e      	ldr	r0, [pc, #120]	; (8004978 <vTaskStartScheduler+0x90>)
 80048fe:	f7ff fe79 	bl	80045f4 <xTaskCreate>
 8004902:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d102      	bne.n	8004910 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 800490a:	f000 fe0f 	bl	800552c <xTimerCreateTimerTask>
 800490e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2b01      	cmp	r3, #1
 8004914:	d116      	bne.n	8004944 <vTaskStartScheduler+0x5c>
        __asm volatile
 8004916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800491a:	f383 8811 	msr	BASEPRI, r3
 800491e:	f3bf 8f6f 	isb	sy
 8004922:	f3bf 8f4f 	dsb	sy
 8004926:	60bb      	str	r3, [r7, #8]
    }
 8004928:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800492a:	4b14      	ldr	r3, [pc, #80]	; (800497c <vTaskStartScheduler+0x94>)
 800492c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004930:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8004932:	4b13      	ldr	r3, [pc, #76]	; (8004980 <vTaskStartScheduler+0x98>)
 8004934:	2201      	movs	r2, #1
 8004936:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004938:	4b12      	ldr	r3, [pc, #72]	; (8004984 <vTaskStartScheduler+0x9c>)
 800493a:	2200      	movs	r2, #0
 800493c:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800493e:	f001 f991 	bl	8005c64 <xPortStartScheduler>
 8004942:	e00e      	b.n	8004962 <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800494a:	d10a      	bne.n	8004962 <vTaskStartScheduler+0x7a>
        __asm volatile
 800494c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004950:	f383 8811 	msr	BASEPRI, r3
 8004954:	f3bf 8f6f 	isb	sy
 8004958:	f3bf 8f4f 	dsb	sy
 800495c:	607b      	str	r3, [r7, #4]
    }
 800495e:	bf00      	nop
 8004960:	e7fe      	b.n	8004960 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004962:	4b09      	ldr	r3, [pc, #36]	; (8004988 <vTaskStartScheduler+0xa0>)
 8004964:	681b      	ldr	r3, [r3, #0]
}
 8004966:	bf00      	nop
 8004968:	3710      	adds	r7, #16
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	20000360 	.word	0x20000360
 8004974:	08006f3c 	.word	0x08006f3c
 8004978:	08004f9d 	.word	0x08004f9d
 800497c:	2000035c 	.word	0x2000035c
 8004980:	20000348 	.word	0x20000348
 8004984:	20000340 	.word	0x20000340
 8004988:	20000008 	.word	0x20000008

0800498c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800498c:	b480      	push	{r7}
 800498e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8004990:	4b04      	ldr	r3, [pc, #16]	; (80049a4 <vTaskSuspendAll+0x18>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	3301      	adds	r3, #1
 8004996:	4a03      	ldr	r2, [pc, #12]	; (80049a4 <vTaskSuspendAll+0x18>)
 8004998:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800499a:	bf00      	nop
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr
 80049a4:	20000364 	.word	0x20000364

080049a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80049ae:	2300      	movs	r3, #0
 80049b0:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80049b2:	2300      	movs	r3, #0
 80049b4:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80049b6:	4b41      	ldr	r3, [pc, #260]	; (8004abc <xTaskResumeAll+0x114>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d10a      	bne.n	80049d4 <xTaskResumeAll+0x2c>
        __asm volatile
 80049be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049c2:	f383 8811 	msr	BASEPRI, r3
 80049c6:	f3bf 8f6f 	isb	sy
 80049ca:	f3bf 8f4f 	dsb	sy
 80049ce:	603b      	str	r3, [r7, #0]
    }
 80049d0:	bf00      	nop
 80049d2:	e7fe      	b.n	80049d2 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80049d4:	f001 fa66 	bl	8005ea4 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80049d8:	4b38      	ldr	r3, [pc, #224]	; (8004abc <xTaskResumeAll+0x114>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	3b01      	subs	r3, #1
 80049de:	4a37      	ldr	r2, [pc, #220]	; (8004abc <xTaskResumeAll+0x114>)
 80049e0:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80049e2:	4b36      	ldr	r3, [pc, #216]	; (8004abc <xTaskResumeAll+0x114>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d161      	bne.n	8004aae <xTaskResumeAll+0x106>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80049ea:	4b35      	ldr	r3, [pc, #212]	; (8004ac0 <xTaskResumeAll+0x118>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d05d      	beq.n	8004aae <xTaskResumeAll+0x106>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80049f2:	e02e      	b.n	8004a52 <xTaskResumeAll+0xaa>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049f4:	4b33      	ldr	r3, [pc, #204]	; (8004ac4 <xTaskResumeAll+0x11c>)
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	3318      	adds	r3, #24
 8004a00:	4618      	mov	r0, r3
 8004a02:	f7fe fef9 	bl	80037f8 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	3304      	adds	r3, #4
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7fe fef4 	bl	80037f8 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a14:	2201      	movs	r2, #1
 8004a16:	409a      	lsls	r2, r3
 8004a18:	4b2b      	ldr	r3, [pc, #172]	; (8004ac8 <xTaskResumeAll+0x120>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	4a2a      	ldr	r2, [pc, #168]	; (8004ac8 <xTaskResumeAll+0x120>)
 8004a20:	6013      	str	r3, [r2, #0]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a26:	4613      	mov	r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	4413      	add	r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	4a27      	ldr	r2, [pc, #156]	; (8004acc <xTaskResumeAll+0x124>)
 8004a30:	441a      	add	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	3304      	adds	r3, #4
 8004a36:	4619      	mov	r1, r3
 8004a38:	4610      	mov	r0, r2
 8004a3a:	f7fe fe80 	bl	800373e <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a42:	4b23      	ldr	r3, [pc, #140]	; (8004ad0 <xTaskResumeAll+0x128>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d302      	bcc.n	8004a52 <xTaskResumeAll+0xaa>
                    {
                        xYieldPending = pdTRUE;
 8004a4c:	4b21      	ldr	r3, [pc, #132]	; (8004ad4 <xTaskResumeAll+0x12c>)
 8004a4e:	2201      	movs	r2, #1
 8004a50:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a52:	4b1c      	ldr	r3, [pc, #112]	; (8004ac4 <xTaskResumeAll+0x11c>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d1cc      	bne.n	80049f4 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d001      	beq.n	8004a64 <xTaskResumeAll+0xbc>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8004a60:	f000 fb32 	bl	80050c8 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004a64:	4b1c      	ldr	r3, [pc, #112]	; (8004ad8 <xTaskResumeAll+0x130>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d010      	beq.n	8004a92 <xTaskResumeAll+0xea>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8004a70:	f000 f846 	bl	8004b00 <xTaskIncrementTick>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d002      	beq.n	8004a80 <xTaskResumeAll+0xd8>
                            {
                                xYieldPending = pdTRUE;
 8004a7a:	4b16      	ldr	r3, [pc, #88]	; (8004ad4 <xTaskResumeAll+0x12c>)
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	3b01      	subs	r3, #1
 8004a84:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1f1      	bne.n	8004a70 <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 8004a8c:	4b12      	ldr	r3, [pc, #72]	; (8004ad8 <xTaskResumeAll+0x130>)
 8004a8e:	2200      	movs	r2, #0
 8004a90:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8004a92:	4b10      	ldr	r3, [pc, #64]	; (8004ad4 <xTaskResumeAll+0x12c>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d009      	beq.n	8004aae <xTaskResumeAll+0x106>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8004a9e:	4b0f      	ldr	r3, [pc, #60]	; (8004adc <xTaskResumeAll+0x134>)
 8004aa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aa4:	601a      	str	r2, [r3, #0]
 8004aa6:	f3bf 8f4f 	dsb	sy
 8004aaa:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8004aae:	f001 fa29 	bl	8005f04 <vPortExitCritical>

    return xAlreadyYielded;
 8004ab2:	68bb      	ldr	r3, [r7, #8]
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3710      	adds	r7, #16
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	20000364 	.word	0x20000364
 8004ac0:	2000033c 	.word	0x2000033c
 8004ac4:	200002fc 	.word	0x200002fc
 8004ac8:	20000344 	.word	0x20000344
 8004acc:	20000268 	.word	0x20000268
 8004ad0:	20000264 	.word	0x20000264
 8004ad4:	20000350 	.word	0x20000350
 8004ad8:	2000034c 	.word	0x2000034c
 8004adc:	e000ed04 	.word	0xe000ed04

08004ae0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8004ae6:	4b05      	ldr	r3, [pc, #20]	; (8004afc <xTaskGetTickCount+0x1c>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8004aec:	687b      	ldr	r3, [r7, #4]
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	370c      	adds	r7, #12
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	20000340 	.word	0x20000340

08004b00 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b086      	sub	sp, #24
 8004b04:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8004b06:	2300      	movs	r3, #0
 8004b08:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b0a:	4b4e      	ldr	r3, [pc, #312]	; (8004c44 <xTaskIncrementTick+0x144>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	f040 808e 	bne.w	8004c30 <xTaskIncrementTick+0x130>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004b14:	4b4c      	ldr	r3, [pc, #304]	; (8004c48 <xTaskIncrementTick+0x148>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	3301      	adds	r3, #1
 8004b1a:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004b1c:	4a4a      	ldr	r2, [pc, #296]	; (8004c48 <xTaskIncrementTick+0x148>)
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d120      	bne.n	8004b6a <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8004b28:	4b48      	ldr	r3, [pc, #288]	; (8004c4c <xTaskIncrementTick+0x14c>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00a      	beq.n	8004b48 <xTaskIncrementTick+0x48>
        __asm volatile
 8004b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b36:	f383 8811 	msr	BASEPRI, r3
 8004b3a:	f3bf 8f6f 	isb	sy
 8004b3e:	f3bf 8f4f 	dsb	sy
 8004b42:	603b      	str	r3, [r7, #0]
    }
 8004b44:	bf00      	nop
 8004b46:	e7fe      	b.n	8004b46 <xTaskIncrementTick+0x46>
 8004b48:	4b40      	ldr	r3, [pc, #256]	; (8004c4c <xTaskIncrementTick+0x14c>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	60fb      	str	r3, [r7, #12]
 8004b4e:	4b40      	ldr	r3, [pc, #256]	; (8004c50 <xTaskIncrementTick+0x150>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a3e      	ldr	r2, [pc, #248]	; (8004c4c <xTaskIncrementTick+0x14c>)
 8004b54:	6013      	str	r3, [r2, #0]
 8004b56:	4a3e      	ldr	r2, [pc, #248]	; (8004c50 <xTaskIncrementTick+0x150>)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6013      	str	r3, [r2, #0]
 8004b5c:	4b3d      	ldr	r3, [pc, #244]	; (8004c54 <xTaskIncrementTick+0x154>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	3301      	adds	r3, #1
 8004b62:	4a3c      	ldr	r2, [pc, #240]	; (8004c54 <xTaskIncrementTick+0x154>)
 8004b64:	6013      	str	r3, [r2, #0]
 8004b66:	f000 faaf 	bl	80050c8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004b6a:	4b3b      	ldr	r3, [pc, #236]	; (8004c58 <xTaskIncrementTick+0x158>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	693a      	ldr	r2, [r7, #16]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d348      	bcc.n	8004c06 <xTaskIncrementTick+0x106>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b74:	4b35      	ldr	r3, [pc, #212]	; (8004c4c <xTaskIncrementTick+0x14c>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d104      	bne.n	8004b88 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b7e:	4b36      	ldr	r3, [pc, #216]	; (8004c58 <xTaskIncrementTick+0x158>)
 8004b80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b84:	601a      	str	r2, [r3, #0]
                    break;
 8004b86:	e03e      	b.n	8004c06 <xTaskIncrementTick+0x106>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b88:	4b30      	ldr	r3, [pc, #192]	; (8004c4c <xTaskIncrementTick+0x14c>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8004b98:	693a      	ldr	r2, [r7, #16]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d203      	bcs.n	8004ba8 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004ba0:	4a2d      	ldr	r2, [pc, #180]	; (8004c58 <xTaskIncrementTick+0x158>)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004ba6:	e02e      	b.n	8004c06 <xTaskIncrementTick+0x106>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	3304      	adds	r3, #4
 8004bac:	4618      	mov	r0, r3
 8004bae:	f7fe fe23 	bl	80037f8 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d004      	beq.n	8004bc4 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	3318      	adds	r3, #24
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7fe fe1a 	bl	80037f8 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc8:	2201      	movs	r2, #1
 8004bca:	409a      	lsls	r2, r3
 8004bcc:	4b23      	ldr	r3, [pc, #140]	; (8004c5c <xTaskIncrementTick+0x15c>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	4a22      	ldr	r2, [pc, #136]	; (8004c5c <xTaskIncrementTick+0x15c>)
 8004bd4:	6013      	str	r3, [r2, #0]
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bda:	4613      	mov	r3, r2
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	4413      	add	r3, r2
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	4a1f      	ldr	r2, [pc, #124]	; (8004c60 <xTaskIncrementTick+0x160>)
 8004be4:	441a      	add	r2, r3
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	3304      	adds	r3, #4
 8004bea:	4619      	mov	r1, r3
 8004bec:	4610      	mov	r0, r2
 8004bee:	f7fe fda6 	bl	800373e <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bf6:	4b1b      	ldr	r3, [pc, #108]	; (8004c64 <xTaskIncrementTick+0x164>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d3b9      	bcc.n	8004b74 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8004c00:	2301      	movs	r3, #1
 8004c02:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c04:	e7b6      	b.n	8004b74 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004c06:	4b17      	ldr	r3, [pc, #92]	; (8004c64 <xTaskIncrementTick+0x164>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c0c:	4914      	ldr	r1, [pc, #80]	; (8004c60 <xTaskIncrementTick+0x160>)
 8004c0e:	4613      	mov	r3, r2
 8004c10:	009b      	lsls	r3, r3, #2
 8004c12:	4413      	add	r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	440b      	add	r3, r1
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d901      	bls.n	8004c22 <xTaskIncrementTick+0x122>
                {
                    xSwitchRequired = pdTRUE;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8004c22:	4b11      	ldr	r3, [pc, #68]	; (8004c68 <xTaskIncrementTick+0x168>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d007      	beq.n	8004c3a <xTaskIncrementTick+0x13a>
                {
                    xSwitchRequired = pdTRUE;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	617b      	str	r3, [r7, #20]
 8004c2e:	e004      	b.n	8004c3a <xTaskIncrementTick+0x13a>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8004c30:	4b0e      	ldr	r3, [pc, #56]	; (8004c6c <xTaskIncrementTick+0x16c>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	3301      	adds	r3, #1
 8004c36:	4a0d      	ldr	r2, [pc, #52]	; (8004c6c <xTaskIncrementTick+0x16c>)
 8004c38:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8004c3a:	697b      	ldr	r3, [r7, #20]
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3718      	adds	r7, #24
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	20000364 	.word	0x20000364
 8004c48:	20000340 	.word	0x20000340
 8004c4c:	200002f4 	.word	0x200002f4
 8004c50:	200002f8 	.word	0x200002f8
 8004c54:	20000354 	.word	0x20000354
 8004c58:	2000035c 	.word	0x2000035c
 8004c5c:	20000344 	.word	0x20000344
 8004c60:	20000268 	.word	0x20000268
 8004c64:	20000264 	.word	0x20000264
 8004c68:	20000350 	.word	0x20000350
 8004c6c:	2000034c 	.word	0x2000034c

08004c70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004c70:	b480      	push	{r7}
 8004c72:	b087      	sub	sp, #28
 8004c74:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004c76:	4b27      	ldr	r3, [pc, #156]	; (8004d14 <vTaskSwitchContext+0xa4>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d003      	beq.n	8004c86 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8004c7e:	4b26      	ldr	r3, [pc, #152]	; (8004d18 <vTaskSwitchContext+0xa8>)
 8004c80:	2201      	movs	r2, #1
 8004c82:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8004c84:	e03f      	b.n	8004d06 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8004c86:	4b24      	ldr	r3, [pc, #144]	; (8004d18 <vTaskSwitchContext+0xa8>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c8c:	4b23      	ldr	r3, [pc, #140]	; (8004d1c <vTaskSwitchContext+0xac>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	fab3 f383 	clz	r3, r3
 8004c98:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8004c9a:	7afb      	ldrb	r3, [r7, #11]
 8004c9c:	f1c3 031f 	rsb	r3, r3, #31
 8004ca0:	617b      	str	r3, [r7, #20]
 8004ca2:	491f      	ldr	r1, [pc, #124]	; (8004d20 <vTaskSwitchContext+0xb0>)
 8004ca4:	697a      	ldr	r2, [r7, #20]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	4413      	add	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	440b      	add	r3, r1
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10a      	bne.n	8004ccc <vTaskSwitchContext+0x5c>
        __asm volatile
 8004cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cba:	f383 8811 	msr	BASEPRI, r3
 8004cbe:	f3bf 8f6f 	isb	sy
 8004cc2:	f3bf 8f4f 	dsb	sy
 8004cc6:	607b      	str	r3, [r7, #4]
    }
 8004cc8:	bf00      	nop
 8004cca:	e7fe      	b.n	8004cca <vTaskSwitchContext+0x5a>
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	4613      	mov	r3, r2
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	4413      	add	r3, r2
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	4a12      	ldr	r2, [pc, #72]	; (8004d20 <vTaskSwitchContext+0xb0>)
 8004cd8:	4413      	add	r3, r2
 8004cda:	613b      	str	r3, [r7, #16]
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	685a      	ldr	r2, [r3, #4]
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	605a      	str	r2, [r3, #4]
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	685a      	ldr	r2, [r3, #4]
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	3308      	adds	r3, #8
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d104      	bne.n	8004cfc <vTaskSwitchContext+0x8c>
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	685a      	ldr	r2, [r3, #4]
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	605a      	str	r2, [r3, #4]
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	4a08      	ldr	r2, [pc, #32]	; (8004d24 <vTaskSwitchContext+0xb4>)
 8004d04:	6013      	str	r3, [r2, #0]
}
 8004d06:	bf00      	nop
 8004d08:	371c      	adds	r7, #28
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	20000364 	.word	0x20000364
 8004d18:	20000350 	.word	0x20000350
 8004d1c:	20000344 	.word	0x20000344
 8004d20:	20000268 	.word	0x20000268
 8004d24:	20000264 	.word	0x20000264

08004d28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d10a      	bne.n	8004d4e <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8004d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d3c:	f383 8811 	msr	BASEPRI, r3
 8004d40:	f3bf 8f6f 	isb	sy
 8004d44:	f3bf 8f4f 	dsb	sy
 8004d48:	60fb      	str	r3, [r7, #12]
    }
 8004d4a:	bf00      	nop
 8004d4c:	e7fe      	b.n	8004d4c <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004d4e:	4b07      	ldr	r3, [pc, #28]	; (8004d6c <vTaskPlaceOnEventList+0x44>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	3318      	adds	r3, #24
 8004d54:	4619      	mov	r1, r3
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7fe fd15 	bl	8003786 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004d5c:	2101      	movs	r1, #1
 8004d5e:	6838      	ldr	r0, [r7, #0]
 8004d60:	f000 fb7e 	bl	8005460 <prvAddCurrentTaskToDelayedList>
}
 8004d64:	bf00      	nop
 8004d66:	3710      	adds	r7, #16
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	20000264 	.word	0x20000264

08004d70 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b086      	sub	sp, #24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10a      	bne.n	8004d98 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8004d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d86:	f383 8811 	msr	BASEPRI, r3
 8004d8a:	f3bf 8f6f 	isb	sy
 8004d8e:	f3bf 8f4f 	dsb	sy
 8004d92:	617b      	str	r3, [r7, #20]
    }
 8004d94:	bf00      	nop
 8004d96:	e7fe      	b.n	8004d96 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004d98:	4b0a      	ldr	r3, [pc, #40]	; (8004dc4 <vTaskPlaceOnEventListRestricted+0x54>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	3318      	adds	r3, #24
 8004d9e:	4619      	mov	r1, r3
 8004da0:	68f8      	ldr	r0, [r7, #12]
 8004da2:	f7fe fccc 	bl	800373e <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d002      	beq.n	8004db2 <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8004dac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004db0:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004db2:	6879      	ldr	r1, [r7, #4]
 8004db4:	68b8      	ldr	r0, [r7, #8]
 8004db6:	f000 fb53 	bl	8005460 <prvAddCurrentTaskToDelayedList>
    }
 8004dba:	bf00      	nop
 8004dbc:	3718      	adds	r7, #24
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	20000264 	.word	0x20000264

08004dc8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b086      	sub	sp, #24
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d10a      	bne.n	8004df4 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8004dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de2:	f383 8811 	msr	BASEPRI, r3
 8004de6:	f3bf 8f6f 	isb	sy
 8004dea:	f3bf 8f4f 	dsb	sy
 8004dee:	60fb      	str	r3, [r7, #12]
    }
 8004df0:	bf00      	nop
 8004df2:	e7fe      	b.n	8004df2 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	3318      	adds	r3, #24
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f7fe fcfd 	bl	80037f8 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004dfe:	4b1d      	ldr	r3, [pc, #116]	; (8004e74 <xTaskRemoveFromEventList+0xac>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d11c      	bne.n	8004e40 <xTaskRemoveFromEventList+0x78>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	3304      	adds	r3, #4
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7fe fcf4 	bl	80037f8 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e14:	2201      	movs	r2, #1
 8004e16:	409a      	lsls	r2, r3
 8004e18:	4b17      	ldr	r3, [pc, #92]	; (8004e78 <xTaskRemoveFromEventList+0xb0>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	4a16      	ldr	r2, [pc, #88]	; (8004e78 <xTaskRemoveFromEventList+0xb0>)
 8004e20:	6013      	str	r3, [r2, #0]
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e26:	4613      	mov	r3, r2
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	4413      	add	r3, r2
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	4a13      	ldr	r2, [pc, #76]	; (8004e7c <xTaskRemoveFromEventList+0xb4>)
 8004e30:	441a      	add	r2, r3
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	3304      	adds	r3, #4
 8004e36:	4619      	mov	r1, r3
 8004e38:	4610      	mov	r0, r2
 8004e3a:	f7fe fc80 	bl	800373e <vListInsertEnd>
 8004e3e:	e005      	b.n	8004e4c <xTaskRemoveFromEventList+0x84>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	3318      	adds	r3, #24
 8004e44:	4619      	mov	r1, r3
 8004e46:	480e      	ldr	r0, [pc, #56]	; (8004e80 <xTaskRemoveFromEventList+0xb8>)
 8004e48:	f7fe fc79 	bl	800373e <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e50:	4b0c      	ldr	r3, [pc, #48]	; (8004e84 <xTaskRemoveFromEventList+0xbc>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d905      	bls.n	8004e66 <xTaskRemoveFromEventList+0x9e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8004e5e:	4b0a      	ldr	r3, [pc, #40]	; (8004e88 <xTaskRemoveFromEventList+0xc0>)
 8004e60:	2201      	movs	r2, #1
 8004e62:	601a      	str	r2, [r3, #0]
 8004e64:	e001      	b.n	8004e6a <xTaskRemoveFromEventList+0xa2>
    }
    else
    {
        xReturn = pdFALSE;
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8004e6a:	697b      	ldr	r3, [r7, #20]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3718      	adds	r7, #24
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	20000364 	.word	0x20000364
 8004e78:	20000344 	.word	0x20000344
 8004e7c:	20000268 	.word	0x20000268
 8004e80:	200002fc 	.word	0x200002fc
 8004e84:	20000264 	.word	0x20000264
 8004e88:	20000350 	.word	0x20000350

08004e8c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004e94:	4b06      	ldr	r3, [pc, #24]	; (8004eb0 <vTaskInternalSetTimeOutState+0x24>)
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004e9c:	4b05      	ldr	r3, [pc, #20]	; (8004eb4 <vTaskInternalSetTimeOutState+0x28>)
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	605a      	str	r2, [r3, #4]
}
 8004ea4:	bf00      	nop
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr
 8004eb0:	20000354 	.word	0x20000354
 8004eb4:	20000340 	.word	0x20000340

08004eb8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b088      	sub	sp, #32
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d10a      	bne.n	8004ede <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8004ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ecc:	f383 8811 	msr	BASEPRI, r3
 8004ed0:	f3bf 8f6f 	isb	sy
 8004ed4:	f3bf 8f4f 	dsb	sy
 8004ed8:	613b      	str	r3, [r7, #16]
    }
 8004eda:	bf00      	nop
 8004edc:	e7fe      	b.n	8004edc <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d10a      	bne.n	8004efa <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8004ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee8:	f383 8811 	msr	BASEPRI, r3
 8004eec:	f3bf 8f6f 	isb	sy
 8004ef0:	f3bf 8f4f 	dsb	sy
 8004ef4:	60fb      	str	r3, [r7, #12]
    }
 8004ef6:	bf00      	nop
 8004ef8:	e7fe      	b.n	8004ef8 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8004efa:	f000 ffd3 	bl	8005ea4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004efe:	4b1f      	ldr	r3, [pc, #124]	; (8004f7c <xTaskCheckForTimeOut+0xc4>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	69ba      	ldr	r2, [r7, #24]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f16:	d102      	bne.n	8004f1e <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	61fb      	str	r3, [r7, #28]
 8004f1c:	e026      	b.n	8004f6c <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	4b17      	ldr	r3, [pc, #92]	; (8004f80 <xTaskCheckForTimeOut+0xc8>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d00a      	beq.n	8004f40 <xTaskCheckForTimeOut+0x88>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	69ba      	ldr	r2, [r7, #24]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d305      	bcc.n	8004f40 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004f34:	2301      	movs	r3, #1
 8004f36:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	601a      	str	r2, [r3, #0]
 8004f3e:	e015      	b.n	8004f6c <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	697a      	ldr	r2, [r7, #20]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	d20b      	bcs.n	8004f62 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	1ad2      	subs	r2, r2, r3
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f7ff ff98 	bl	8004e8c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	61fb      	str	r3, [r7, #28]
 8004f60:	e004      	b.n	8004f6c <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	2200      	movs	r2, #0
 8004f66:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004f6c:	f000 ffca 	bl	8005f04 <vPortExitCritical>

    return xReturn;
 8004f70:	69fb      	ldr	r3, [r7, #28]
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3720      	adds	r7, #32
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	20000340 	.word	0x20000340
 8004f80:	20000354 	.word	0x20000354

08004f84 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004f84:	b480      	push	{r7}
 8004f86:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8004f88:	4b03      	ldr	r3, [pc, #12]	; (8004f98 <vTaskMissedYield+0x14>)
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	601a      	str	r2, [r3, #0]
}
 8004f8e:	bf00      	nop
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr
 8004f98:	20000350 	.word	0x20000350

08004f9c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b082      	sub	sp, #8
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004fa4:	f000 f852 	bl	800504c <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004fa8:	4b06      	ldr	r3, [pc, #24]	; (8004fc4 <prvIdleTask+0x28>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d9f9      	bls.n	8004fa4 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8004fb0:	4b05      	ldr	r3, [pc, #20]	; (8004fc8 <prvIdleTask+0x2c>)
 8004fb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fb6:	601a      	str	r2, [r3, #0]
 8004fb8:	f3bf 8f4f 	dsb	sy
 8004fbc:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8004fc0:	e7f0      	b.n	8004fa4 <prvIdleTask+0x8>
 8004fc2:	bf00      	nop
 8004fc4:	20000268 	.word	0x20000268
 8004fc8:	e000ed04 	.word	0xe000ed04

08004fcc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	607b      	str	r3, [r7, #4]
 8004fd6:	e00c      	b.n	8004ff2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	4613      	mov	r3, r2
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	4413      	add	r3, r2
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	4a12      	ldr	r2, [pc, #72]	; (800502c <prvInitialiseTaskLists+0x60>)
 8004fe4:	4413      	add	r3, r2
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7fe fb7c 	bl	80036e4 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	3301      	adds	r3, #1
 8004ff0:	607b      	str	r3, [r7, #4]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2b04      	cmp	r3, #4
 8004ff6:	d9ef      	bls.n	8004fd8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004ff8:	480d      	ldr	r0, [pc, #52]	; (8005030 <prvInitialiseTaskLists+0x64>)
 8004ffa:	f7fe fb73 	bl	80036e4 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004ffe:	480d      	ldr	r0, [pc, #52]	; (8005034 <prvInitialiseTaskLists+0x68>)
 8005000:	f7fe fb70 	bl	80036e4 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8005004:	480c      	ldr	r0, [pc, #48]	; (8005038 <prvInitialiseTaskLists+0x6c>)
 8005006:	f7fe fb6d 	bl	80036e4 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800500a:	480c      	ldr	r0, [pc, #48]	; (800503c <prvInitialiseTaskLists+0x70>)
 800500c:	f7fe fb6a 	bl	80036e4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8005010:	480b      	ldr	r0, [pc, #44]	; (8005040 <prvInitialiseTaskLists+0x74>)
 8005012:	f7fe fb67 	bl	80036e4 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8005016:	4b0b      	ldr	r3, [pc, #44]	; (8005044 <prvInitialiseTaskLists+0x78>)
 8005018:	4a05      	ldr	r2, [pc, #20]	; (8005030 <prvInitialiseTaskLists+0x64>)
 800501a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800501c:	4b0a      	ldr	r3, [pc, #40]	; (8005048 <prvInitialiseTaskLists+0x7c>)
 800501e:	4a05      	ldr	r2, [pc, #20]	; (8005034 <prvInitialiseTaskLists+0x68>)
 8005020:	601a      	str	r2, [r3, #0]
}
 8005022:	bf00      	nop
 8005024:	3708      	adds	r7, #8
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
 800502a:	bf00      	nop
 800502c:	20000268 	.word	0x20000268
 8005030:	200002cc 	.word	0x200002cc
 8005034:	200002e0 	.word	0x200002e0
 8005038:	200002fc 	.word	0x200002fc
 800503c:	20000310 	.word	0x20000310
 8005040:	20000328 	.word	0x20000328
 8005044:	200002f4 	.word	0x200002f4
 8005048:	200002f8 	.word	0x200002f8

0800504c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005052:	e019      	b.n	8005088 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8005054:	f000 ff26 	bl	8005ea4 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005058:	4b10      	ldr	r3, [pc, #64]	; (800509c <prvCheckTasksWaitingTermination+0x50>)
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	3304      	adds	r3, #4
 8005064:	4618      	mov	r0, r3
 8005066:	f7fe fbc7 	bl	80037f8 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 800506a:	4b0d      	ldr	r3, [pc, #52]	; (80050a0 <prvCheckTasksWaitingTermination+0x54>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	3b01      	subs	r3, #1
 8005070:	4a0b      	ldr	r2, [pc, #44]	; (80050a0 <prvCheckTasksWaitingTermination+0x54>)
 8005072:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8005074:	4b0b      	ldr	r3, [pc, #44]	; (80050a4 <prvCheckTasksWaitingTermination+0x58>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	3b01      	subs	r3, #1
 800507a:	4a0a      	ldr	r2, [pc, #40]	; (80050a4 <prvCheckTasksWaitingTermination+0x58>)
 800507c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 800507e:	f000 ff41 	bl	8005f04 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 f810 	bl	80050a8 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005088:	4b06      	ldr	r3, [pc, #24]	; (80050a4 <prvCheckTasksWaitingTermination+0x58>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d1e1      	bne.n	8005054 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8005090:	bf00      	nop
 8005092:	bf00      	nop
 8005094:	3708      	adds	r7, #8
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	20000310 	.word	0x20000310
 80050a0:	2000033c 	.word	0x2000033c
 80050a4:	20000324 	.word	0x20000324

080050a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050b4:	4618      	mov	r0, r3
 80050b6:	f001 f8f9 	bl	80062ac <vPortFree>
                vPortFree( pxTCB );
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f001 f8f6 	bl	80062ac <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80050c0:	bf00      	nop
 80050c2:	3708      	adds	r7, #8
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80050c8:	b480      	push	{r7}
 80050ca:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050cc:	4b0a      	ldr	r3, [pc, #40]	; (80050f8 <prvResetNextTaskUnblockTime+0x30>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d104      	bne.n	80050e0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80050d6:	4b09      	ldr	r3, [pc, #36]	; (80050fc <prvResetNextTaskUnblockTime+0x34>)
 80050d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80050dc:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80050de:	e005      	b.n	80050ec <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80050e0:	4b05      	ldr	r3, [pc, #20]	; (80050f8 <prvResetNextTaskUnblockTime+0x30>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a04      	ldr	r2, [pc, #16]	; (80050fc <prvResetNextTaskUnblockTime+0x34>)
 80050ea:	6013      	str	r3, [r2, #0]
}
 80050ec:	bf00      	nop
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	200002f4 	.word	0x200002f4
 80050fc:	2000035c 	.word	0x2000035c

08005100 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8005106:	4b0b      	ldr	r3, [pc, #44]	; (8005134 <xTaskGetSchedulerState+0x34>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d102      	bne.n	8005114 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800510e:	2301      	movs	r3, #1
 8005110:	607b      	str	r3, [r7, #4]
 8005112:	e008      	b.n	8005126 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005114:	4b08      	ldr	r3, [pc, #32]	; (8005138 <xTaskGetSchedulerState+0x38>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d102      	bne.n	8005122 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 800511c:	2302      	movs	r3, #2
 800511e:	607b      	str	r3, [r7, #4]
 8005120:	e001      	b.n	8005126 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8005122:	2300      	movs	r3, #0
 8005124:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8005126:	687b      	ldr	r3, [r7, #4]
    }
 8005128:	4618      	mov	r0, r3
 800512a:	370c      	adds	r7, #12
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr
 8005134:	20000348 	.word	0x20000348
 8005138:	20000364 	.word	0x20000364

0800513c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 8005148:	2300      	movs	r3, #0
 800514a:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d05e      	beq.n	8005210 <xTaskPriorityInherit+0xd4>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005156:	4b31      	ldr	r3, [pc, #196]	; (800521c <xTaskPriorityInherit+0xe0>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800515c:	429a      	cmp	r2, r3
 800515e:	d24e      	bcs.n	80051fe <xTaskPriorityInherit+0xc2>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	2b00      	cmp	r3, #0
 8005166:	db06      	blt.n	8005176 <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005168:	4b2c      	ldr	r3, [pc, #176]	; (800521c <xTaskPriorityInherit+0xe0>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800516e:	f1c3 0205 	rsb	r2, r3, #5
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	6959      	ldr	r1, [r3, #20]
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800517e:	4613      	mov	r3, r2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	4413      	add	r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	4a26      	ldr	r2, [pc, #152]	; (8005220 <xTaskPriorityInherit+0xe4>)
 8005188:	4413      	add	r3, r2
 800518a:	4299      	cmp	r1, r3
 800518c:	d12f      	bne.n	80051ee <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	3304      	adds	r3, #4
 8005192:	4618      	mov	r0, r3
 8005194:	f7fe fb30 	bl	80037f8 <uxListRemove>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d10a      	bne.n	80051b4 <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a2:	2201      	movs	r2, #1
 80051a4:	fa02 f303 	lsl.w	r3, r2, r3
 80051a8:	43da      	mvns	r2, r3
 80051aa:	4b1e      	ldr	r3, [pc, #120]	; (8005224 <xTaskPriorityInherit+0xe8>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4013      	ands	r3, r2
 80051b0:	4a1c      	ldr	r2, [pc, #112]	; (8005224 <xTaskPriorityInherit+0xe8>)
 80051b2:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80051b4:	4b19      	ldr	r3, [pc, #100]	; (800521c <xTaskPriorityInherit+0xe0>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	62da      	str	r2, [r3, #44]	; 0x2c
                    prvReaddTaskToReadyList( pxMutexHolderTCB );
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c2:	2201      	movs	r2, #1
 80051c4:	409a      	lsls	r2, r3
 80051c6:	4b17      	ldr	r3, [pc, #92]	; (8005224 <xTaskPriorityInherit+0xe8>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	4a15      	ldr	r2, [pc, #84]	; (8005224 <xTaskPriorityInherit+0xe8>)
 80051ce:	6013      	str	r3, [r2, #0]
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051d4:	4613      	mov	r3, r2
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	4413      	add	r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	4a10      	ldr	r2, [pc, #64]	; (8005220 <xTaskPriorityInherit+0xe4>)
 80051de:	441a      	add	r2, r3
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	3304      	adds	r3, #4
 80051e4:	4619      	mov	r1, r3
 80051e6:	4610      	mov	r0, r2
 80051e8:	f7fe faa9 	bl	800373e <vListInsertEnd>
 80051ec:	e004      	b.n	80051f8 <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80051ee:	4b0b      	ldr	r3, [pc, #44]	; (800521c <xTaskPriorityInherit+0xe0>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	62da      	str	r2, [r3, #44]	; 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 80051f8:	2301      	movs	r3, #1
 80051fa:	60fb      	str	r3, [r7, #12]
 80051fc:	e008      	b.n	8005210 <xTaskPriorityInherit+0xd4>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005202:	4b06      	ldr	r3, [pc, #24]	; (800521c <xTaskPriorityInherit+0xe0>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005208:	429a      	cmp	r2, r3
 800520a:	d201      	bcs.n	8005210 <xTaskPriorityInherit+0xd4>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 800520c:	2301      	movs	r3, #1
 800520e:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8005210:	68fb      	ldr	r3, [r7, #12]
    }
 8005212:	4618      	mov	r0, r3
 8005214:	3710      	adds	r7, #16
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	20000264 	.word	0x20000264
 8005220:	20000268 	.word	0x20000268
 8005224:	20000344 	.word	0x20000344

08005228 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8005228:	b580      	push	{r7, lr}
 800522a:	b086      	sub	sp, #24
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8005234:	2300      	movs	r3, #0
 8005236:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d063      	beq.n	8005306 <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800523e:	4b34      	ldr	r3, [pc, #208]	; (8005310 <xTaskPriorityDisinherit+0xe8>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	693a      	ldr	r2, [r7, #16]
 8005244:	429a      	cmp	r2, r3
 8005246:	d00a      	beq.n	800525e <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8005248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800524c:	f383 8811 	msr	BASEPRI, r3
 8005250:	f3bf 8f6f 	isb	sy
 8005254:	f3bf 8f4f 	dsb	sy
 8005258:	60fb      	str	r3, [r7, #12]
    }
 800525a:	bf00      	nop
 800525c:	e7fe      	b.n	800525c <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005262:	2b00      	cmp	r3, #0
 8005264:	d10a      	bne.n	800527c <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8005266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800526a:	f383 8811 	msr	BASEPRI, r3
 800526e:	f3bf 8f6f 	isb	sy
 8005272:	f3bf 8f4f 	dsb	sy
 8005276:	60bb      	str	r3, [r7, #8]
    }
 8005278:	bf00      	nop
 800527a:	e7fe      	b.n	800527a <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005280:	1e5a      	subs	r2, r3, #1
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800528e:	429a      	cmp	r2, r3
 8005290:	d039      	beq.n	8005306 <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005296:	2b00      	cmp	r3, #0
 8005298:	d135      	bne.n	8005306 <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	3304      	adds	r3, #4
 800529e:	4618      	mov	r0, r3
 80052a0:	f7fe faaa 	bl	80037f8 <uxListRemove>
 80052a4:	4603      	mov	r3, r0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10a      	bne.n	80052c0 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ae:	2201      	movs	r2, #1
 80052b0:	fa02 f303 	lsl.w	r3, r2, r3
 80052b4:	43da      	mvns	r2, r3
 80052b6:	4b17      	ldr	r3, [pc, #92]	; (8005314 <xTaskPriorityDisinherit+0xec>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4013      	ands	r3, r2
 80052bc:	4a15      	ldr	r2, [pc, #84]	; (8005314 <xTaskPriorityDisinherit+0xec>)
 80052be:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052cc:	f1c3 0205 	rsb	r2, r3, #5
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052d8:	2201      	movs	r2, #1
 80052da:	409a      	lsls	r2, r3
 80052dc:	4b0d      	ldr	r3, [pc, #52]	; (8005314 <xTaskPriorityDisinherit+0xec>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	4a0c      	ldr	r2, [pc, #48]	; (8005314 <xTaskPriorityDisinherit+0xec>)
 80052e4:	6013      	str	r3, [r2, #0]
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ea:	4613      	mov	r3, r2
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	4413      	add	r3, r2
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	4a09      	ldr	r2, [pc, #36]	; (8005318 <xTaskPriorityDisinherit+0xf0>)
 80052f4:	441a      	add	r2, r3
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	3304      	adds	r3, #4
 80052fa:	4619      	mov	r1, r3
 80052fc:	4610      	mov	r0, r2
 80052fe:	f7fe fa1e 	bl	800373e <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8005302:	2301      	movs	r3, #1
 8005304:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8005306:	697b      	ldr	r3, [r7, #20]
    }
 8005308:	4618      	mov	r0, r3
 800530a:	3718      	adds	r7, #24
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	20000264 	.word	0x20000264
 8005314:	20000344 	.word	0x20000344
 8005318:	20000268 	.word	0x20000268

0800531c <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 800531c:	b580      	push	{r7, lr}
 800531e:	b088      	sub	sp, #32
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800532a:	2301      	movs	r3, #1
 800532c:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d077      	beq.n	8005424 <vTaskPriorityDisinheritAfterTimeout+0x108>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8005334:	69bb      	ldr	r3, [r7, #24]
 8005336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005338:	2b00      	cmp	r3, #0
 800533a:	d10a      	bne.n	8005352 <vTaskPriorityDisinheritAfterTimeout+0x36>
        __asm volatile
 800533c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005340:	f383 8811 	msr	BASEPRI, r3
 8005344:	f3bf 8f6f 	isb	sy
 8005348:	f3bf 8f4f 	dsb	sy
 800534c:	60fb      	str	r3, [r7, #12]
    }
 800534e:	bf00      	nop
 8005350:	e7fe      	b.n	8005350 <vTaskPriorityDisinheritAfterTimeout+0x34>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005356:	683a      	ldr	r2, [r7, #0]
 8005358:	429a      	cmp	r2, r3
 800535a:	d902      	bls.n	8005362 <vTaskPriorityDisinheritAfterTimeout+0x46>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	61fb      	str	r3, [r7, #28]
 8005360:	e002      	b.n	8005368 <vTaskPriorityDisinheritAfterTimeout+0x4c>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005366:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800536c:	69fa      	ldr	r2, [r7, #28]
 800536e:	429a      	cmp	r2, r3
 8005370:	d058      	beq.n	8005424 <vTaskPriorityDisinheritAfterTimeout+0x108>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005376:	697a      	ldr	r2, [r7, #20]
 8005378:	429a      	cmp	r2, r3
 800537a:	d153      	bne.n	8005424 <vTaskPriorityDisinheritAfterTimeout+0x108>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800537c:	4b2b      	ldr	r3, [pc, #172]	; (800542c <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	69ba      	ldr	r2, [r7, #24]
 8005382:	429a      	cmp	r2, r3
 8005384:	d10a      	bne.n	800539c <vTaskPriorityDisinheritAfterTimeout+0x80>
        __asm volatile
 8005386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800538a:	f383 8811 	msr	BASEPRI, r3
 800538e:	f3bf 8f6f 	isb	sy
 8005392:	f3bf 8f4f 	dsb	sy
 8005396:	60bb      	str	r3, [r7, #8]
    }
 8005398:	bf00      	nop
 800539a:	e7fe      	b.n	800539a <vTaskPriorityDisinheritAfterTimeout+0x7e>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a0:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	69fa      	ldr	r2, [r7, #28]
 80053a6:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80053a8:	69bb      	ldr	r3, [r7, #24]
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	db04      	blt.n	80053ba <vTaskPriorityDisinheritAfterTimeout+0x9e>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	f1c3 0205 	rsb	r2, r3, #5
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	6959      	ldr	r1, [r3, #20]
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	4613      	mov	r3, r2
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	4413      	add	r3, r2
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	4a19      	ldr	r2, [pc, #100]	; (8005430 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80053ca:	4413      	add	r3, r2
 80053cc:	4299      	cmp	r1, r3
 80053ce:	d129      	bne.n	8005424 <vTaskPriorityDisinheritAfterTimeout+0x108>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	3304      	adds	r3, #4
 80053d4:	4618      	mov	r0, r3
 80053d6:	f7fe fa0f 	bl	80037f8 <uxListRemove>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d10a      	bne.n	80053f6 <vTaskPriorityDisinheritAfterTimeout+0xda>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80053e0:	69bb      	ldr	r3, [r7, #24]
 80053e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053e4:	2201      	movs	r2, #1
 80053e6:	fa02 f303 	lsl.w	r3, r2, r3
 80053ea:	43da      	mvns	r2, r3
 80053ec:	4b11      	ldr	r3, [pc, #68]	; (8005434 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4013      	ands	r3, r2
 80053f2:	4a10      	ldr	r2, [pc, #64]	; (8005434 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80053f4:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 80053f6:	69bb      	ldr	r3, [r7, #24]
 80053f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053fa:	2201      	movs	r2, #1
 80053fc:	409a      	lsls	r2, r3
 80053fe:	4b0d      	ldr	r3, [pc, #52]	; (8005434 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4313      	orrs	r3, r2
 8005404:	4a0b      	ldr	r2, [pc, #44]	; (8005434 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005406:	6013      	str	r3, [r2, #0]
 8005408:	69bb      	ldr	r3, [r7, #24]
 800540a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800540c:	4613      	mov	r3, r2
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	4413      	add	r3, r2
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	4a06      	ldr	r2, [pc, #24]	; (8005430 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005416:	441a      	add	r2, r3
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	3304      	adds	r3, #4
 800541c:	4619      	mov	r1, r3
 800541e:	4610      	mov	r0, r2
 8005420:	f7fe f98d 	bl	800373e <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8005424:	bf00      	nop
 8005426:	3720      	adds	r7, #32
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}
 800542c:	20000264 	.word	0x20000264
 8005430:	20000268 	.word	0x20000268
 8005434:	20000344 	.word	0x20000344

08005438 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8005438:	b480      	push	{r7}
 800543a:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 800543c:	4b07      	ldr	r3, [pc, #28]	; (800545c <pvTaskIncrementMutexHeldCount+0x24>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d004      	beq.n	800544e <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8005444:	4b05      	ldr	r3, [pc, #20]	; (800545c <pvTaskIncrementMutexHeldCount+0x24>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800544a:	3201      	adds	r2, #1
 800544c:	64da      	str	r2, [r3, #76]	; 0x4c
        }

        return pxCurrentTCB;
 800544e:	4b03      	ldr	r3, [pc, #12]	; (800545c <pvTaskIncrementMutexHeldCount+0x24>)
 8005450:	681b      	ldr	r3, [r3, #0]
    }
 8005452:	4618      	mov	r0, r3
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr
 800545c:	20000264 	.word	0x20000264

08005460 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800546a:	4b29      	ldr	r3, [pc, #164]	; (8005510 <prvAddCurrentTaskToDelayedList+0xb0>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005470:	4b28      	ldr	r3, [pc, #160]	; (8005514 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	3304      	adds	r3, #4
 8005476:	4618      	mov	r0, r3
 8005478:	f7fe f9be 	bl	80037f8 <uxListRemove>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d10b      	bne.n	800549a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005482:	4b24      	ldr	r3, [pc, #144]	; (8005514 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005488:	2201      	movs	r2, #1
 800548a:	fa02 f303 	lsl.w	r3, r2, r3
 800548e:	43da      	mvns	r2, r3
 8005490:	4b21      	ldr	r3, [pc, #132]	; (8005518 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4013      	ands	r3, r2
 8005496:	4a20      	ldr	r2, [pc, #128]	; (8005518 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005498:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054a0:	d10a      	bne.n	80054b8 <prvAddCurrentTaskToDelayedList+0x58>
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d007      	beq.n	80054b8 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80054a8:	4b1a      	ldr	r3, [pc, #104]	; (8005514 <prvAddCurrentTaskToDelayedList+0xb4>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	3304      	adds	r3, #4
 80054ae:	4619      	mov	r1, r3
 80054b0:	481a      	ldr	r0, [pc, #104]	; (800551c <prvAddCurrentTaskToDelayedList+0xbc>)
 80054b2:	f7fe f944 	bl	800373e <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80054b6:	e026      	b.n	8005506 <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80054b8:	68fa      	ldr	r2, [r7, #12]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	4413      	add	r3, r2
 80054be:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80054c0:	4b14      	ldr	r3, [pc, #80]	; (8005514 <prvAddCurrentTaskToDelayedList+0xb4>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80054c8:	68ba      	ldr	r2, [r7, #8]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d209      	bcs.n	80054e4 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80054d0:	4b13      	ldr	r3, [pc, #76]	; (8005520 <prvAddCurrentTaskToDelayedList+0xc0>)
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	4b0f      	ldr	r3, [pc, #60]	; (8005514 <prvAddCurrentTaskToDelayedList+0xb4>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	3304      	adds	r3, #4
 80054da:	4619      	mov	r1, r3
 80054dc:	4610      	mov	r0, r2
 80054de:	f7fe f952 	bl	8003786 <vListInsert>
}
 80054e2:	e010      	b.n	8005506 <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80054e4:	4b0f      	ldr	r3, [pc, #60]	; (8005524 <prvAddCurrentTaskToDelayedList+0xc4>)
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	4b0a      	ldr	r3, [pc, #40]	; (8005514 <prvAddCurrentTaskToDelayedList+0xb4>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	3304      	adds	r3, #4
 80054ee:	4619      	mov	r1, r3
 80054f0:	4610      	mov	r0, r2
 80054f2:	f7fe f948 	bl	8003786 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80054f6:	4b0c      	ldr	r3, [pc, #48]	; (8005528 <prvAddCurrentTaskToDelayedList+0xc8>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68ba      	ldr	r2, [r7, #8]
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d202      	bcs.n	8005506 <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8005500:	4a09      	ldr	r2, [pc, #36]	; (8005528 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	6013      	str	r3, [r2, #0]
}
 8005506:	bf00      	nop
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	20000340 	.word	0x20000340
 8005514:	20000264 	.word	0x20000264
 8005518:	20000344 	.word	0x20000344
 800551c:	20000328 	.word	0x20000328
 8005520:	200002f8 	.word	0x200002f8
 8005524:	200002f4 	.word	0x200002f4
 8005528:	2000035c 	.word	0x2000035c

0800552c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8005532:	2300      	movs	r3, #0
 8005534:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8005536:	f000 fad5 	bl	8005ae4 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800553a:	4b11      	ldr	r3, [pc, #68]	; (8005580 <xTimerCreateTimerTask+0x54>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d00b      	beq.n	800555a <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8005542:	4b10      	ldr	r3, [pc, #64]	; (8005584 <xTimerCreateTimerTask+0x58>)
 8005544:	9301      	str	r3, [sp, #4]
 8005546:	2302      	movs	r3, #2
 8005548:	9300      	str	r3, [sp, #0]
 800554a:	2300      	movs	r3, #0
 800554c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005550:	490d      	ldr	r1, [pc, #52]	; (8005588 <xTimerCreateTimerTask+0x5c>)
 8005552:	480e      	ldr	r0, [pc, #56]	; (800558c <xTimerCreateTimerTask+0x60>)
 8005554:	f7ff f84e 	bl	80045f4 <xTaskCreate>
 8005558:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d10a      	bne.n	8005576 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8005560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005564:	f383 8811 	msr	BASEPRI, r3
 8005568:	f3bf 8f6f 	isb	sy
 800556c:	f3bf 8f4f 	dsb	sy
 8005570:	603b      	str	r3, [r7, #0]
    }
 8005572:	bf00      	nop
 8005574:	e7fe      	b.n	8005574 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8005576:	687b      	ldr	r3, [r7, #4]
    }
 8005578:	4618      	mov	r0, r3
 800557a:	3708      	adds	r7, #8
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	20000398 	.word	0x20000398
 8005584:	2000039c 	.word	0x2000039c
 8005588:	08006f44 	.word	0x08006f44
 800558c:	080056c5 	.word	0x080056c5

08005590 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8005590:	b580      	push	{r7, lr}
 8005592:	b08a      	sub	sp, #40	; 0x28
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
 800559c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800559e:	2300      	movs	r3, #0
 80055a0:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d10a      	bne.n	80055be <xTimerGenericCommand+0x2e>
        __asm volatile
 80055a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ac:	f383 8811 	msr	BASEPRI, r3
 80055b0:	f3bf 8f6f 	isb	sy
 80055b4:	f3bf 8f4f 	dsb	sy
 80055b8:	623b      	str	r3, [r7, #32]
    }
 80055ba:	bf00      	nop
 80055bc:	e7fe      	b.n	80055bc <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80055be:	4b1a      	ldr	r3, [pc, #104]	; (8005628 <xTimerGenericCommand+0x98>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d02a      	beq.n	800561c <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b05      	cmp	r3, #5
 80055d6:	dc18      	bgt.n	800560a <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80055d8:	f7ff fd92 	bl	8005100 <xTaskGetSchedulerState>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b02      	cmp	r3, #2
 80055e0:	d109      	bne.n	80055f6 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80055e2:	4b11      	ldr	r3, [pc, #68]	; (8005628 <xTimerGenericCommand+0x98>)
 80055e4:	6818      	ldr	r0, [r3, #0]
 80055e6:	f107 0114 	add.w	r1, r7, #20
 80055ea:	2300      	movs	r3, #0
 80055ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80055ee:	f7fe fa4b 	bl	8003a88 <xQueueGenericSend>
 80055f2:	6278      	str	r0, [r7, #36]	; 0x24
 80055f4:	e012      	b.n	800561c <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80055f6:	4b0c      	ldr	r3, [pc, #48]	; (8005628 <xTimerGenericCommand+0x98>)
 80055f8:	6818      	ldr	r0, [r3, #0]
 80055fa:	f107 0114 	add.w	r1, r7, #20
 80055fe:	2300      	movs	r3, #0
 8005600:	2200      	movs	r2, #0
 8005602:	f7fe fa41 	bl	8003a88 <xQueueGenericSend>
 8005606:	6278      	str	r0, [r7, #36]	; 0x24
 8005608:	e008      	b.n	800561c <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800560a:	4b07      	ldr	r3, [pc, #28]	; (8005628 <xTimerGenericCommand+0x98>)
 800560c:	6818      	ldr	r0, [r3, #0]
 800560e:	f107 0114 	add.w	r1, r7, #20
 8005612:	2300      	movs	r3, #0
 8005614:	683a      	ldr	r2, [r7, #0]
 8005616:	f7fe fb35 	bl	8003c84 <xQueueGenericSendFromISR>
 800561a:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800561c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 800561e:	4618      	mov	r0, r3
 8005620:	3728      	adds	r7, #40	; 0x28
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	20000398 	.word	0x20000398

0800562c <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800562c:	b580      	push	{r7, lr}
 800562e:	b088      	sub	sp, #32
 8005630:	af02      	add	r7, sp, #8
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005636:	4b22      	ldr	r3, [pc, #136]	; (80056c0 <prvProcessExpiredTimer+0x94>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	68db      	ldr	r3, [r3, #12]
 800563e:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	3304      	adds	r3, #4
 8005644:	4618      	mov	r0, r3
 8005646:	f7fe f8d7 	bl	80037f8 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005650:	f003 0304 	and.w	r3, r3, #4
 8005654:	2b00      	cmp	r3, #0
 8005656:	d022      	beq.n	800569e <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	699a      	ldr	r2, [r3, #24]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	18d1      	adds	r1, r2, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	683a      	ldr	r2, [r7, #0]
 8005664:	6978      	ldr	r0, [r7, #20]
 8005666:	f000 f8d1 	bl	800580c <prvInsertTimerInActiveList>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d01f      	beq.n	80056b0 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005670:	2300      	movs	r3, #0
 8005672:	9300      	str	r3, [sp, #0]
 8005674:	2300      	movs	r3, #0
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	2100      	movs	r1, #0
 800567a:	6978      	ldr	r0, [r7, #20]
 800567c:	f7ff ff88 	bl	8005590 <xTimerGenericCommand>
 8005680:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d113      	bne.n	80056b0 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8005688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800568c:	f383 8811 	msr	BASEPRI, r3
 8005690:	f3bf 8f6f 	isb	sy
 8005694:	f3bf 8f4f 	dsb	sy
 8005698:	60fb      	str	r3, [r7, #12]
    }
 800569a:	bf00      	nop
 800569c:	e7fe      	b.n	800569c <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80056a4:	f023 0301 	bic.w	r3, r3, #1
 80056a8:	b2da      	uxtb	r2, r3
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	6a1b      	ldr	r3, [r3, #32]
 80056b4:	6978      	ldr	r0, [r7, #20]
 80056b6:	4798      	blx	r3
    }
 80056b8:	bf00      	nop
 80056ba:	3718      	adds	r7, #24
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}
 80056c0:	20000390 	.word	0x20000390

080056c4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80056cc:	f107 0308 	add.w	r3, r7, #8
 80056d0:	4618      	mov	r0, r3
 80056d2:	f000 f857 	bl	8005784 <prvGetNextExpireTime>
 80056d6:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	4619      	mov	r1, r3
 80056dc:	68f8      	ldr	r0, [r7, #12]
 80056de:	f000 f803 	bl	80056e8 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80056e2:	f000 f8d5 	bl	8005890 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80056e6:	e7f1      	b.n	80056cc <prvTimerTask+0x8>

080056e8 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b084      	sub	sp, #16
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80056f2:	f7ff f94b 	bl	800498c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80056f6:	f107 0308 	add.w	r3, r7, #8
 80056fa:	4618      	mov	r0, r3
 80056fc:	f000 f866 	bl	80057cc <prvSampleTimeNow>
 8005700:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d130      	bne.n	800576a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d10a      	bne.n	8005724 <prvProcessTimerOrBlockTask+0x3c>
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	429a      	cmp	r2, r3
 8005714:	d806      	bhi.n	8005724 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8005716:	f7ff f947 	bl	80049a8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800571a:	68f9      	ldr	r1, [r7, #12]
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f7ff ff85 	bl	800562c <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8005722:	e024      	b.n	800576e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d008      	beq.n	800573c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800572a:	4b13      	ldr	r3, [pc, #76]	; (8005778 <prvProcessTimerOrBlockTask+0x90>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d101      	bne.n	8005738 <prvProcessTimerOrBlockTask+0x50>
 8005734:	2301      	movs	r3, #1
 8005736:	e000      	b.n	800573a <prvProcessTimerOrBlockTask+0x52>
 8005738:	2300      	movs	r3, #0
 800573a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800573c:	4b0f      	ldr	r3, [pc, #60]	; (800577c <prvProcessTimerOrBlockTask+0x94>)
 800573e:	6818      	ldr	r0, [r3, #0]
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	683a      	ldr	r2, [r7, #0]
 8005748:	4619      	mov	r1, r3
 800574a:	f7fe ff1f 	bl	800458c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800574e:	f7ff f92b 	bl	80049a8 <xTaskResumeAll>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d10a      	bne.n	800576e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8005758:	4b09      	ldr	r3, [pc, #36]	; (8005780 <prvProcessTimerOrBlockTask+0x98>)
 800575a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800575e:	601a      	str	r2, [r3, #0]
 8005760:	f3bf 8f4f 	dsb	sy
 8005764:	f3bf 8f6f 	isb	sy
    }
 8005768:	e001      	b.n	800576e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800576a:	f7ff f91d 	bl	80049a8 <xTaskResumeAll>
    }
 800576e:	bf00      	nop
 8005770:	3710      	adds	r7, #16
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
 8005776:	bf00      	nop
 8005778:	20000394 	.word	0x20000394
 800577c:	20000398 	.word	0x20000398
 8005780:	e000ed04 	.word	0xe000ed04

08005784 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8005784:	b480      	push	{r7}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800578c:	4b0e      	ldr	r3, [pc, #56]	; (80057c8 <prvGetNextExpireTime+0x44>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d101      	bne.n	800579a <prvGetNextExpireTime+0x16>
 8005796:	2201      	movs	r2, #1
 8005798:	e000      	b.n	800579c <prvGetNextExpireTime+0x18>
 800579a:	2200      	movs	r2, #0
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d105      	bne.n	80057b4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80057a8:	4b07      	ldr	r3, [pc, #28]	; (80057c8 <prvGetNextExpireTime+0x44>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	60fb      	str	r3, [r7, #12]
 80057b2:	e001      	b.n	80057b8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80057b4:	2300      	movs	r3, #0
 80057b6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80057b8:	68fb      	ldr	r3, [r7, #12]
    }
 80057ba:	4618      	mov	r0, r3
 80057bc:	3714      	adds	r7, #20
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop
 80057c8:	20000390 	.word	0x20000390

080057cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80057d4:	f7ff f984 	bl	8004ae0 <xTaskGetTickCount>
 80057d8:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80057da:	4b0b      	ldr	r3, [pc, #44]	; (8005808 <prvSampleTimeNow+0x3c>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d205      	bcs.n	80057f0 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80057e4:	f000 f91a 	bl	8005a1c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	601a      	str	r2, [r3, #0]
 80057ee:	e002      	b.n	80057f6 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80057f6:	4a04      	ldr	r2, [pc, #16]	; (8005808 <prvSampleTimeNow+0x3c>)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80057fc:	68fb      	ldr	r3, [r7, #12]
    }
 80057fe:	4618      	mov	r0, r3
 8005800:	3710      	adds	r7, #16
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	200003a0 	.word	0x200003a0

0800580c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800580c:	b580      	push	{r7, lr}
 800580e:	b086      	sub	sp, #24
 8005810:	af00      	add	r7, sp, #0
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]
 8005818:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800581a:	2300      	movs	r3, #0
 800581c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	68fa      	ldr	r2, [r7, #12]
 8005828:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800582a:	68ba      	ldr	r2, [r7, #8]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	429a      	cmp	r2, r3
 8005830:	d812      	bhi.n	8005858 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	1ad2      	subs	r2, r2, r3
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	699b      	ldr	r3, [r3, #24]
 800583c:	429a      	cmp	r2, r3
 800583e:	d302      	bcc.n	8005846 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8005840:	2301      	movs	r3, #1
 8005842:	617b      	str	r3, [r7, #20]
 8005844:	e01b      	b.n	800587e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005846:	4b10      	ldr	r3, [pc, #64]	; (8005888 <prvInsertTimerInActiveList+0x7c>)
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	3304      	adds	r3, #4
 800584e:	4619      	mov	r1, r3
 8005850:	4610      	mov	r0, r2
 8005852:	f7fd ff98 	bl	8003786 <vListInsert>
 8005856:	e012      	b.n	800587e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005858:	687a      	ldr	r2, [r7, #4]
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	429a      	cmp	r2, r3
 800585e:	d206      	bcs.n	800586e <prvInsertTimerInActiveList+0x62>
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	429a      	cmp	r2, r3
 8005866:	d302      	bcc.n	800586e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8005868:	2301      	movs	r3, #1
 800586a:	617b      	str	r3, [r7, #20]
 800586c:	e007      	b.n	800587e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800586e:	4b07      	ldr	r3, [pc, #28]	; (800588c <prvInsertTimerInActiveList+0x80>)
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	3304      	adds	r3, #4
 8005876:	4619      	mov	r1, r3
 8005878:	4610      	mov	r0, r2
 800587a:	f7fd ff84 	bl	8003786 <vListInsert>
            }
        }

        return xProcessTimerNow;
 800587e:	697b      	ldr	r3, [r7, #20]
    }
 8005880:	4618      	mov	r0, r3
 8005882:	3718      	adds	r7, #24
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}
 8005888:	20000394 	.word	0x20000394
 800588c:	20000390 	.word	0x20000390

08005890 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8005890:	b580      	push	{r7, lr}
 8005892:	b08c      	sub	sp, #48	; 0x30
 8005894:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005896:	e0ae      	b.n	80059f6 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	2b00      	cmp	r3, #0
 800589c:	f2c0 80aa 	blt.w	80059f4 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80058a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a6:	695b      	ldr	r3, [r3, #20]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d004      	beq.n	80058b6 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80058ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ae:	3304      	adds	r3, #4
 80058b0:	4618      	mov	r0, r3
 80058b2:	f7fd ffa1 	bl	80037f8 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80058b6:	1d3b      	adds	r3, r7, #4
 80058b8:	4618      	mov	r0, r3
 80058ba:	f7ff ff87 	bl	80057cc <prvSampleTimeNow>
 80058be:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	2b09      	cmp	r3, #9
 80058c4:	f200 8097 	bhi.w	80059f6 <prvProcessReceivedCommands+0x166>
 80058c8:	a201      	add	r2, pc, #4	; (adr r2, 80058d0 <prvProcessReceivedCommands+0x40>)
 80058ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ce:	bf00      	nop
 80058d0:	080058f9 	.word	0x080058f9
 80058d4:	080058f9 	.word	0x080058f9
 80058d8:	080058f9 	.word	0x080058f9
 80058dc:	0800596d 	.word	0x0800596d
 80058e0:	08005981 	.word	0x08005981
 80058e4:	080059cb 	.word	0x080059cb
 80058e8:	080058f9 	.word	0x080058f9
 80058ec:	080058f9 	.word	0x080058f9
 80058f0:	0800596d 	.word	0x0800596d
 80058f4:	08005981 	.word	0x08005981
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80058f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80058fe:	f043 0301 	orr.w	r3, r3, #1
 8005902:	b2da      	uxtb	r2, r3
 8005904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005906:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590e:	699b      	ldr	r3, [r3, #24]
 8005910:	18d1      	adds	r1, r2, r3
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6a3a      	ldr	r2, [r7, #32]
 8005916:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005918:	f7ff ff78 	bl	800580c <prvInsertTimerInActiveList>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d069      	beq.n	80059f6 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005924:	6a1b      	ldr	r3, [r3, #32]
 8005926:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005928:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800592a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005930:	f003 0304 	and.w	r3, r3, #4
 8005934:	2b00      	cmp	r3, #0
 8005936:	d05e      	beq.n	80059f6 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005938:	68fa      	ldr	r2, [r7, #12]
 800593a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593c:	699b      	ldr	r3, [r3, #24]
 800593e:	441a      	add	r2, r3
 8005940:	2300      	movs	r3, #0
 8005942:	9300      	str	r3, [sp, #0]
 8005944:	2300      	movs	r3, #0
 8005946:	2100      	movs	r1, #0
 8005948:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800594a:	f7ff fe21 	bl	8005590 <xTimerGenericCommand>
 800594e:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d14f      	bne.n	80059f6 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8005956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800595a:	f383 8811 	msr	BASEPRI, r3
 800595e:	f3bf 8f6f 	isb	sy
 8005962:	f3bf 8f4f 	dsb	sy
 8005966:	61bb      	str	r3, [r7, #24]
    }
 8005968:	bf00      	nop
 800596a:	e7fe      	b.n	800596a <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800596c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005972:	f023 0301 	bic.w	r3, r3, #1
 8005976:	b2da      	uxtb	r2, r3
 8005978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 800597e:	e03a      	b.n	80059f6 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005982:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005986:	f043 0301 	orr.w	r3, r3, #1
 800598a:	b2da      	uxtb	r2, r3
 800598c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800598e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005992:	68fa      	ldr	r2, [r7, #12]
 8005994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005996:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d10a      	bne.n	80059b6 <prvProcessReceivedCommands+0x126>
        __asm volatile
 80059a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a4:	f383 8811 	msr	BASEPRI, r3
 80059a8:	f3bf 8f6f 	isb	sy
 80059ac:	f3bf 8f4f 	dsb	sy
 80059b0:	617b      	str	r3, [r7, #20]
    }
 80059b2:	bf00      	nop
 80059b4:	e7fe      	b.n	80059b4 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80059b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b8:	699a      	ldr	r2, [r3, #24]
 80059ba:	6a3b      	ldr	r3, [r7, #32]
 80059bc:	18d1      	adds	r1, r2, r3
 80059be:	6a3b      	ldr	r3, [r7, #32]
 80059c0:	6a3a      	ldr	r2, [r7, #32]
 80059c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80059c4:	f7ff ff22 	bl	800580c <prvInsertTimerInActiveList>
                        break;
 80059c8:	e015      	b.n	80059f6 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80059ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80059d0:	f003 0302 	and.w	r3, r3, #2
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d103      	bne.n	80059e0 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 80059d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80059da:	f000 fc67 	bl	80062ac <vPortFree>
 80059de:	e00a      	b.n	80059f6 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80059e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80059e6:	f023 0301 	bic.w	r3, r3, #1
 80059ea:	b2da      	uxtb	r2, r3
 80059ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80059f2:	e000      	b.n	80059f6 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 80059f4:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80059f6:	4b08      	ldr	r3, [pc, #32]	; (8005a18 <prvProcessReceivedCommands+0x188>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f107 0108 	add.w	r1, r7, #8
 80059fe:	2200      	movs	r2, #0
 8005a00:	4618      	mov	r0, r3
 8005a02:	f7fe fa85 	bl	8003f10 <xQueueReceive>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	f47f af45 	bne.w	8005898 <prvProcessReceivedCommands+0x8>
        }
    }
 8005a0e:	bf00      	nop
 8005a10:	bf00      	nop
 8005a12:	3728      	adds	r7, #40	; 0x28
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	20000398 	.word	0x20000398

08005a1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b088      	sub	sp, #32
 8005a20:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005a22:	e048      	b.n	8005ab6 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005a24:	4b2d      	ldr	r3, [pc, #180]	; (8005adc <prvSwitchTimerLists+0xc0>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a2e:	4b2b      	ldr	r3, [pc, #172]	; (8005adc <prvSwitchTimerLists+0xc0>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	3304      	adds	r3, #4
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f7fd fedb 	bl	80037f8 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	6a1b      	ldr	r3, [r3, #32]
 8005a46:	68f8      	ldr	r0, [r7, #12]
 8005a48:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005a50:	f003 0304 	and.w	r3, r3, #4
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d02e      	beq.n	8005ab6 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	693a      	ldr	r2, [r7, #16]
 8005a5e:	4413      	add	r3, r2
 8005a60:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d90e      	bls.n	8005a88 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	68ba      	ldr	r2, [r7, #8]
 8005a6e:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	68fa      	ldr	r2, [r7, #12]
 8005a74:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005a76:	4b19      	ldr	r3, [pc, #100]	; (8005adc <prvSwitchTimerLists+0xc0>)
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	3304      	adds	r3, #4
 8005a7e:	4619      	mov	r1, r3
 8005a80:	4610      	mov	r0, r2
 8005a82:	f7fd fe80 	bl	8003786 <vListInsert>
 8005a86:	e016      	b.n	8005ab6 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005a88:	2300      	movs	r3, #0
 8005a8a:	9300      	str	r3, [sp, #0]
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	693a      	ldr	r2, [r7, #16]
 8005a90:	2100      	movs	r1, #0
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f7ff fd7c 	bl	8005590 <xTimerGenericCommand>
 8005a98:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d10a      	bne.n	8005ab6 <prvSwitchTimerLists+0x9a>
        __asm volatile
 8005aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aa4:	f383 8811 	msr	BASEPRI, r3
 8005aa8:	f3bf 8f6f 	isb	sy
 8005aac:	f3bf 8f4f 	dsb	sy
 8005ab0:	603b      	str	r3, [r7, #0]
    }
 8005ab2:	bf00      	nop
 8005ab4:	e7fe      	b.n	8005ab4 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005ab6:	4b09      	ldr	r3, [pc, #36]	; (8005adc <prvSwitchTimerLists+0xc0>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d1b1      	bne.n	8005a24 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8005ac0:	4b06      	ldr	r3, [pc, #24]	; (8005adc <prvSwitchTimerLists+0xc0>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8005ac6:	4b06      	ldr	r3, [pc, #24]	; (8005ae0 <prvSwitchTimerLists+0xc4>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a04      	ldr	r2, [pc, #16]	; (8005adc <prvSwitchTimerLists+0xc0>)
 8005acc:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8005ace:	4a04      	ldr	r2, [pc, #16]	; (8005ae0 <prvSwitchTimerLists+0xc4>)
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	6013      	str	r3, [r2, #0]
    }
 8005ad4:	bf00      	nop
 8005ad6:	3718      	adds	r7, #24
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	20000390 	.word	0x20000390
 8005ae0:	20000394 	.word	0x20000394

08005ae4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8005ae8:	f000 f9dc 	bl	8005ea4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8005aec:	4b12      	ldr	r3, [pc, #72]	; (8005b38 <prvCheckForValidListAndQueue+0x54>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d11d      	bne.n	8005b30 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8005af4:	4811      	ldr	r0, [pc, #68]	; (8005b3c <prvCheckForValidListAndQueue+0x58>)
 8005af6:	f7fd fdf5 	bl	80036e4 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8005afa:	4811      	ldr	r0, [pc, #68]	; (8005b40 <prvCheckForValidListAndQueue+0x5c>)
 8005afc:	f7fd fdf2 	bl	80036e4 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8005b00:	4b10      	ldr	r3, [pc, #64]	; (8005b44 <prvCheckForValidListAndQueue+0x60>)
 8005b02:	4a0e      	ldr	r2, [pc, #56]	; (8005b3c <prvCheckForValidListAndQueue+0x58>)
 8005b04:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8005b06:	4b10      	ldr	r3, [pc, #64]	; (8005b48 <prvCheckForValidListAndQueue+0x64>)
 8005b08:	4a0d      	ldr	r2, [pc, #52]	; (8005b40 <prvCheckForValidListAndQueue+0x5c>)
 8005b0a:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	210c      	movs	r1, #12
 8005b10:	200a      	movs	r0, #10
 8005b12:	f7fd ff03 	bl	800391c <xQueueGenericCreate>
 8005b16:	4603      	mov	r3, r0
 8005b18:	4a07      	ldr	r2, [pc, #28]	; (8005b38 <prvCheckForValidListAndQueue+0x54>)
 8005b1a:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8005b1c:	4b06      	ldr	r3, [pc, #24]	; (8005b38 <prvCheckForValidListAndQueue+0x54>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d005      	beq.n	8005b30 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005b24:	4b04      	ldr	r3, [pc, #16]	; (8005b38 <prvCheckForValidListAndQueue+0x54>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4908      	ldr	r1, [pc, #32]	; (8005b4c <prvCheckForValidListAndQueue+0x68>)
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f7fe fd04 	bl	8004538 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005b30:	f000 f9e8 	bl	8005f04 <vPortExitCritical>
    }
 8005b34:	bf00      	nop
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	20000398 	.word	0x20000398
 8005b3c:	20000368 	.word	0x20000368
 8005b40:	2000037c 	.word	0x2000037c
 8005b44:	20000390 	.word	0x20000390
 8005b48:	20000394 	.word	0x20000394
 8005b4c:	08006f4c 	.word	0x08006f4c

08005b50 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8005b50:	b480      	push	{r7}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	3b04      	subs	r3, #4
 8005b60:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005b68:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	3b04      	subs	r3, #4
 8005b6e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	f023 0201 	bic.w	r2, r3, #1
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	3b04      	subs	r3, #4
 8005b7e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8005b80:	4a0c      	ldr	r2, [pc, #48]	; (8005bb4 <pxPortInitialiseStack+0x64>)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	3b14      	subs	r3, #20
 8005b8a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	3b04      	subs	r3, #4
 8005b96:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f06f 0202 	mvn.w	r2, #2
 8005b9e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	3b20      	subs	r3, #32
 8005ba4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3714      	adds	r7, #20
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr
 8005bb4:	08005bb9 	.word	0x08005bb9

08005bb8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b085      	sub	sp, #20
 8005bbc:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8005bc2:	4b12      	ldr	r3, [pc, #72]	; (8005c0c <prvTaskExitError+0x54>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005bca:	d00a      	beq.n	8005be2 <prvTaskExitError+0x2a>
        __asm volatile
 8005bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bd0:	f383 8811 	msr	BASEPRI, r3
 8005bd4:	f3bf 8f6f 	isb	sy
 8005bd8:	f3bf 8f4f 	dsb	sy
 8005bdc:	60fb      	str	r3, [r7, #12]
    }
 8005bde:	bf00      	nop
 8005be0:	e7fe      	b.n	8005be0 <prvTaskExitError+0x28>
        __asm volatile
 8005be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005be6:	f383 8811 	msr	BASEPRI, r3
 8005bea:	f3bf 8f6f 	isb	sy
 8005bee:	f3bf 8f4f 	dsb	sy
 8005bf2:	60bb      	str	r3, [r7, #8]
    }
 8005bf4:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8005bf6:	bf00      	nop
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d0fc      	beq.n	8005bf8 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8005bfe:	bf00      	nop
 8005c00:	bf00      	nop
 8005c02:	3714      	adds	r7, #20
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr
 8005c0c:	2000000c 	.word	0x2000000c

08005c10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8005c10:	4b07      	ldr	r3, [pc, #28]	; (8005c30 <pxCurrentTCBConst2>)
 8005c12:	6819      	ldr	r1, [r3, #0]
 8005c14:	6808      	ldr	r0, [r1, #0]
 8005c16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c1a:	f380 8809 	msr	PSP, r0
 8005c1e:	f3bf 8f6f 	isb	sy
 8005c22:	f04f 0000 	mov.w	r0, #0
 8005c26:	f380 8811 	msr	BASEPRI, r0
 8005c2a:	4770      	bx	lr
 8005c2c:	f3af 8000 	nop.w

08005c30 <pxCurrentTCBConst2>:
 8005c30:	20000264 	.word	0x20000264
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8005c34:	bf00      	nop
 8005c36:	bf00      	nop

08005c38 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8005c38:	4808      	ldr	r0, [pc, #32]	; (8005c5c <prvPortStartFirstTask+0x24>)
 8005c3a:	6800      	ldr	r0, [r0, #0]
 8005c3c:	6800      	ldr	r0, [r0, #0]
 8005c3e:	f380 8808 	msr	MSP, r0
 8005c42:	f04f 0000 	mov.w	r0, #0
 8005c46:	f380 8814 	msr	CONTROL, r0
 8005c4a:	b662      	cpsie	i
 8005c4c:	b661      	cpsie	f
 8005c4e:	f3bf 8f4f 	dsb	sy
 8005c52:	f3bf 8f6f 	isb	sy
 8005c56:	df00      	svc	0
 8005c58:	bf00      	nop
 8005c5a:	0000      	.short	0x0000
 8005c5c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8005c60:	bf00      	nop
 8005c62:	bf00      	nop

08005c64 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b086      	sub	sp, #24
 8005c68:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005c6a:	4b46      	ldr	r3, [pc, #280]	; (8005d84 <xPortStartScheduler+0x120>)
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a46      	ldr	r2, [pc, #280]	; (8005d88 <xPortStartScheduler+0x124>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d10a      	bne.n	8005c8a <xPortStartScheduler+0x26>
        __asm volatile
 8005c74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c78:	f383 8811 	msr	BASEPRI, r3
 8005c7c:	f3bf 8f6f 	isb	sy
 8005c80:	f3bf 8f4f 	dsb	sy
 8005c84:	613b      	str	r3, [r7, #16]
    }
 8005c86:	bf00      	nop
 8005c88:	e7fe      	b.n	8005c88 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005c8a:	4b3e      	ldr	r3, [pc, #248]	; (8005d84 <xPortStartScheduler+0x120>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a3f      	ldr	r2, [pc, #252]	; (8005d8c <xPortStartScheduler+0x128>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d10a      	bne.n	8005caa <xPortStartScheduler+0x46>
        __asm volatile
 8005c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c98:	f383 8811 	msr	BASEPRI, r3
 8005c9c:	f3bf 8f6f 	isb	sy
 8005ca0:	f3bf 8f4f 	dsb	sy
 8005ca4:	60fb      	str	r3, [r7, #12]
    }
 8005ca6:	bf00      	nop
 8005ca8:	e7fe      	b.n	8005ca8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005caa:	4b39      	ldr	r3, [pc, #228]	; (8005d90 <xPortStartScheduler+0x12c>)
 8005cac:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	b2db      	uxtb	r3, r3
 8005cb4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005cb6:	697b      	ldr	r3, [r7, #20]
 8005cb8:	22ff      	movs	r2, #255	; 0xff
 8005cba:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	b2db      	uxtb	r3, r3
 8005cc2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005cc4:	78fb      	ldrb	r3, [r7, #3]
 8005cc6:	b2db      	uxtb	r3, r3
 8005cc8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005ccc:	b2da      	uxtb	r2, r3
 8005cce:	4b31      	ldr	r3, [pc, #196]	; (8005d94 <xPortStartScheduler+0x130>)
 8005cd0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005cd2:	4b31      	ldr	r3, [pc, #196]	; (8005d98 <xPortStartScheduler+0x134>)
 8005cd4:	2207      	movs	r2, #7
 8005cd6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005cd8:	e009      	b.n	8005cee <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8005cda:	4b2f      	ldr	r3, [pc, #188]	; (8005d98 <xPortStartScheduler+0x134>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	4a2d      	ldr	r2, [pc, #180]	; (8005d98 <xPortStartScheduler+0x134>)
 8005ce2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005ce4:	78fb      	ldrb	r3, [r7, #3]
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	005b      	lsls	r3, r3, #1
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005cee:	78fb      	ldrb	r3, [r7, #3]
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cf6:	2b80      	cmp	r3, #128	; 0x80
 8005cf8:	d0ef      	beq.n	8005cda <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005cfa:	4b27      	ldr	r3, [pc, #156]	; (8005d98 <xPortStartScheduler+0x134>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f1c3 0307 	rsb	r3, r3, #7
 8005d02:	2b04      	cmp	r3, #4
 8005d04:	d00a      	beq.n	8005d1c <xPortStartScheduler+0xb8>
        __asm volatile
 8005d06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d0a:	f383 8811 	msr	BASEPRI, r3
 8005d0e:	f3bf 8f6f 	isb	sy
 8005d12:	f3bf 8f4f 	dsb	sy
 8005d16:	60bb      	str	r3, [r7, #8]
    }
 8005d18:	bf00      	nop
 8005d1a:	e7fe      	b.n	8005d1a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005d1c:	4b1e      	ldr	r3, [pc, #120]	; (8005d98 <xPortStartScheduler+0x134>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	021b      	lsls	r3, r3, #8
 8005d22:	4a1d      	ldr	r2, [pc, #116]	; (8005d98 <xPortStartScheduler+0x134>)
 8005d24:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005d26:	4b1c      	ldr	r3, [pc, #112]	; (8005d98 <xPortStartScheduler+0x134>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005d2e:	4a1a      	ldr	r2, [pc, #104]	; (8005d98 <xPortStartScheduler+0x134>)
 8005d30:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	b2da      	uxtb	r2, r3
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005d3a:	4b18      	ldr	r3, [pc, #96]	; (8005d9c <xPortStartScheduler+0x138>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a17      	ldr	r2, [pc, #92]	; (8005d9c <xPortStartScheduler+0x138>)
 8005d40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005d44:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8005d46:	4b15      	ldr	r3, [pc, #84]	; (8005d9c <xPortStartScheduler+0x138>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a14      	ldr	r2, [pc, #80]	; (8005d9c <xPortStartScheduler+0x138>)
 8005d4c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005d50:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8005d52:	f000 f95b 	bl	800600c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8005d56:	4b12      	ldr	r3, [pc, #72]	; (8005da0 <xPortStartScheduler+0x13c>)
 8005d58:	2200      	movs	r2, #0
 8005d5a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8005d5c:	f000 f97a 	bl	8006054 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005d60:	4b10      	ldr	r3, [pc, #64]	; (8005da4 <xPortStartScheduler+0x140>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a0f      	ldr	r2, [pc, #60]	; (8005da4 <xPortStartScheduler+0x140>)
 8005d66:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005d6a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8005d6c:	f7ff ff64 	bl	8005c38 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005d70:	f7fe ff7e 	bl	8004c70 <vTaskSwitchContext>
    prvTaskExitError();
 8005d74:	f7ff ff20 	bl	8005bb8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3718      	adds	r7, #24
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
 8005d82:	bf00      	nop
 8005d84:	e000ed00 	.word	0xe000ed00
 8005d88:	410fc271 	.word	0x410fc271
 8005d8c:	410fc270 	.word	0x410fc270
 8005d90:	e000e400 	.word	0xe000e400
 8005d94:	200003a4 	.word	0x200003a4
 8005d98:	200003a8 	.word	0x200003a8
 8005d9c:	e000ed20 	.word	0xe000ed20
 8005da0:	2000000c 	.word	0x2000000c
 8005da4:	e000ef34 	.word	0xe000ef34

08005da8 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b087      	sub	sp, #28
 8005dac:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005dae:	4b37      	ldr	r3, [pc, #220]	; (8005e8c <vInitPrioGroupValue+0xe4>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a37      	ldr	r2, [pc, #220]	; (8005e90 <vInitPrioGroupValue+0xe8>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d10a      	bne.n	8005dce <vInitPrioGroupValue+0x26>
        __asm volatile
 8005db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dbc:	f383 8811 	msr	BASEPRI, r3
 8005dc0:	f3bf 8f6f 	isb	sy
 8005dc4:	f3bf 8f4f 	dsb	sy
 8005dc8:	613b      	str	r3, [r7, #16]
    }
 8005dca:	bf00      	nop
 8005dcc:	e7fe      	b.n	8005dcc <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005dce:	4b2f      	ldr	r3, [pc, #188]	; (8005e8c <vInitPrioGroupValue+0xe4>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a30      	ldr	r2, [pc, #192]	; (8005e94 <vInitPrioGroupValue+0xec>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d10a      	bne.n	8005dee <vInitPrioGroupValue+0x46>
        __asm volatile
 8005dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ddc:	f383 8811 	msr	BASEPRI, r3
 8005de0:	f3bf 8f6f 	isb	sy
 8005de4:	f3bf 8f4f 	dsb	sy
 8005de8:	60fb      	str	r3, [r7, #12]
    }
 8005dea:	bf00      	nop
 8005dec:	e7fe      	b.n	8005dec <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005dee:	4b2a      	ldr	r3, [pc, #168]	; (8005e98 <vInitPrioGroupValue+0xf0>)
 8005df0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	22ff      	movs	r2, #255	; 0xff
 8005dfe:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	781b      	ldrb	r3, [r3, #0]
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005e08:	78fb      	ldrb	r3, [r7, #3]
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005e10:	b2da      	uxtb	r2, r3
 8005e12:	4b22      	ldr	r3, [pc, #136]	; (8005e9c <vInitPrioGroupValue+0xf4>)
 8005e14:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005e16:	4b22      	ldr	r3, [pc, #136]	; (8005ea0 <vInitPrioGroupValue+0xf8>)
 8005e18:	2207      	movs	r2, #7
 8005e1a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e1c:	e009      	b.n	8005e32 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8005e1e:	4b20      	ldr	r3, [pc, #128]	; (8005ea0 <vInitPrioGroupValue+0xf8>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	3b01      	subs	r3, #1
 8005e24:	4a1e      	ldr	r2, [pc, #120]	; (8005ea0 <vInitPrioGroupValue+0xf8>)
 8005e26:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005e28:	78fb      	ldrb	r3, [r7, #3]
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	005b      	lsls	r3, r3, #1
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e32:	78fb      	ldrb	r3, [r7, #3]
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e3a:	2b80      	cmp	r3, #128	; 0x80
 8005e3c:	d0ef      	beq.n	8005e1e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005e3e:	4b18      	ldr	r3, [pc, #96]	; (8005ea0 <vInitPrioGroupValue+0xf8>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f1c3 0307 	rsb	r3, r3, #7
 8005e46:	2b04      	cmp	r3, #4
 8005e48:	d00a      	beq.n	8005e60 <vInitPrioGroupValue+0xb8>
        __asm volatile
 8005e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e4e:	f383 8811 	msr	BASEPRI, r3
 8005e52:	f3bf 8f6f 	isb	sy
 8005e56:	f3bf 8f4f 	dsb	sy
 8005e5a:	60bb      	str	r3, [r7, #8]
    }
 8005e5c:	bf00      	nop
 8005e5e:	e7fe      	b.n	8005e5e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005e60:	4b0f      	ldr	r3, [pc, #60]	; (8005ea0 <vInitPrioGroupValue+0xf8>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	021b      	lsls	r3, r3, #8
 8005e66:	4a0e      	ldr	r2, [pc, #56]	; (8005ea0 <vInitPrioGroupValue+0xf8>)
 8005e68:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005e6a:	4b0d      	ldr	r3, [pc, #52]	; (8005ea0 <vInitPrioGroupValue+0xf8>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005e72:	4a0b      	ldr	r2, [pc, #44]	; (8005ea0 <vInitPrioGroupValue+0xf8>)
 8005e74:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	b2da      	uxtb	r2, r3
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8005e7e:	bf00      	nop
 8005e80:	371c      	adds	r7, #28
 8005e82:	46bd      	mov	sp, r7
 8005e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e88:	4770      	bx	lr
 8005e8a:	bf00      	nop
 8005e8c:	e000ed00 	.word	0xe000ed00
 8005e90:	410fc271 	.word	0x410fc271
 8005e94:	410fc270 	.word	0x410fc270
 8005e98:	e000e400 	.word	0xe000e400
 8005e9c:	200003a4 	.word	0x200003a4
 8005ea0:	200003a8 	.word	0x200003a8

08005ea4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
        __asm volatile
 8005eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eae:	f383 8811 	msr	BASEPRI, r3
 8005eb2:	f3bf 8f6f 	isb	sy
 8005eb6:	f3bf 8f4f 	dsb	sy
 8005eba:	607b      	str	r3, [r7, #4]
    }
 8005ebc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8005ebe:	4b0f      	ldr	r3, [pc, #60]	; (8005efc <vPortEnterCritical+0x58>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	4a0d      	ldr	r2, [pc, #52]	; (8005efc <vPortEnterCritical+0x58>)
 8005ec6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8005ec8:	4b0c      	ldr	r3, [pc, #48]	; (8005efc <vPortEnterCritical+0x58>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d10f      	bne.n	8005ef0 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005ed0:	4b0b      	ldr	r3, [pc, #44]	; (8005f00 <vPortEnterCritical+0x5c>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	b2db      	uxtb	r3, r3
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d00a      	beq.n	8005ef0 <vPortEnterCritical+0x4c>
        __asm volatile
 8005eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ede:	f383 8811 	msr	BASEPRI, r3
 8005ee2:	f3bf 8f6f 	isb	sy
 8005ee6:	f3bf 8f4f 	dsb	sy
 8005eea:	603b      	str	r3, [r7, #0]
    }
 8005eec:	bf00      	nop
 8005eee:	e7fe      	b.n	8005eee <vPortEnterCritical+0x4a>
    }
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr
 8005efc:	2000000c 	.word	0x2000000c
 8005f00:	e000ed04 	.word	0xe000ed04

08005f04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8005f0a:	4b12      	ldr	r3, [pc, #72]	; (8005f54 <vPortExitCritical+0x50>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d10a      	bne.n	8005f28 <vPortExitCritical+0x24>
        __asm volatile
 8005f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f16:	f383 8811 	msr	BASEPRI, r3
 8005f1a:	f3bf 8f6f 	isb	sy
 8005f1e:	f3bf 8f4f 	dsb	sy
 8005f22:	607b      	str	r3, [r7, #4]
    }
 8005f24:	bf00      	nop
 8005f26:	e7fe      	b.n	8005f26 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8005f28:	4b0a      	ldr	r3, [pc, #40]	; (8005f54 <vPortExitCritical+0x50>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	4a09      	ldr	r2, [pc, #36]	; (8005f54 <vPortExitCritical+0x50>)
 8005f30:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8005f32:	4b08      	ldr	r3, [pc, #32]	; (8005f54 <vPortExitCritical+0x50>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d105      	bne.n	8005f46 <vPortExitCritical+0x42>
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	603b      	str	r3, [r7, #0]
        __asm volatile
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	f383 8811 	msr	BASEPRI, r3
    }
 8005f44:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8005f46:	bf00      	nop
 8005f48:	370c      	adds	r7, #12
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	2000000c 	.word	0x2000000c
	...

08005f60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005f60:	f3ef 8009 	mrs	r0, PSP
 8005f64:	f3bf 8f6f 	isb	sy
 8005f68:	4b15      	ldr	r3, [pc, #84]	; (8005fc0 <pxCurrentTCBConst>)
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	f01e 0f10 	tst.w	lr, #16
 8005f70:	bf08      	it	eq
 8005f72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005f76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f7a:	6010      	str	r0, [r2, #0]
 8005f7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005f80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005f84:	f380 8811 	msr	BASEPRI, r0
 8005f88:	f3bf 8f4f 	dsb	sy
 8005f8c:	f3bf 8f6f 	isb	sy
 8005f90:	f7fe fe6e 	bl	8004c70 <vTaskSwitchContext>
 8005f94:	f04f 0000 	mov.w	r0, #0
 8005f98:	f380 8811 	msr	BASEPRI, r0
 8005f9c:	bc09      	pop	{r0, r3}
 8005f9e:	6819      	ldr	r1, [r3, #0]
 8005fa0:	6808      	ldr	r0, [r1, #0]
 8005fa2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fa6:	f01e 0f10 	tst.w	lr, #16
 8005faa:	bf08      	it	eq
 8005fac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005fb0:	f380 8809 	msr	PSP, r0
 8005fb4:	f3bf 8f6f 	isb	sy
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	f3af 8000 	nop.w

08005fc0 <pxCurrentTCBConst>:
 8005fc0:	20000264 	.word	0x20000264
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005fc4:	bf00      	nop
 8005fc6:	bf00      	nop

08005fc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b082      	sub	sp, #8
 8005fcc:	af00      	add	r7, sp, #0
        __asm volatile
 8005fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fd2:	f383 8811 	msr	BASEPRI, r3
 8005fd6:	f3bf 8f6f 	isb	sy
 8005fda:	f3bf 8f4f 	dsb	sy
 8005fde:	607b      	str	r3, [r7, #4]
    }
 8005fe0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005fe2:	f7fe fd8d 	bl	8004b00 <xTaskIncrementTick>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d003      	beq.n	8005ff4 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005fec:	4b06      	ldr	r3, [pc, #24]	; (8006008 <SysTick_Handler+0x40>)
 8005fee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ff2:	601a      	str	r2, [r3, #0]
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	603b      	str	r3, [r7, #0]
        __asm volatile
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	f383 8811 	msr	BASEPRI, r3
    }
 8005ffe:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 8006000:	bf00      	nop
 8006002:	3708      	adds	r7, #8
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}
 8006008:	e000ed04 	.word	0xe000ed04

0800600c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800600c:	b480      	push	{r7}
 800600e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006010:	4b0b      	ldr	r3, [pc, #44]	; (8006040 <vPortSetupTimerInterrupt+0x34>)
 8006012:	2200      	movs	r2, #0
 8006014:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006016:	4b0b      	ldr	r3, [pc, #44]	; (8006044 <vPortSetupTimerInterrupt+0x38>)
 8006018:	2200      	movs	r2, #0
 800601a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800601c:	4b0a      	ldr	r3, [pc, #40]	; (8006048 <vPortSetupTimerInterrupt+0x3c>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a0a      	ldr	r2, [pc, #40]	; (800604c <vPortSetupTimerInterrupt+0x40>)
 8006022:	fba2 2303 	umull	r2, r3, r2, r3
 8006026:	099b      	lsrs	r3, r3, #6
 8006028:	4a09      	ldr	r2, [pc, #36]	; (8006050 <vPortSetupTimerInterrupt+0x44>)
 800602a:	3b01      	subs	r3, #1
 800602c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800602e:	4b04      	ldr	r3, [pc, #16]	; (8006040 <vPortSetupTimerInterrupt+0x34>)
 8006030:	2207      	movs	r2, #7
 8006032:	601a      	str	r2, [r3, #0]
}
 8006034:	bf00      	nop
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr
 800603e:	bf00      	nop
 8006040:	e000e010 	.word	0xe000e010
 8006044:	e000e018 	.word	0xe000e018
 8006048:	20000000 	.word	0x20000000
 800604c:	10624dd3 	.word	0x10624dd3
 8006050:	e000e014 	.word	0xe000e014

08006054 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8006054:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006064 <vPortEnableVFP+0x10>
 8006058:	6801      	ldr	r1, [r0, #0]
 800605a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800605e:	6001      	str	r1, [r0, #0]
 8006060:	4770      	bx	lr
 8006062:	0000      	.short	0x0000
 8006064:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8006068:	bf00      	nop
 800606a:	bf00      	nop

0800606c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800606c:	b480      	push	{r7}
 800606e:	b085      	sub	sp, #20
 8006070:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8006072:	f3ef 8305 	mrs	r3, IPSR
 8006076:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2b0f      	cmp	r3, #15
 800607c:	d914      	bls.n	80060a8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800607e:	4a17      	ldr	r2, [pc, #92]	; (80060dc <vPortValidateInterruptPriority+0x70>)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	4413      	add	r3, r2
 8006084:	781b      	ldrb	r3, [r3, #0]
 8006086:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006088:	4b15      	ldr	r3, [pc, #84]	; (80060e0 <vPortValidateInterruptPriority+0x74>)
 800608a:	781b      	ldrb	r3, [r3, #0]
 800608c:	7afa      	ldrb	r2, [r7, #11]
 800608e:	429a      	cmp	r2, r3
 8006090:	d20a      	bcs.n	80060a8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8006092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006096:	f383 8811 	msr	BASEPRI, r3
 800609a:	f3bf 8f6f 	isb	sy
 800609e:	f3bf 8f4f 	dsb	sy
 80060a2:	607b      	str	r3, [r7, #4]
    }
 80060a4:	bf00      	nop
 80060a6:	e7fe      	b.n	80060a6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80060a8:	4b0e      	ldr	r3, [pc, #56]	; (80060e4 <vPortValidateInterruptPriority+0x78>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80060b0:	4b0d      	ldr	r3, [pc, #52]	; (80060e8 <vPortValidateInterruptPriority+0x7c>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d90a      	bls.n	80060ce <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80060b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060bc:	f383 8811 	msr	BASEPRI, r3
 80060c0:	f3bf 8f6f 	isb	sy
 80060c4:	f3bf 8f4f 	dsb	sy
 80060c8:	603b      	str	r3, [r7, #0]
    }
 80060ca:	bf00      	nop
 80060cc:	e7fe      	b.n	80060cc <vPortValidateInterruptPriority+0x60>
    }
 80060ce:	bf00      	nop
 80060d0:	3714      	adds	r7, #20
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr
 80060da:	bf00      	nop
 80060dc:	e000e3f0 	.word	0xe000e3f0
 80060e0:	200003a4 	.word	0x200003a4
 80060e4:	e000ed0c 	.word	0xe000ed0c
 80060e8:	200003a8 	.word	0x200003a8

080060ec <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b08a      	sub	sp, #40	; 0x28
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80060f4:	2300      	movs	r3, #0
 80060f6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80060f8:	f7fe fc48 	bl	800498c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80060fc:	4b65      	ldr	r3, [pc, #404]	; (8006294 <pvPortMalloc+0x1a8>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d101      	bne.n	8006108 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8006104:	f000 f934 	bl	8006370 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006108:	4b63      	ldr	r3, [pc, #396]	; (8006298 <pvPortMalloc+0x1ac>)
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4013      	ands	r3, r2
 8006110:	2b00      	cmp	r3, #0
 8006112:	f040 80a7 	bne.w	8006264 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d02d      	beq.n	8006178 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800611c:	2208      	movs	r2, #8
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	429a      	cmp	r2, r3
 8006126:	d227      	bcs.n	8006178 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8006128:	2208      	movs	r2, #8
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4413      	add	r3, r2
 800612e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f003 0307 	and.w	r3, r3, #7
 8006136:	2b00      	cmp	r3, #0
 8006138:	d021      	beq.n	800617e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f023 0307 	bic.w	r3, r3, #7
 8006140:	3308      	adds	r3, #8
 8006142:	687a      	ldr	r2, [r7, #4]
 8006144:	429a      	cmp	r2, r3
 8006146:	d214      	bcs.n	8006172 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f023 0307 	bic.w	r3, r3, #7
 800614e:	3308      	adds	r3, #8
 8006150:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f003 0307 	and.w	r3, r3, #7
 8006158:	2b00      	cmp	r3, #0
 800615a:	d010      	beq.n	800617e <pvPortMalloc+0x92>
        __asm volatile
 800615c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006160:	f383 8811 	msr	BASEPRI, r3
 8006164:	f3bf 8f6f 	isb	sy
 8006168:	f3bf 8f4f 	dsb	sy
 800616c:	617b      	str	r3, [r7, #20]
    }
 800616e:	bf00      	nop
 8006170:	e7fe      	b.n	8006170 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8006172:	2300      	movs	r3, #0
 8006174:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006176:	e002      	b.n	800617e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8006178:	2300      	movs	r3, #0
 800617a:	607b      	str	r3, [r7, #4]
 800617c:	e000      	b.n	8006180 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800617e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d06e      	beq.n	8006264 <pvPortMalloc+0x178>
 8006186:	4b45      	ldr	r3, [pc, #276]	; (800629c <pvPortMalloc+0x1b0>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	429a      	cmp	r2, r3
 800618e:	d869      	bhi.n	8006264 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8006190:	4b43      	ldr	r3, [pc, #268]	; (80062a0 <pvPortMalloc+0x1b4>)
 8006192:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8006194:	4b42      	ldr	r3, [pc, #264]	; (80062a0 <pvPortMalloc+0x1b4>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800619a:	e004      	b.n	80061a6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800619c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800619e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80061a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80061a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d903      	bls.n	80061b8 <pvPortMalloc+0xcc>
 80061b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d1f1      	bne.n	800619c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80061b8:	4b36      	ldr	r3, [pc, #216]	; (8006294 <pvPortMalloc+0x1a8>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061be:	429a      	cmp	r2, r3
 80061c0:	d050      	beq.n	8006264 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80061c2:	6a3b      	ldr	r3, [r7, #32]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2208      	movs	r2, #8
 80061c8:	4413      	add	r3, r2
 80061ca:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80061cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	6a3b      	ldr	r3, [r7, #32]
 80061d2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80061d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d6:	685a      	ldr	r2, [r3, #4]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	1ad2      	subs	r2, r2, r3
 80061dc:	2308      	movs	r3, #8
 80061de:	005b      	lsls	r3, r3, #1
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d91f      	bls.n	8006224 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80061e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4413      	add	r3, r2
 80061ea:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	f003 0307 	and.w	r3, r3, #7
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00a      	beq.n	800620c <pvPortMalloc+0x120>
        __asm volatile
 80061f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061fa:	f383 8811 	msr	BASEPRI, r3
 80061fe:	f3bf 8f6f 	isb	sy
 8006202:	f3bf 8f4f 	dsb	sy
 8006206:	613b      	str	r3, [r7, #16]
    }
 8006208:	bf00      	nop
 800620a:	e7fe      	b.n	800620a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800620c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620e:	685a      	ldr	r2, [r3, #4]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	1ad2      	subs	r2, r2, r3
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8006218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800621e:	69b8      	ldr	r0, [r7, #24]
 8006220:	f000 f908 	bl	8006434 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006224:	4b1d      	ldr	r3, [pc, #116]	; (800629c <pvPortMalloc+0x1b0>)
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	4a1b      	ldr	r2, [pc, #108]	; (800629c <pvPortMalloc+0x1b0>)
 8006230:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006232:	4b1a      	ldr	r3, [pc, #104]	; (800629c <pvPortMalloc+0x1b0>)
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	4b1b      	ldr	r3, [pc, #108]	; (80062a4 <pvPortMalloc+0x1b8>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	429a      	cmp	r2, r3
 800623c:	d203      	bcs.n	8006246 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800623e:	4b17      	ldr	r3, [pc, #92]	; (800629c <pvPortMalloc+0x1b0>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a18      	ldr	r2, [pc, #96]	; (80062a4 <pvPortMalloc+0x1b8>)
 8006244:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006248:	685a      	ldr	r2, [r3, #4]
 800624a:	4b13      	ldr	r3, [pc, #76]	; (8006298 <pvPortMalloc+0x1ac>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	431a      	orrs	r2, r3
 8006250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006252:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8006254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006256:	2200      	movs	r2, #0
 8006258:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800625a:	4b13      	ldr	r3, [pc, #76]	; (80062a8 <pvPortMalloc+0x1bc>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	3301      	adds	r3, #1
 8006260:	4a11      	ldr	r2, [pc, #68]	; (80062a8 <pvPortMalloc+0x1bc>)
 8006262:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8006264:	f7fe fba0 	bl	80049a8 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006268:	69fb      	ldr	r3, [r7, #28]
 800626a:	f003 0307 	and.w	r3, r3, #7
 800626e:	2b00      	cmp	r3, #0
 8006270:	d00a      	beq.n	8006288 <pvPortMalloc+0x19c>
        __asm volatile
 8006272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006276:	f383 8811 	msr	BASEPRI, r3
 800627a:	f3bf 8f6f 	isb	sy
 800627e:	f3bf 8f4f 	dsb	sy
 8006282:	60fb      	str	r3, [r7, #12]
    }
 8006284:	bf00      	nop
 8006286:	e7fe      	b.n	8006286 <pvPortMalloc+0x19a>
    return pvReturn;
 8006288:	69fb      	ldr	r3, [r7, #28]
}
 800628a:	4618      	mov	r0, r3
 800628c:	3728      	adds	r7, #40	; 0x28
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
 8006292:	bf00      	nop
 8006294:	200193b4 	.word	0x200193b4
 8006298:	200193c8 	.word	0x200193c8
 800629c:	200193b8 	.word	0x200193b8
 80062a0:	200193ac 	.word	0x200193ac
 80062a4:	200193bc 	.word	0x200193bc
 80062a8:	200193c0 	.word	0x200193c0

080062ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b086      	sub	sp, #24
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d04d      	beq.n	800635a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80062be:	2308      	movs	r3, #8
 80062c0:	425b      	negs	r3, r3
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	4413      	add	r3, r2
 80062c6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	685a      	ldr	r2, [r3, #4]
 80062d0:	4b24      	ldr	r3, [pc, #144]	; (8006364 <vPortFree+0xb8>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4013      	ands	r3, r2
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d10a      	bne.n	80062f0 <vPortFree+0x44>
        __asm volatile
 80062da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062de:	f383 8811 	msr	BASEPRI, r3
 80062e2:	f3bf 8f6f 	isb	sy
 80062e6:	f3bf 8f4f 	dsb	sy
 80062ea:	60fb      	str	r3, [r7, #12]
    }
 80062ec:	bf00      	nop
 80062ee:	e7fe      	b.n	80062ee <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00a      	beq.n	800630e <vPortFree+0x62>
        __asm volatile
 80062f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062fc:	f383 8811 	msr	BASEPRI, r3
 8006300:	f3bf 8f6f 	isb	sy
 8006304:	f3bf 8f4f 	dsb	sy
 8006308:	60bb      	str	r3, [r7, #8]
    }
 800630a:	bf00      	nop
 800630c:	e7fe      	b.n	800630c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800630e:	693b      	ldr	r3, [r7, #16]
 8006310:	685a      	ldr	r2, [r3, #4]
 8006312:	4b14      	ldr	r3, [pc, #80]	; (8006364 <vPortFree+0xb8>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4013      	ands	r3, r2
 8006318:	2b00      	cmp	r3, #0
 800631a:	d01e      	beq.n	800635a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d11a      	bne.n	800635a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	685a      	ldr	r2, [r3, #4]
 8006328:	4b0e      	ldr	r3, [pc, #56]	; (8006364 <vPortFree+0xb8>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	43db      	mvns	r3, r3
 800632e:	401a      	ands	r2, r3
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8006334:	f7fe fb2a 	bl	800498c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	685a      	ldr	r2, [r3, #4]
 800633c:	4b0a      	ldr	r3, [pc, #40]	; (8006368 <vPortFree+0xbc>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4413      	add	r3, r2
 8006342:	4a09      	ldr	r2, [pc, #36]	; (8006368 <vPortFree+0xbc>)
 8006344:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006346:	6938      	ldr	r0, [r7, #16]
 8006348:	f000 f874 	bl	8006434 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800634c:	4b07      	ldr	r3, [pc, #28]	; (800636c <vPortFree+0xc0>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	3301      	adds	r3, #1
 8006352:	4a06      	ldr	r2, [pc, #24]	; (800636c <vPortFree+0xc0>)
 8006354:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8006356:	f7fe fb27 	bl	80049a8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800635a:	bf00      	nop
 800635c:	3718      	adds	r7, #24
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	200193c8 	.word	0x200193c8
 8006368:	200193b8 	.word	0x200193b8
 800636c:	200193c4 	.word	0x200193c4

08006370 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006376:	f44f 33c8 	mov.w	r3, #102400	; 0x19000
 800637a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800637c:	4b27      	ldr	r3, [pc, #156]	; (800641c <prvHeapInit+0xac>)
 800637e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f003 0307 	and.w	r3, r3, #7
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00c      	beq.n	80063a4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	3307      	adds	r3, #7
 800638e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f023 0307 	bic.w	r3, r3, #7
 8006396:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006398:	68ba      	ldr	r2, [r7, #8]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	4a1f      	ldr	r2, [pc, #124]	; (800641c <prvHeapInit+0xac>)
 80063a0:	4413      	add	r3, r2
 80063a2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80063a8:	4a1d      	ldr	r2, [pc, #116]	; (8006420 <prvHeapInit+0xb0>)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80063ae:	4b1c      	ldr	r3, [pc, #112]	; (8006420 <prvHeapInit+0xb0>)
 80063b0:	2200      	movs	r2, #0
 80063b2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	68ba      	ldr	r2, [r7, #8]
 80063b8:	4413      	add	r3, r2
 80063ba:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80063bc:	2208      	movs	r2, #8
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	1a9b      	subs	r3, r3, r2
 80063c2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f023 0307 	bic.w	r3, r3, #7
 80063ca:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	4a15      	ldr	r2, [pc, #84]	; (8006424 <prvHeapInit+0xb4>)
 80063d0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80063d2:	4b14      	ldr	r3, [pc, #80]	; (8006424 <prvHeapInit+0xb4>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2200      	movs	r2, #0
 80063d8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80063da:	4b12      	ldr	r3, [pc, #72]	; (8006424 <prvHeapInit+0xb4>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2200      	movs	r2, #0
 80063e0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	1ad2      	subs	r2, r2, r3
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80063f0:	4b0c      	ldr	r3, [pc, #48]	; (8006424 <prvHeapInit+0xb4>)
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	4a0a      	ldr	r2, [pc, #40]	; (8006428 <prvHeapInit+0xb8>)
 80063fe:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	4a09      	ldr	r2, [pc, #36]	; (800642c <prvHeapInit+0xbc>)
 8006406:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006408:	4b09      	ldr	r3, [pc, #36]	; (8006430 <prvHeapInit+0xc0>)
 800640a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800640e:	601a      	str	r2, [r3, #0]
}
 8006410:	bf00      	nop
 8006412:	3714      	adds	r7, #20
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr
 800641c:	200003ac 	.word	0x200003ac
 8006420:	200193ac 	.word	0x200193ac
 8006424:	200193b4 	.word	0x200193b4
 8006428:	200193bc 	.word	0x200193bc
 800642c:	200193b8 	.word	0x200193b8
 8006430:	200193c8 	.word	0x200193c8

08006434 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8006434:	b480      	push	{r7}
 8006436:	b085      	sub	sp, #20
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800643c:	4b28      	ldr	r3, [pc, #160]	; (80064e0 <prvInsertBlockIntoFreeList+0xac>)
 800643e:	60fb      	str	r3, [r7, #12]
 8006440:	e002      	b.n	8006448 <prvInsertBlockIntoFreeList+0x14>
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	60fb      	str	r3, [r7, #12]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	429a      	cmp	r2, r3
 8006450:	d8f7      	bhi.n	8006442 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	68ba      	ldr	r2, [r7, #8]
 800645c:	4413      	add	r3, r2
 800645e:	687a      	ldr	r2, [r7, #4]
 8006460:	429a      	cmp	r2, r3
 8006462:	d108      	bne.n	8006476 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	685a      	ldr	r2, [r3, #4]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	441a      	add	r2, r3
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	68ba      	ldr	r2, [r7, #8]
 8006480:	441a      	add	r2, r3
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	429a      	cmp	r2, r3
 8006488:	d118      	bne.n	80064bc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	4b15      	ldr	r3, [pc, #84]	; (80064e4 <prvInsertBlockIntoFreeList+0xb0>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	429a      	cmp	r2, r3
 8006494:	d00d      	beq.n	80064b2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	441a      	add	r2, r3
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	601a      	str	r2, [r3, #0]
 80064b0:	e008      	b.n	80064c4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80064b2:	4b0c      	ldr	r3, [pc, #48]	; (80064e4 <prvInsertBlockIntoFreeList+0xb0>)
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	601a      	str	r2, [r3, #0]
 80064ba:	e003      	b.n	80064c4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80064c4:	68fa      	ldr	r2, [r7, #12]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d002      	beq.n	80064d2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80064d2:	bf00      	nop
 80064d4:	3714      	adds	r7, #20
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr
 80064de:	bf00      	nop
 80064e0:	200193ac 	.word	0x200193ac
 80064e4:	200193b4 	.word	0x200193b4

080064e8 <__errno>:
 80064e8:	4b01      	ldr	r3, [pc, #4]	; (80064f0 <__errno+0x8>)
 80064ea:	6818      	ldr	r0, [r3, #0]
 80064ec:	4770      	bx	lr
 80064ee:	bf00      	nop
 80064f0:	20000010 	.word	0x20000010

080064f4 <__libc_init_array>:
 80064f4:	b570      	push	{r4, r5, r6, lr}
 80064f6:	4d0d      	ldr	r5, [pc, #52]	; (800652c <__libc_init_array+0x38>)
 80064f8:	4c0d      	ldr	r4, [pc, #52]	; (8006530 <__libc_init_array+0x3c>)
 80064fa:	1b64      	subs	r4, r4, r5
 80064fc:	10a4      	asrs	r4, r4, #2
 80064fe:	2600      	movs	r6, #0
 8006500:	42a6      	cmp	r6, r4
 8006502:	d109      	bne.n	8006518 <__libc_init_array+0x24>
 8006504:	4d0b      	ldr	r5, [pc, #44]	; (8006534 <__libc_init_array+0x40>)
 8006506:	4c0c      	ldr	r4, [pc, #48]	; (8006538 <__libc_init_array+0x44>)
 8006508:	f000 fcae 	bl	8006e68 <_init>
 800650c:	1b64      	subs	r4, r4, r5
 800650e:	10a4      	asrs	r4, r4, #2
 8006510:	2600      	movs	r6, #0
 8006512:	42a6      	cmp	r6, r4
 8006514:	d105      	bne.n	8006522 <__libc_init_array+0x2e>
 8006516:	bd70      	pop	{r4, r5, r6, pc}
 8006518:	f855 3b04 	ldr.w	r3, [r5], #4
 800651c:	4798      	blx	r3
 800651e:	3601      	adds	r6, #1
 8006520:	e7ee      	b.n	8006500 <__libc_init_array+0xc>
 8006522:	f855 3b04 	ldr.w	r3, [r5], #4
 8006526:	4798      	blx	r3
 8006528:	3601      	adds	r6, #1
 800652a:	e7f2      	b.n	8006512 <__libc_init_array+0x1e>
 800652c:	08006fa8 	.word	0x08006fa8
 8006530:	08006fa8 	.word	0x08006fa8
 8006534:	08006fa8 	.word	0x08006fa8
 8006538:	08006fac 	.word	0x08006fac

0800653c <memcpy>:
 800653c:	440a      	add	r2, r1
 800653e:	4291      	cmp	r1, r2
 8006540:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006544:	d100      	bne.n	8006548 <memcpy+0xc>
 8006546:	4770      	bx	lr
 8006548:	b510      	push	{r4, lr}
 800654a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800654e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006552:	4291      	cmp	r1, r2
 8006554:	d1f9      	bne.n	800654a <memcpy+0xe>
 8006556:	bd10      	pop	{r4, pc}

08006558 <memset>:
 8006558:	4402      	add	r2, r0
 800655a:	4603      	mov	r3, r0
 800655c:	4293      	cmp	r3, r2
 800655e:	d100      	bne.n	8006562 <memset+0xa>
 8006560:	4770      	bx	lr
 8006562:	f803 1b01 	strb.w	r1, [r3], #1
 8006566:	e7f9      	b.n	800655c <memset+0x4>

08006568 <siprintf>:
 8006568:	b40e      	push	{r1, r2, r3}
 800656a:	b500      	push	{lr}
 800656c:	b09c      	sub	sp, #112	; 0x70
 800656e:	ab1d      	add	r3, sp, #116	; 0x74
 8006570:	9002      	str	r0, [sp, #8]
 8006572:	9006      	str	r0, [sp, #24]
 8006574:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006578:	4809      	ldr	r0, [pc, #36]	; (80065a0 <siprintf+0x38>)
 800657a:	9107      	str	r1, [sp, #28]
 800657c:	9104      	str	r1, [sp, #16]
 800657e:	4909      	ldr	r1, [pc, #36]	; (80065a4 <siprintf+0x3c>)
 8006580:	f853 2b04 	ldr.w	r2, [r3], #4
 8006584:	9105      	str	r1, [sp, #20]
 8006586:	6800      	ldr	r0, [r0, #0]
 8006588:	9301      	str	r3, [sp, #4]
 800658a:	a902      	add	r1, sp, #8
 800658c:	f000 f888 	bl	80066a0 <_svfiprintf_r>
 8006590:	9b02      	ldr	r3, [sp, #8]
 8006592:	2200      	movs	r2, #0
 8006594:	701a      	strb	r2, [r3, #0]
 8006596:	b01c      	add	sp, #112	; 0x70
 8006598:	f85d eb04 	ldr.w	lr, [sp], #4
 800659c:	b003      	add	sp, #12
 800659e:	4770      	bx	lr
 80065a0:	20000010 	.word	0x20000010
 80065a4:	ffff0208 	.word	0xffff0208

080065a8 <_vsiprintf_r>:
 80065a8:	b500      	push	{lr}
 80065aa:	b09b      	sub	sp, #108	; 0x6c
 80065ac:	9100      	str	r1, [sp, #0]
 80065ae:	9104      	str	r1, [sp, #16]
 80065b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80065b4:	9105      	str	r1, [sp, #20]
 80065b6:	9102      	str	r1, [sp, #8]
 80065b8:	4905      	ldr	r1, [pc, #20]	; (80065d0 <_vsiprintf_r+0x28>)
 80065ba:	9103      	str	r1, [sp, #12]
 80065bc:	4669      	mov	r1, sp
 80065be:	f000 f86f 	bl	80066a0 <_svfiprintf_r>
 80065c2:	9b00      	ldr	r3, [sp, #0]
 80065c4:	2200      	movs	r2, #0
 80065c6:	701a      	strb	r2, [r3, #0]
 80065c8:	b01b      	add	sp, #108	; 0x6c
 80065ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80065ce:	bf00      	nop
 80065d0:	ffff0208 	.word	0xffff0208

080065d4 <vsiprintf>:
 80065d4:	4613      	mov	r3, r2
 80065d6:	460a      	mov	r2, r1
 80065d8:	4601      	mov	r1, r0
 80065da:	4802      	ldr	r0, [pc, #8]	; (80065e4 <vsiprintf+0x10>)
 80065dc:	6800      	ldr	r0, [r0, #0]
 80065de:	f7ff bfe3 	b.w	80065a8 <_vsiprintf_r>
 80065e2:	bf00      	nop
 80065e4:	20000010 	.word	0x20000010

080065e8 <__ssputs_r>:
 80065e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065ec:	688e      	ldr	r6, [r1, #8]
 80065ee:	429e      	cmp	r6, r3
 80065f0:	4682      	mov	sl, r0
 80065f2:	460c      	mov	r4, r1
 80065f4:	4690      	mov	r8, r2
 80065f6:	461f      	mov	r7, r3
 80065f8:	d838      	bhi.n	800666c <__ssputs_r+0x84>
 80065fa:	898a      	ldrh	r2, [r1, #12]
 80065fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006600:	d032      	beq.n	8006668 <__ssputs_r+0x80>
 8006602:	6825      	ldr	r5, [r4, #0]
 8006604:	6909      	ldr	r1, [r1, #16]
 8006606:	eba5 0901 	sub.w	r9, r5, r1
 800660a:	6965      	ldr	r5, [r4, #20]
 800660c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006610:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006614:	3301      	adds	r3, #1
 8006616:	444b      	add	r3, r9
 8006618:	106d      	asrs	r5, r5, #1
 800661a:	429d      	cmp	r5, r3
 800661c:	bf38      	it	cc
 800661e:	461d      	movcc	r5, r3
 8006620:	0553      	lsls	r3, r2, #21
 8006622:	d531      	bpl.n	8006688 <__ssputs_r+0xa0>
 8006624:	4629      	mov	r1, r5
 8006626:	f000 fb55 	bl	8006cd4 <_malloc_r>
 800662a:	4606      	mov	r6, r0
 800662c:	b950      	cbnz	r0, 8006644 <__ssputs_r+0x5c>
 800662e:	230c      	movs	r3, #12
 8006630:	f8ca 3000 	str.w	r3, [sl]
 8006634:	89a3      	ldrh	r3, [r4, #12]
 8006636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800663a:	81a3      	strh	r3, [r4, #12]
 800663c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006644:	6921      	ldr	r1, [r4, #16]
 8006646:	464a      	mov	r2, r9
 8006648:	f7ff ff78 	bl	800653c <memcpy>
 800664c:	89a3      	ldrh	r3, [r4, #12]
 800664e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006652:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006656:	81a3      	strh	r3, [r4, #12]
 8006658:	6126      	str	r6, [r4, #16]
 800665a:	6165      	str	r5, [r4, #20]
 800665c:	444e      	add	r6, r9
 800665e:	eba5 0509 	sub.w	r5, r5, r9
 8006662:	6026      	str	r6, [r4, #0]
 8006664:	60a5      	str	r5, [r4, #8]
 8006666:	463e      	mov	r6, r7
 8006668:	42be      	cmp	r6, r7
 800666a:	d900      	bls.n	800666e <__ssputs_r+0x86>
 800666c:	463e      	mov	r6, r7
 800666e:	6820      	ldr	r0, [r4, #0]
 8006670:	4632      	mov	r2, r6
 8006672:	4641      	mov	r1, r8
 8006674:	f000 faa8 	bl	8006bc8 <memmove>
 8006678:	68a3      	ldr	r3, [r4, #8]
 800667a:	1b9b      	subs	r3, r3, r6
 800667c:	60a3      	str	r3, [r4, #8]
 800667e:	6823      	ldr	r3, [r4, #0]
 8006680:	4433      	add	r3, r6
 8006682:	6023      	str	r3, [r4, #0]
 8006684:	2000      	movs	r0, #0
 8006686:	e7db      	b.n	8006640 <__ssputs_r+0x58>
 8006688:	462a      	mov	r2, r5
 800668a:	f000 fb97 	bl	8006dbc <_realloc_r>
 800668e:	4606      	mov	r6, r0
 8006690:	2800      	cmp	r0, #0
 8006692:	d1e1      	bne.n	8006658 <__ssputs_r+0x70>
 8006694:	6921      	ldr	r1, [r4, #16]
 8006696:	4650      	mov	r0, sl
 8006698:	f000 fab0 	bl	8006bfc <_free_r>
 800669c:	e7c7      	b.n	800662e <__ssputs_r+0x46>
	...

080066a0 <_svfiprintf_r>:
 80066a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066a4:	4698      	mov	r8, r3
 80066a6:	898b      	ldrh	r3, [r1, #12]
 80066a8:	061b      	lsls	r3, r3, #24
 80066aa:	b09d      	sub	sp, #116	; 0x74
 80066ac:	4607      	mov	r7, r0
 80066ae:	460d      	mov	r5, r1
 80066b0:	4614      	mov	r4, r2
 80066b2:	d50e      	bpl.n	80066d2 <_svfiprintf_r+0x32>
 80066b4:	690b      	ldr	r3, [r1, #16]
 80066b6:	b963      	cbnz	r3, 80066d2 <_svfiprintf_r+0x32>
 80066b8:	2140      	movs	r1, #64	; 0x40
 80066ba:	f000 fb0b 	bl	8006cd4 <_malloc_r>
 80066be:	6028      	str	r0, [r5, #0]
 80066c0:	6128      	str	r0, [r5, #16]
 80066c2:	b920      	cbnz	r0, 80066ce <_svfiprintf_r+0x2e>
 80066c4:	230c      	movs	r3, #12
 80066c6:	603b      	str	r3, [r7, #0]
 80066c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066cc:	e0d1      	b.n	8006872 <_svfiprintf_r+0x1d2>
 80066ce:	2340      	movs	r3, #64	; 0x40
 80066d0:	616b      	str	r3, [r5, #20]
 80066d2:	2300      	movs	r3, #0
 80066d4:	9309      	str	r3, [sp, #36]	; 0x24
 80066d6:	2320      	movs	r3, #32
 80066d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80066dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80066e0:	2330      	movs	r3, #48	; 0x30
 80066e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800688c <_svfiprintf_r+0x1ec>
 80066e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80066ea:	f04f 0901 	mov.w	r9, #1
 80066ee:	4623      	mov	r3, r4
 80066f0:	469a      	mov	sl, r3
 80066f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80066f6:	b10a      	cbz	r2, 80066fc <_svfiprintf_r+0x5c>
 80066f8:	2a25      	cmp	r2, #37	; 0x25
 80066fa:	d1f9      	bne.n	80066f0 <_svfiprintf_r+0x50>
 80066fc:	ebba 0b04 	subs.w	fp, sl, r4
 8006700:	d00b      	beq.n	800671a <_svfiprintf_r+0x7a>
 8006702:	465b      	mov	r3, fp
 8006704:	4622      	mov	r2, r4
 8006706:	4629      	mov	r1, r5
 8006708:	4638      	mov	r0, r7
 800670a:	f7ff ff6d 	bl	80065e8 <__ssputs_r>
 800670e:	3001      	adds	r0, #1
 8006710:	f000 80aa 	beq.w	8006868 <_svfiprintf_r+0x1c8>
 8006714:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006716:	445a      	add	r2, fp
 8006718:	9209      	str	r2, [sp, #36]	; 0x24
 800671a:	f89a 3000 	ldrb.w	r3, [sl]
 800671e:	2b00      	cmp	r3, #0
 8006720:	f000 80a2 	beq.w	8006868 <_svfiprintf_r+0x1c8>
 8006724:	2300      	movs	r3, #0
 8006726:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800672a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800672e:	f10a 0a01 	add.w	sl, sl, #1
 8006732:	9304      	str	r3, [sp, #16]
 8006734:	9307      	str	r3, [sp, #28]
 8006736:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800673a:	931a      	str	r3, [sp, #104]	; 0x68
 800673c:	4654      	mov	r4, sl
 800673e:	2205      	movs	r2, #5
 8006740:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006744:	4851      	ldr	r0, [pc, #324]	; (800688c <_svfiprintf_r+0x1ec>)
 8006746:	f7f9 fd6b 	bl	8000220 <memchr>
 800674a:	9a04      	ldr	r2, [sp, #16]
 800674c:	b9d8      	cbnz	r0, 8006786 <_svfiprintf_r+0xe6>
 800674e:	06d0      	lsls	r0, r2, #27
 8006750:	bf44      	itt	mi
 8006752:	2320      	movmi	r3, #32
 8006754:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006758:	0711      	lsls	r1, r2, #28
 800675a:	bf44      	itt	mi
 800675c:	232b      	movmi	r3, #43	; 0x2b
 800675e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006762:	f89a 3000 	ldrb.w	r3, [sl]
 8006766:	2b2a      	cmp	r3, #42	; 0x2a
 8006768:	d015      	beq.n	8006796 <_svfiprintf_r+0xf6>
 800676a:	9a07      	ldr	r2, [sp, #28]
 800676c:	4654      	mov	r4, sl
 800676e:	2000      	movs	r0, #0
 8006770:	f04f 0c0a 	mov.w	ip, #10
 8006774:	4621      	mov	r1, r4
 8006776:	f811 3b01 	ldrb.w	r3, [r1], #1
 800677a:	3b30      	subs	r3, #48	; 0x30
 800677c:	2b09      	cmp	r3, #9
 800677e:	d94e      	bls.n	800681e <_svfiprintf_r+0x17e>
 8006780:	b1b0      	cbz	r0, 80067b0 <_svfiprintf_r+0x110>
 8006782:	9207      	str	r2, [sp, #28]
 8006784:	e014      	b.n	80067b0 <_svfiprintf_r+0x110>
 8006786:	eba0 0308 	sub.w	r3, r0, r8
 800678a:	fa09 f303 	lsl.w	r3, r9, r3
 800678e:	4313      	orrs	r3, r2
 8006790:	9304      	str	r3, [sp, #16]
 8006792:	46a2      	mov	sl, r4
 8006794:	e7d2      	b.n	800673c <_svfiprintf_r+0x9c>
 8006796:	9b03      	ldr	r3, [sp, #12]
 8006798:	1d19      	adds	r1, r3, #4
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	9103      	str	r1, [sp, #12]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	bfbb      	ittet	lt
 80067a2:	425b      	neglt	r3, r3
 80067a4:	f042 0202 	orrlt.w	r2, r2, #2
 80067a8:	9307      	strge	r3, [sp, #28]
 80067aa:	9307      	strlt	r3, [sp, #28]
 80067ac:	bfb8      	it	lt
 80067ae:	9204      	strlt	r2, [sp, #16]
 80067b0:	7823      	ldrb	r3, [r4, #0]
 80067b2:	2b2e      	cmp	r3, #46	; 0x2e
 80067b4:	d10c      	bne.n	80067d0 <_svfiprintf_r+0x130>
 80067b6:	7863      	ldrb	r3, [r4, #1]
 80067b8:	2b2a      	cmp	r3, #42	; 0x2a
 80067ba:	d135      	bne.n	8006828 <_svfiprintf_r+0x188>
 80067bc:	9b03      	ldr	r3, [sp, #12]
 80067be:	1d1a      	adds	r2, r3, #4
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	9203      	str	r2, [sp, #12]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	bfb8      	it	lt
 80067c8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80067cc:	3402      	adds	r4, #2
 80067ce:	9305      	str	r3, [sp, #20]
 80067d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800689c <_svfiprintf_r+0x1fc>
 80067d4:	7821      	ldrb	r1, [r4, #0]
 80067d6:	2203      	movs	r2, #3
 80067d8:	4650      	mov	r0, sl
 80067da:	f7f9 fd21 	bl	8000220 <memchr>
 80067de:	b140      	cbz	r0, 80067f2 <_svfiprintf_r+0x152>
 80067e0:	2340      	movs	r3, #64	; 0x40
 80067e2:	eba0 000a 	sub.w	r0, r0, sl
 80067e6:	fa03 f000 	lsl.w	r0, r3, r0
 80067ea:	9b04      	ldr	r3, [sp, #16]
 80067ec:	4303      	orrs	r3, r0
 80067ee:	3401      	adds	r4, #1
 80067f0:	9304      	str	r3, [sp, #16]
 80067f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067f6:	4826      	ldr	r0, [pc, #152]	; (8006890 <_svfiprintf_r+0x1f0>)
 80067f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80067fc:	2206      	movs	r2, #6
 80067fe:	f7f9 fd0f 	bl	8000220 <memchr>
 8006802:	2800      	cmp	r0, #0
 8006804:	d038      	beq.n	8006878 <_svfiprintf_r+0x1d8>
 8006806:	4b23      	ldr	r3, [pc, #140]	; (8006894 <_svfiprintf_r+0x1f4>)
 8006808:	bb1b      	cbnz	r3, 8006852 <_svfiprintf_r+0x1b2>
 800680a:	9b03      	ldr	r3, [sp, #12]
 800680c:	3307      	adds	r3, #7
 800680e:	f023 0307 	bic.w	r3, r3, #7
 8006812:	3308      	adds	r3, #8
 8006814:	9303      	str	r3, [sp, #12]
 8006816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006818:	4433      	add	r3, r6
 800681a:	9309      	str	r3, [sp, #36]	; 0x24
 800681c:	e767      	b.n	80066ee <_svfiprintf_r+0x4e>
 800681e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006822:	460c      	mov	r4, r1
 8006824:	2001      	movs	r0, #1
 8006826:	e7a5      	b.n	8006774 <_svfiprintf_r+0xd4>
 8006828:	2300      	movs	r3, #0
 800682a:	3401      	adds	r4, #1
 800682c:	9305      	str	r3, [sp, #20]
 800682e:	4619      	mov	r1, r3
 8006830:	f04f 0c0a 	mov.w	ip, #10
 8006834:	4620      	mov	r0, r4
 8006836:	f810 2b01 	ldrb.w	r2, [r0], #1
 800683a:	3a30      	subs	r2, #48	; 0x30
 800683c:	2a09      	cmp	r2, #9
 800683e:	d903      	bls.n	8006848 <_svfiprintf_r+0x1a8>
 8006840:	2b00      	cmp	r3, #0
 8006842:	d0c5      	beq.n	80067d0 <_svfiprintf_r+0x130>
 8006844:	9105      	str	r1, [sp, #20]
 8006846:	e7c3      	b.n	80067d0 <_svfiprintf_r+0x130>
 8006848:	fb0c 2101 	mla	r1, ip, r1, r2
 800684c:	4604      	mov	r4, r0
 800684e:	2301      	movs	r3, #1
 8006850:	e7f0      	b.n	8006834 <_svfiprintf_r+0x194>
 8006852:	ab03      	add	r3, sp, #12
 8006854:	9300      	str	r3, [sp, #0]
 8006856:	462a      	mov	r2, r5
 8006858:	4b0f      	ldr	r3, [pc, #60]	; (8006898 <_svfiprintf_r+0x1f8>)
 800685a:	a904      	add	r1, sp, #16
 800685c:	4638      	mov	r0, r7
 800685e:	f3af 8000 	nop.w
 8006862:	1c42      	adds	r2, r0, #1
 8006864:	4606      	mov	r6, r0
 8006866:	d1d6      	bne.n	8006816 <_svfiprintf_r+0x176>
 8006868:	89ab      	ldrh	r3, [r5, #12]
 800686a:	065b      	lsls	r3, r3, #25
 800686c:	f53f af2c 	bmi.w	80066c8 <_svfiprintf_r+0x28>
 8006870:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006872:	b01d      	add	sp, #116	; 0x74
 8006874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006878:	ab03      	add	r3, sp, #12
 800687a:	9300      	str	r3, [sp, #0]
 800687c:	462a      	mov	r2, r5
 800687e:	4b06      	ldr	r3, [pc, #24]	; (8006898 <_svfiprintf_r+0x1f8>)
 8006880:	a904      	add	r1, sp, #16
 8006882:	4638      	mov	r0, r7
 8006884:	f000 f87a 	bl	800697c <_printf_i>
 8006888:	e7eb      	b.n	8006862 <_svfiprintf_r+0x1c2>
 800688a:	bf00      	nop
 800688c:	08006f6c 	.word	0x08006f6c
 8006890:	08006f76 	.word	0x08006f76
 8006894:	00000000 	.word	0x00000000
 8006898:	080065e9 	.word	0x080065e9
 800689c:	08006f72 	.word	0x08006f72

080068a0 <_printf_common>:
 80068a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068a4:	4616      	mov	r6, r2
 80068a6:	4699      	mov	r9, r3
 80068a8:	688a      	ldr	r2, [r1, #8]
 80068aa:	690b      	ldr	r3, [r1, #16]
 80068ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80068b0:	4293      	cmp	r3, r2
 80068b2:	bfb8      	it	lt
 80068b4:	4613      	movlt	r3, r2
 80068b6:	6033      	str	r3, [r6, #0]
 80068b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80068bc:	4607      	mov	r7, r0
 80068be:	460c      	mov	r4, r1
 80068c0:	b10a      	cbz	r2, 80068c6 <_printf_common+0x26>
 80068c2:	3301      	adds	r3, #1
 80068c4:	6033      	str	r3, [r6, #0]
 80068c6:	6823      	ldr	r3, [r4, #0]
 80068c8:	0699      	lsls	r1, r3, #26
 80068ca:	bf42      	ittt	mi
 80068cc:	6833      	ldrmi	r3, [r6, #0]
 80068ce:	3302      	addmi	r3, #2
 80068d0:	6033      	strmi	r3, [r6, #0]
 80068d2:	6825      	ldr	r5, [r4, #0]
 80068d4:	f015 0506 	ands.w	r5, r5, #6
 80068d8:	d106      	bne.n	80068e8 <_printf_common+0x48>
 80068da:	f104 0a19 	add.w	sl, r4, #25
 80068de:	68e3      	ldr	r3, [r4, #12]
 80068e0:	6832      	ldr	r2, [r6, #0]
 80068e2:	1a9b      	subs	r3, r3, r2
 80068e4:	42ab      	cmp	r3, r5
 80068e6:	dc26      	bgt.n	8006936 <_printf_common+0x96>
 80068e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80068ec:	1e13      	subs	r3, r2, #0
 80068ee:	6822      	ldr	r2, [r4, #0]
 80068f0:	bf18      	it	ne
 80068f2:	2301      	movne	r3, #1
 80068f4:	0692      	lsls	r2, r2, #26
 80068f6:	d42b      	bmi.n	8006950 <_printf_common+0xb0>
 80068f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80068fc:	4649      	mov	r1, r9
 80068fe:	4638      	mov	r0, r7
 8006900:	47c0      	blx	r8
 8006902:	3001      	adds	r0, #1
 8006904:	d01e      	beq.n	8006944 <_printf_common+0xa4>
 8006906:	6823      	ldr	r3, [r4, #0]
 8006908:	68e5      	ldr	r5, [r4, #12]
 800690a:	6832      	ldr	r2, [r6, #0]
 800690c:	f003 0306 	and.w	r3, r3, #6
 8006910:	2b04      	cmp	r3, #4
 8006912:	bf08      	it	eq
 8006914:	1aad      	subeq	r5, r5, r2
 8006916:	68a3      	ldr	r3, [r4, #8]
 8006918:	6922      	ldr	r2, [r4, #16]
 800691a:	bf0c      	ite	eq
 800691c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006920:	2500      	movne	r5, #0
 8006922:	4293      	cmp	r3, r2
 8006924:	bfc4      	itt	gt
 8006926:	1a9b      	subgt	r3, r3, r2
 8006928:	18ed      	addgt	r5, r5, r3
 800692a:	2600      	movs	r6, #0
 800692c:	341a      	adds	r4, #26
 800692e:	42b5      	cmp	r5, r6
 8006930:	d11a      	bne.n	8006968 <_printf_common+0xc8>
 8006932:	2000      	movs	r0, #0
 8006934:	e008      	b.n	8006948 <_printf_common+0xa8>
 8006936:	2301      	movs	r3, #1
 8006938:	4652      	mov	r2, sl
 800693a:	4649      	mov	r1, r9
 800693c:	4638      	mov	r0, r7
 800693e:	47c0      	blx	r8
 8006940:	3001      	adds	r0, #1
 8006942:	d103      	bne.n	800694c <_printf_common+0xac>
 8006944:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800694c:	3501      	adds	r5, #1
 800694e:	e7c6      	b.n	80068de <_printf_common+0x3e>
 8006950:	18e1      	adds	r1, r4, r3
 8006952:	1c5a      	adds	r2, r3, #1
 8006954:	2030      	movs	r0, #48	; 0x30
 8006956:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800695a:	4422      	add	r2, r4
 800695c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006960:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006964:	3302      	adds	r3, #2
 8006966:	e7c7      	b.n	80068f8 <_printf_common+0x58>
 8006968:	2301      	movs	r3, #1
 800696a:	4622      	mov	r2, r4
 800696c:	4649      	mov	r1, r9
 800696e:	4638      	mov	r0, r7
 8006970:	47c0      	blx	r8
 8006972:	3001      	adds	r0, #1
 8006974:	d0e6      	beq.n	8006944 <_printf_common+0xa4>
 8006976:	3601      	adds	r6, #1
 8006978:	e7d9      	b.n	800692e <_printf_common+0x8e>
	...

0800697c <_printf_i>:
 800697c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006980:	7e0f      	ldrb	r7, [r1, #24]
 8006982:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006984:	2f78      	cmp	r7, #120	; 0x78
 8006986:	4691      	mov	r9, r2
 8006988:	4680      	mov	r8, r0
 800698a:	460c      	mov	r4, r1
 800698c:	469a      	mov	sl, r3
 800698e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006992:	d807      	bhi.n	80069a4 <_printf_i+0x28>
 8006994:	2f62      	cmp	r7, #98	; 0x62
 8006996:	d80a      	bhi.n	80069ae <_printf_i+0x32>
 8006998:	2f00      	cmp	r7, #0
 800699a:	f000 80d8 	beq.w	8006b4e <_printf_i+0x1d2>
 800699e:	2f58      	cmp	r7, #88	; 0x58
 80069a0:	f000 80a3 	beq.w	8006aea <_printf_i+0x16e>
 80069a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80069ac:	e03a      	b.n	8006a24 <_printf_i+0xa8>
 80069ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80069b2:	2b15      	cmp	r3, #21
 80069b4:	d8f6      	bhi.n	80069a4 <_printf_i+0x28>
 80069b6:	a101      	add	r1, pc, #4	; (adr r1, 80069bc <_printf_i+0x40>)
 80069b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80069bc:	08006a15 	.word	0x08006a15
 80069c0:	08006a29 	.word	0x08006a29
 80069c4:	080069a5 	.word	0x080069a5
 80069c8:	080069a5 	.word	0x080069a5
 80069cc:	080069a5 	.word	0x080069a5
 80069d0:	080069a5 	.word	0x080069a5
 80069d4:	08006a29 	.word	0x08006a29
 80069d8:	080069a5 	.word	0x080069a5
 80069dc:	080069a5 	.word	0x080069a5
 80069e0:	080069a5 	.word	0x080069a5
 80069e4:	080069a5 	.word	0x080069a5
 80069e8:	08006b35 	.word	0x08006b35
 80069ec:	08006a59 	.word	0x08006a59
 80069f0:	08006b17 	.word	0x08006b17
 80069f4:	080069a5 	.word	0x080069a5
 80069f8:	080069a5 	.word	0x080069a5
 80069fc:	08006b57 	.word	0x08006b57
 8006a00:	080069a5 	.word	0x080069a5
 8006a04:	08006a59 	.word	0x08006a59
 8006a08:	080069a5 	.word	0x080069a5
 8006a0c:	080069a5 	.word	0x080069a5
 8006a10:	08006b1f 	.word	0x08006b1f
 8006a14:	682b      	ldr	r3, [r5, #0]
 8006a16:	1d1a      	adds	r2, r3, #4
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	602a      	str	r2, [r5, #0]
 8006a1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a24:	2301      	movs	r3, #1
 8006a26:	e0a3      	b.n	8006b70 <_printf_i+0x1f4>
 8006a28:	6820      	ldr	r0, [r4, #0]
 8006a2a:	6829      	ldr	r1, [r5, #0]
 8006a2c:	0606      	lsls	r6, r0, #24
 8006a2e:	f101 0304 	add.w	r3, r1, #4
 8006a32:	d50a      	bpl.n	8006a4a <_printf_i+0xce>
 8006a34:	680e      	ldr	r6, [r1, #0]
 8006a36:	602b      	str	r3, [r5, #0]
 8006a38:	2e00      	cmp	r6, #0
 8006a3a:	da03      	bge.n	8006a44 <_printf_i+0xc8>
 8006a3c:	232d      	movs	r3, #45	; 0x2d
 8006a3e:	4276      	negs	r6, r6
 8006a40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a44:	485e      	ldr	r0, [pc, #376]	; (8006bc0 <_printf_i+0x244>)
 8006a46:	230a      	movs	r3, #10
 8006a48:	e019      	b.n	8006a7e <_printf_i+0x102>
 8006a4a:	680e      	ldr	r6, [r1, #0]
 8006a4c:	602b      	str	r3, [r5, #0]
 8006a4e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006a52:	bf18      	it	ne
 8006a54:	b236      	sxthne	r6, r6
 8006a56:	e7ef      	b.n	8006a38 <_printf_i+0xbc>
 8006a58:	682b      	ldr	r3, [r5, #0]
 8006a5a:	6820      	ldr	r0, [r4, #0]
 8006a5c:	1d19      	adds	r1, r3, #4
 8006a5e:	6029      	str	r1, [r5, #0]
 8006a60:	0601      	lsls	r1, r0, #24
 8006a62:	d501      	bpl.n	8006a68 <_printf_i+0xec>
 8006a64:	681e      	ldr	r6, [r3, #0]
 8006a66:	e002      	b.n	8006a6e <_printf_i+0xf2>
 8006a68:	0646      	lsls	r6, r0, #25
 8006a6a:	d5fb      	bpl.n	8006a64 <_printf_i+0xe8>
 8006a6c:	881e      	ldrh	r6, [r3, #0]
 8006a6e:	4854      	ldr	r0, [pc, #336]	; (8006bc0 <_printf_i+0x244>)
 8006a70:	2f6f      	cmp	r7, #111	; 0x6f
 8006a72:	bf0c      	ite	eq
 8006a74:	2308      	moveq	r3, #8
 8006a76:	230a      	movne	r3, #10
 8006a78:	2100      	movs	r1, #0
 8006a7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006a7e:	6865      	ldr	r5, [r4, #4]
 8006a80:	60a5      	str	r5, [r4, #8]
 8006a82:	2d00      	cmp	r5, #0
 8006a84:	bfa2      	ittt	ge
 8006a86:	6821      	ldrge	r1, [r4, #0]
 8006a88:	f021 0104 	bicge.w	r1, r1, #4
 8006a8c:	6021      	strge	r1, [r4, #0]
 8006a8e:	b90e      	cbnz	r6, 8006a94 <_printf_i+0x118>
 8006a90:	2d00      	cmp	r5, #0
 8006a92:	d04d      	beq.n	8006b30 <_printf_i+0x1b4>
 8006a94:	4615      	mov	r5, r2
 8006a96:	fbb6 f1f3 	udiv	r1, r6, r3
 8006a9a:	fb03 6711 	mls	r7, r3, r1, r6
 8006a9e:	5dc7      	ldrb	r7, [r0, r7]
 8006aa0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006aa4:	4637      	mov	r7, r6
 8006aa6:	42bb      	cmp	r3, r7
 8006aa8:	460e      	mov	r6, r1
 8006aaa:	d9f4      	bls.n	8006a96 <_printf_i+0x11a>
 8006aac:	2b08      	cmp	r3, #8
 8006aae:	d10b      	bne.n	8006ac8 <_printf_i+0x14c>
 8006ab0:	6823      	ldr	r3, [r4, #0]
 8006ab2:	07de      	lsls	r6, r3, #31
 8006ab4:	d508      	bpl.n	8006ac8 <_printf_i+0x14c>
 8006ab6:	6923      	ldr	r3, [r4, #16]
 8006ab8:	6861      	ldr	r1, [r4, #4]
 8006aba:	4299      	cmp	r1, r3
 8006abc:	bfde      	ittt	le
 8006abe:	2330      	movle	r3, #48	; 0x30
 8006ac0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006ac4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006ac8:	1b52      	subs	r2, r2, r5
 8006aca:	6122      	str	r2, [r4, #16]
 8006acc:	f8cd a000 	str.w	sl, [sp]
 8006ad0:	464b      	mov	r3, r9
 8006ad2:	aa03      	add	r2, sp, #12
 8006ad4:	4621      	mov	r1, r4
 8006ad6:	4640      	mov	r0, r8
 8006ad8:	f7ff fee2 	bl	80068a0 <_printf_common>
 8006adc:	3001      	adds	r0, #1
 8006ade:	d14c      	bne.n	8006b7a <_printf_i+0x1fe>
 8006ae0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ae4:	b004      	add	sp, #16
 8006ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aea:	4835      	ldr	r0, [pc, #212]	; (8006bc0 <_printf_i+0x244>)
 8006aec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006af0:	6829      	ldr	r1, [r5, #0]
 8006af2:	6823      	ldr	r3, [r4, #0]
 8006af4:	f851 6b04 	ldr.w	r6, [r1], #4
 8006af8:	6029      	str	r1, [r5, #0]
 8006afa:	061d      	lsls	r5, r3, #24
 8006afc:	d514      	bpl.n	8006b28 <_printf_i+0x1ac>
 8006afe:	07df      	lsls	r7, r3, #31
 8006b00:	bf44      	itt	mi
 8006b02:	f043 0320 	orrmi.w	r3, r3, #32
 8006b06:	6023      	strmi	r3, [r4, #0]
 8006b08:	b91e      	cbnz	r6, 8006b12 <_printf_i+0x196>
 8006b0a:	6823      	ldr	r3, [r4, #0]
 8006b0c:	f023 0320 	bic.w	r3, r3, #32
 8006b10:	6023      	str	r3, [r4, #0]
 8006b12:	2310      	movs	r3, #16
 8006b14:	e7b0      	b.n	8006a78 <_printf_i+0xfc>
 8006b16:	6823      	ldr	r3, [r4, #0]
 8006b18:	f043 0320 	orr.w	r3, r3, #32
 8006b1c:	6023      	str	r3, [r4, #0]
 8006b1e:	2378      	movs	r3, #120	; 0x78
 8006b20:	4828      	ldr	r0, [pc, #160]	; (8006bc4 <_printf_i+0x248>)
 8006b22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006b26:	e7e3      	b.n	8006af0 <_printf_i+0x174>
 8006b28:	0659      	lsls	r1, r3, #25
 8006b2a:	bf48      	it	mi
 8006b2c:	b2b6      	uxthmi	r6, r6
 8006b2e:	e7e6      	b.n	8006afe <_printf_i+0x182>
 8006b30:	4615      	mov	r5, r2
 8006b32:	e7bb      	b.n	8006aac <_printf_i+0x130>
 8006b34:	682b      	ldr	r3, [r5, #0]
 8006b36:	6826      	ldr	r6, [r4, #0]
 8006b38:	6961      	ldr	r1, [r4, #20]
 8006b3a:	1d18      	adds	r0, r3, #4
 8006b3c:	6028      	str	r0, [r5, #0]
 8006b3e:	0635      	lsls	r5, r6, #24
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	d501      	bpl.n	8006b48 <_printf_i+0x1cc>
 8006b44:	6019      	str	r1, [r3, #0]
 8006b46:	e002      	b.n	8006b4e <_printf_i+0x1d2>
 8006b48:	0670      	lsls	r0, r6, #25
 8006b4a:	d5fb      	bpl.n	8006b44 <_printf_i+0x1c8>
 8006b4c:	8019      	strh	r1, [r3, #0]
 8006b4e:	2300      	movs	r3, #0
 8006b50:	6123      	str	r3, [r4, #16]
 8006b52:	4615      	mov	r5, r2
 8006b54:	e7ba      	b.n	8006acc <_printf_i+0x150>
 8006b56:	682b      	ldr	r3, [r5, #0]
 8006b58:	1d1a      	adds	r2, r3, #4
 8006b5a:	602a      	str	r2, [r5, #0]
 8006b5c:	681d      	ldr	r5, [r3, #0]
 8006b5e:	6862      	ldr	r2, [r4, #4]
 8006b60:	2100      	movs	r1, #0
 8006b62:	4628      	mov	r0, r5
 8006b64:	f7f9 fb5c 	bl	8000220 <memchr>
 8006b68:	b108      	cbz	r0, 8006b6e <_printf_i+0x1f2>
 8006b6a:	1b40      	subs	r0, r0, r5
 8006b6c:	6060      	str	r0, [r4, #4]
 8006b6e:	6863      	ldr	r3, [r4, #4]
 8006b70:	6123      	str	r3, [r4, #16]
 8006b72:	2300      	movs	r3, #0
 8006b74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b78:	e7a8      	b.n	8006acc <_printf_i+0x150>
 8006b7a:	6923      	ldr	r3, [r4, #16]
 8006b7c:	462a      	mov	r2, r5
 8006b7e:	4649      	mov	r1, r9
 8006b80:	4640      	mov	r0, r8
 8006b82:	47d0      	blx	sl
 8006b84:	3001      	adds	r0, #1
 8006b86:	d0ab      	beq.n	8006ae0 <_printf_i+0x164>
 8006b88:	6823      	ldr	r3, [r4, #0]
 8006b8a:	079b      	lsls	r3, r3, #30
 8006b8c:	d413      	bmi.n	8006bb6 <_printf_i+0x23a>
 8006b8e:	68e0      	ldr	r0, [r4, #12]
 8006b90:	9b03      	ldr	r3, [sp, #12]
 8006b92:	4298      	cmp	r0, r3
 8006b94:	bfb8      	it	lt
 8006b96:	4618      	movlt	r0, r3
 8006b98:	e7a4      	b.n	8006ae4 <_printf_i+0x168>
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	4632      	mov	r2, r6
 8006b9e:	4649      	mov	r1, r9
 8006ba0:	4640      	mov	r0, r8
 8006ba2:	47d0      	blx	sl
 8006ba4:	3001      	adds	r0, #1
 8006ba6:	d09b      	beq.n	8006ae0 <_printf_i+0x164>
 8006ba8:	3501      	adds	r5, #1
 8006baa:	68e3      	ldr	r3, [r4, #12]
 8006bac:	9903      	ldr	r1, [sp, #12]
 8006bae:	1a5b      	subs	r3, r3, r1
 8006bb0:	42ab      	cmp	r3, r5
 8006bb2:	dcf2      	bgt.n	8006b9a <_printf_i+0x21e>
 8006bb4:	e7eb      	b.n	8006b8e <_printf_i+0x212>
 8006bb6:	2500      	movs	r5, #0
 8006bb8:	f104 0619 	add.w	r6, r4, #25
 8006bbc:	e7f5      	b.n	8006baa <_printf_i+0x22e>
 8006bbe:	bf00      	nop
 8006bc0:	08006f7d 	.word	0x08006f7d
 8006bc4:	08006f8e 	.word	0x08006f8e

08006bc8 <memmove>:
 8006bc8:	4288      	cmp	r0, r1
 8006bca:	b510      	push	{r4, lr}
 8006bcc:	eb01 0402 	add.w	r4, r1, r2
 8006bd0:	d902      	bls.n	8006bd8 <memmove+0x10>
 8006bd2:	4284      	cmp	r4, r0
 8006bd4:	4623      	mov	r3, r4
 8006bd6:	d807      	bhi.n	8006be8 <memmove+0x20>
 8006bd8:	1e43      	subs	r3, r0, #1
 8006bda:	42a1      	cmp	r1, r4
 8006bdc:	d008      	beq.n	8006bf0 <memmove+0x28>
 8006bde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006be2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006be6:	e7f8      	b.n	8006bda <memmove+0x12>
 8006be8:	4402      	add	r2, r0
 8006bea:	4601      	mov	r1, r0
 8006bec:	428a      	cmp	r2, r1
 8006bee:	d100      	bne.n	8006bf2 <memmove+0x2a>
 8006bf0:	bd10      	pop	{r4, pc}
 8006bf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006bf6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006bfa:	e7f7      	b.n	8006bec <memmove+0x24>

08006bfc <_free_r>:
 8006bfc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006bfe:	2900      	cmp	r1, #0
 8006c00:	d044      	beq.n	8006c8c <_free_r+0x90>
 8006c02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c06:	9001      	str	r0, [sp, #4]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	f1a1 0404 	sub.w	r4, r1, #4
 8006c0e:	bfb8      	it	lt
 8006c10:	18e4      	addlt	r4, r4, r3
 8006c12:	f000 f913 	bl	8006e3c <__malloc_lock>
 8006c16:	4a1e      	ldr	r2, [pc, #120]	; (8006c90 <_free_r+0x94>)
 8006c18:	9801      	ldr	r0, [sp, #4]
 8006c1a:	6813      	ldr	r3, [r2, #0]
 8006c1c:	b933      	cbnz	r3, 8006c2c <_free_r+0x30>
 8006c1e:	6063      	str	r3, [r4, #4]
 8006c20:	6014      	str	r4, [r2, #0]
 8006c22:	b003      	add	sp, #12
 8006c24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c28:	f000 b90e 	b.w	8006e48 <__malloc_unlock>
 8006c2c:	42a3      	cmp	r3, r4
 8006c2e:	d908      	bls.n	8006c42 <_free_r+0x46>
 8006c30:	6825      	ldr	r5, [r4, #0]
 8006c32:	1961      	adds	r1, r4, r5
 8006c34:	428b      	cmp	r3, r1
 8006c36:	bf01      	itttt	eq
 8006c38:	6819      	ldreq	r1, [r3, #0]
 8006c3a:	685b      	ldreq	r3, [r3, #4]
 8006c3c:	1949      	addeq	r1, r1, r5
 8006c3e:	6021      	streq	r1, [r4, #0]
 8006c40:	e7ed      	b.n	8006c1e <_free_r+0x22>
 8006c42:	461a      	mov	r2, r3
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	b10b      	cbz	r3, 8006c4c <_free_r+0x50>
 8006c48:	42a3      	cmp	r3, r4
 8006c4a:	d9fa      	bls.n	8006c42 <_free_r+0x46>
 8006c4c:	6811      	ldr	r1, [r2, #0]
 8006c4e:	1855      	adds	r5, r2, r1
 8006c50:	42a5      	cmp	r5, r4
 8006c52:	d10b      	bne.n	8006c6c <_free_r+0x70>
 8006c54:	6824      	ldr	r4, [r4, #0]
 8006c56:	4421      	add	r1, r4
 8006c58:	1854      	adds	r4, r2, r1
 8006c5a:	42a3      	cmp	r3, r4
 8006c5c:	6011      	str	r1, [r2, #0]
 8006c5e:	d1e0      	bne.n	8006c22 <_free_r+0x26>
 8006c60:	681c      	ldr	r4, [r3, #0]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	6053      	str	r3, [r2, #4]
 8006c66:	4421      	add	r1, r4
 8006c68:	6011      	str	r1, [r2, #0]
 8006c6a:	e7da      	b.n	8006c22 <_free_r+0x26>
 8006c6c:	d902      	bls.n	8006c74 <_free_r+0x78>
 8006c6e:	230c      	movs	r3, #12
 8006c70:	6003      	str	r3, [r0, #0]
 8006c72:	e7d6      	b.n	8006c22 <_free_r+0x26>
 8006c74:	6825      	ldr	r5, [r4, #0]
 8006c76:	1961      	adds	r1, r4, r5
 8006c78:	428b      	cmp	r3, r1
 8006c7a:	bf04      	itt	eq
 8006c7c:	6819      	ldreq	r1, [r3, #0]
 8006c7e:	685b      	ldreq	r3, [r3, #4]
 8006c80:	6063      	str	r3, [r4, #4]
 8006c82:	bf04      	itt	eq
 8006c84:	1949      	addeq	r1, r1, r5
 8006c86:	6021      	streq	r1, [r4, #0]
 8006c88:	6054      	str	r4, [r2, #4]
 8006c8a:	e7ca      	b.n	8006c22 <_free_r+0x26>
 8006c8c:	b003      	add	sp, #12
 8006c8e:	bd30      	pop	{r4, r5, pc}
 8006c90:	200193cc 	.word	0x200193cc

08006c94 <sbrk_aligned>:
 8006c94:	b570      	push	{r4, r5, r6, lr}
 8006c96:	4e0e      	ldr	r6, [pc, #56]	; (8006cd0 <sbrk_aligned+0x3c>)
 8006c98:	460c      	mov	r4, r1
 8006c9a:	6831      	ldr	r1, [r6, #0]
 8006c9c:	4605      	mov	r5, r0
 8006c9e:	b911      	cbnz	r1, 8006ca6 <sbrk_aligned+0x12>
 8006ca0:	f000 f8bc 	bl	8006e1c <_sbrk_r>
 8006ca4:	6030      	str	r0, [r6, #0]
 8006ca6:	4621      	mov	r1, r4
 8006ca8:	4628      	mov	r0, r5
 8006caa:	f000 f8b7 	bl	8006e1c <_sbrk_r>
 8006cae:	1c43      	adds	r3, r0, #1
 8006cb0:	d00a      	beq.n	8006cc8 <sbrk_aligned+0x34>
 8006cb2:	1cc4      	adds	r4, r0, #3
 8006cb4:	f024 0403 	bic.w	r4, r4, #3
 8006cb8:	42a0      	cmp	r0, r4
 8006cba:	d007      	beq.n	8006ccc <sbrk_aligned+0x38>
 8006cbc:	1a21      	subs	r1, r4, r0
 8006cbe:	4628      	mov	r0, r5
 8006cc0:	f000 f8ac 	bl	8006e1c <_sbrk_r>
 8006cc4:	3001      	adds	r0, #1
 8006cc6:	d101      	bne.n	8006ccc <sbrk_aligned+0x38>
 8006cc8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006ccc:	4620      	mov	r0, r4
 8006cce:	bd70      	pop	{r4, r5, r6, pc}
 8006cd0:	200193d0 	.word	0x200193d0

08006cd4 <_malloc_r>:
 8006cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cd8:	1ccd      	adds	r5, r1, #3
 8006cda:	f025 0503 	bic.w	r5, r5, #3
 8006cde:	3508      	adds	r5, #8
 8006ce0:	2d0c      	cmp	r5, #12
 8006ce2:	bf38      	it	cc
 8006ce4:	250c      	movcc	r5, #12
 8006ce6:	2d00      	cmp	r5, #0
 8006ce8:	4607      	mov	r7, r0
 8006cea:	db01      	blt.n	8006cf0 <_malloc_r+0x1c>
 8006cec:	42a9      	cmp	r1, r5
 8006cee:	d905      	bls.n	8006cfc <_malloc_r+0x28>
 8006cf0:	230c      	movs	r3, #12
 8006cf2:	603b      	str	r3, [r7, #0]
 8006cf4:	2600      	movs	r6, #0
 8006cf6:	4630      	mov	r0, r6
 8006cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cfc:	4e2e      	ldr	r6, [pc, #184]	; (8006db8 <_malloc_r+0xe4>)
 8006cfe:	f000 f89d 	bl	8006e3c <__malloc_lock>
 8006d02:	6833      	ldr	r3, [r6, #0]
 8006d04:	461c      	mov	r4, r3
 8006d06:	bb34      	cbnz	r4, 8006d56 <_malloc_r+0x82>
 8006d08:	4629      	mov	r1, r5
 8006d0a:	4638      	mov	r0, r7
 8006d0c:	f7ff ffc2 	bl	8006c94 <sbrk_aligned>
 8006d10:	1c43      	adds	r3, r0, #1
 8006d12:	4604      	mov	r4, r0
 8006d14:	d14d      	bne.n	8006db2 <_malloc_r+0xde>
 8006d16:	6834      	ldr	r4, [r6, #0]
 8006d18:	4626      	mov	r6, r4
 8006d1a:	2e00      	cmp	r6, #0
 8006d1c:	d140      	bne.n	8006da0 <_malloc_r+0xcc>
 8006d1e:	6823      	ldr	r3, [r4, #0]
 8006d20:	4631      	mov	r1, r6
 8006d22:	4638      	mov	r0, r7
 8006d24:	eb04 0803 	add.w	r8, r4, r3
 8006d28:	f000 f878 	bl	8006e1c <_sbrk_r>
 8006d2c:	4580      	cmp	r8, r0
 8006d2e:	d13a      	bne.n	8006da6 <_malloc_r+0xd2>
 8006d30:	6821      	ldr	r1, [r4, #0]
 8006d32:	3503      	adds	r5, #3
 8006d34:	1a6d      	subs	r5, r5, r1
 8006d36:	f025 0503 	bic.w	r5, r5, #3
 8006d3a:	3508      	adds	r5, #8
 8006d3c:	2d0c      	cmp	r5, #12
 8006d3e:	bf38      	it	cc
 8006d40:	250c      	movcc	r5, #12
 8006d42:	4629      	mov	r1, r5
 8006d44:	4638      	mov	r0, r7
 8006d46:	f7ff ffa5 	bl	8006c94 <sbrk_aligned>
 8006d4a:	3001      	adds	r0, #1
 8006d4c:	d02b      	beq.n	8006da6 <_malloc_r+0xd2>
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	442b      	add	r3, r5
 8006d52:	6023      	str	r3, [r4, #0]
 8006d54:	e00e      	b.n	8006d74 <_malloc_r+0xa0>
 8006d56:	6822      	ldr	r2, [r4, #0]
 8006d58:	1b52      	subs	r2, r2, r5
 8006d5a:	d41e      	bmi.n	8006d9a <_malloc_r+0xc6>
 8006d5c:	2a0b      	cmp	r2, #11
 8006d5e:	d916      	bls.n	8006d8e <_malloc_r+0xba>
 8006d60:	1961      	adds	r1, r4, r5
 8006d62:	42a3      	cmp	r3, r4
 8006d64:	6025      	str	r5, [r4, #0]
 8006d66:	bf18      	it	ne
 8006d68:	6059      	strne	r1, [r3, #4]
 8006d6a:	6863      	ldr	r3, [r4, #4]
 8006d6c:	bf08      	it	eq
 8006d6e:	6031      	streq	r1, [r6, #0]
 8006d70:	5162      	str	r2, [r4, r5]
 8006d72:	604b      	str	r3, [r1, #4]
 8006d74:	4638      	mov	r0, r7
 8006d76:	f104 060b 	add.w	r6, r4, #11
 8006d7a:	f000 f865 	bl	8006e48 <__malloc_unlock>
 8006d7e:	f026 0607 	bic.w	r6, r6, #7
 8006d82:	1d23      	adds	r3, r4, #4
 8006d84:	1af2      	subs	r2, r6, r3
 8006d86:	d0b6      	beq.n	8006cf6 <_malloc_r+0x22>
 8006d88:	1b9b      	subs	r3, r3, r6
 8006d8a:	50a3      	str	r3, [r4, r2]
 8006d8c:	e7b3      	b.n	8006cf6 <_malloc_r+0x22>
 8006d8e:	6862      	ldr	r2, [r4, #4]
 8006d90:	42a3      	cmp	r3, r4
 8006d92:	bf0c      	ite	eq
 8006d94:	6032      	streq	r2, [r6, #0]
 8006d96:	605a      	strne	r2, [r3, #4]
 8006d98:	e7ec      	b.n	8006d74 <_malloc_r+0xa0>
 8006d9a:	4623      	mov	r3, r4
 8006d9c:	6864      	ldr	r4, [r4, #4]
 8006d9e:	e7b2      	b.n	8006d06 <_malloc_r+0x32>
 8006da0:	4634      	mov	r4, r6
 8006da2:	6876      	ldr	r6, [r6, #4]
 8006da4:	e7b9      	b.n	8006d1a <_malloc_r+0x46>
 8006da6:	230c      	movs	r3, #12
 8006da8:	603b      	str	r3, [r7, #0]
 8006daa:	4638      	mov	r0, r7
 8006dac:	f000 f84c 	bl	8006e48 <__malloc_unlock>
 8006db0:	e7a1      	b.n	8006cf6 <_malloc_r+0x22>
 8006db2:	6025      	str	r5, [r4, #0]
 8006db4:	e7de      	b.n	8006d74 <_malloc_r+0xa0>
 8006db6:	bf00      	nop
 8006db8:	200193cc 	.word	0x200193cc

08006dbc <_realloc_r>:
 8006dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dc0:	4680      	mov	r8, r0
 8006dc2:	4614      	mov	r4, r2
 8006dc4:	460e      	mov	r6, r1
 8006dc6:	b921      	cbnz	r1, 8006dd2 <_realloc_r+0x16>
 8006dc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dcc:	4611      	mov	r1, r2
 8006dce:	f7ff bf81 	b.w	8006cd4 <_malloc_r>
 8006dd2:	b92a      	cbnz	r2, 8006de0 <_realloc_r+0x24>
 8006dd4:	f7ff ff12 	bl	8006bfc <_free_r>
 8006dd8:	4625      	mov	r5, r4
 8006dda:	4628      	mov	r0, r5
 8006ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006de0:	f000 f838 	bl	8006e54 <_malloc_usable_size_r>
 8006de4:	4284      	cmp	r4, r0
 8006de6:	4607      	mov	r7, r0
 8006de8:	d802      	bhi.n	8006df0 <_realloc_r+0x34>
 8006dea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006dee:	d812      	bhi.n	8006e16 <_realloc_r+0x5a>
 8006df0:	4621      	mov	r1, r4
 8006df2:	4640      	mov	r0, r8
 8006df4:	f7ff ff6e 	bl	8006cd4 <_malloc_r>
 8006df8:	4605      	mov	r5, r0
 8006dfa:	2800      	cmp	r0, #0
 8006dfc:	d0ed      	beq.n	8006dda <_realloc_r+0x1e>
 8006dfe:	42bc      	cmp	r4, r7
 8006e00:	4622      	mov	r2, r4
 8006e02:	4631      	mov	r1, r6
 8006e04:	bf28      	it	cs
 8006e06:	463a      	movcs	r2, r7
 8006e08:	f7ff fb98 	bl	800653c <memcpy>
 8006e0c:	4631      	mov	r1, r6
 8006e0e:	4640      	mov	r0, r8
 8006e10:	f7ff fef4 	bl	8006bfc <_free_r>
 8006e14:	e7e1      	b.n	8006dda <_realloc_r+0x1e>
 8006e16:	4635      	mov	r5, r6
 8006e18:	e7df      	b.n	8006dda <_realloc_r+0x1e>
	...

08006e1c <_sbrk_r>:
 8006e1c:	b538      	push	{r3, r4, r5, lr}
 8006e1e:	4d06      	ldr	r5, [pc, #24]	; (8006e38 <_sbrk_r+0x1c>)
 8006e20:	2300      	movs	r3, #0
 8006e22:	4604      	mov	r4, r0
 8006e24:	4608      	mov	r0, r1
 8006e26:	602b      	str	r3, [r5, #0]
 8006e28:	f7f9 ff64 	bl	8000cf4 <_sbrk>
 8006e2c:	1c43      	adds	r3, r0, #1
 8006e2e:	d102      	bne.n	8006e36 <_sbrk_r+0x1a>
 8006e30:	682b      	ldr	r3, [r5, #0]
 8006e32:	b103      	cbz	r3, 8006e36 <_sbrk_r+0x1a>
 8006e34:	6023      	str	r3, [r4, #0]
 8006e36:	bd38      	pop	{r3, r4, r5, pc}
 8006e38:	200193d4 	.word	0x200193d4

08006e3c <__malloc_lock>:
 8006e3c:	4801      	ldr	r0, [pc, #4]	; (8006e44 <__malloc_lock+0x8>)
 8006e3e:	f000 b811 	b.w	8006e64 <__retarget_lock_acquire_recursive>
 8006e42:	bf00      	nop
 8006e44:	200193d8 	.word	0x200193d8

08006e48 <__malloc_unlock>:
 8006e48:	4801      	ldr	r0, [pc, #4]	; (8006e50 <__malloc_unlock+0x8>)
 8006e4a:	f000 b80c 	b.w	8006e66 <__retarget_lock_release_recursive>
 8006e4e:	bf00      	nop
 8006e50:	200193d8 	.word	0x200193d8

08006e54 <_malloc_usable_size_r>:
 8006e54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e58:	1f18      	subs	r0, r3, #4
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	bfbc      	itt	lt
 8006e5e:	580b      	ldrlt	r3, [r1, r0]
 8006e60:	18c0      	addlt	r0, r0, r3
 8006e62:	4770      	bx	lr

08006e64 <__retarget_lock_acquire_recursive>:
 8006e64:	4770      	bx	lr

08006e66 <__retarget_lock_release_recursive>:
 8006e66:	4770      	bx	lr

08006e68 <_init>:
 8006e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e6a:	bf00      	nop
 8006e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e6e:	bc08      	pop	{r3}
 8006e70:	469e      	mov	lr, r3
 8006e72:	4770      	bx	lr

08006e74 <_fini>:
 8006e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e76:	bf00      	nop
 8006e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e7a:	bc08      	pop	{r3}
 8006e7c:	469e      	mov	lr, r3
 8006e7e:	4770      	bx	lr
